module prod
(
  input clock
);

  wire         reset;   

  wire         srcio_debug_port_req_validLeft;
  wire         srcio_debug_port_req_validRight;
  wire         trgio_debug_port_req_validLeft;
  wire         trgio_debug_port_req_validRight;

  wire  [31:0] srcio_debug_port_req_bits_addrLeft;
  wire  [31:0] srcio_debug_port_req_bits_addrRight;
  wire  [31:0] trgio_debug_port_req_bits_addrLeft;
  wire  [31:0] trgio_debug_port_req_bits_addrRight;
  
  wire  [31:0] srcio_debug_port_req_bits_dataLeft;
  wire  [31:0] srcio_debug_port_req_bits_dataRight;
  wire  [31:0] trgio_debug_port_req_bits_dataLeft;
  wire  [31:0] trgio_debug_port_req_bits_dataRight;

  wire         srcio_debug_port_req_bits_fcnLeft;
  wire         srcio_debug_port_req_bits_fcnRight;
  wire         trgio_debug_port_req_bits_fcnLeft;
  wire         trgio_debug_port_req_bits_fcnRight;

  wire  [2:0]  srcio_debug_port_req_bits_typLeft;
  wire  [2:0]  srcio_debug_port_req_bits_typRight;
  wire  [2:0]  trgio_debug_port_req_bits_typLeft;
  wire  [2:0]  trgio_debug_port_req_bits_typRight;

  wire         srcio_debug_port_resp_validLeft;
  wire         srcio_debug_port_resp_validRight;
  wire         trgio_debug_port_resp_validLeft;
  wire         trgio_debug_port_resp_validRight;

  wire  [31:0] srcio_debug_port_resp_bits_dataLeft;
  wire  [31:0] srcio_debug_port_resp_bits_dataRight;
  wire  [31:0] trgio_debug_port_resp_bits_dataLeft;
  wire  [31:0] trgio_debug_port_resp_bits_dataRight;

  wire         srcio_master_port_0_req_validLeft;
  wire         srcio_master_port_0_req_validRight;
  wire         trgio_master_port_0_req_validLeft;
  wire         trgio_master_port_0_req_validRight;

  wire  [31:0] srcio_master_port_0_req_bits_addrLeft;
  wire  [31:0] srcio_master_port_0_req_bits_addrRight;
  wire  [31:0] trgio_master_port_0_req_bits_addrLeft;
  wire  [31:0] trgio_master_port_0_req_bits_addrRight;

  wire  [31:0] srcio_master_port_0_req_bits_dataLeft;
  wire  [31:0] srcio_master_port_0_req_bits_dataRight;
  wire  [31:0] trgio_master_port_0_req_bits_dataLeft;
  wire  [31:0] trgio_master_port_0_req_bits_dataRight;

  wire         srcio_master_port_0_req_bits_fcnLeft;
  wire         srcio_master_port_0_req_bits_fcnRight;
  wire         trgio_master_port_0_req_bits_fcnLeft;
  wire         trgio_master_port_0_req_bits_fcnRight;

  wire  [2:0]  srcio_master_port_0_req_bits_typLeft;
  wire  [2:0]  srcio_master_port_0_req_bits_typRight;
  wire  [2:0]  trgio_master_port_0_req_bits_typLeft;
  wire  [2:0]  trgio_master_port_0_req_bits_typRight;

  wire         srcio_master_port_0_resp_validLeft;
  wire         srcio_master_port_0_resp_validRight;
  wire         trgio_master_port_0_resp_validLeft;
  wire         trgio_master_port_0_resp_validRight;

  wire  [31:0] srcio_master_port_0_resp_bits_dataLeft;
  wire  [31:0] srcio_master_port_0_resp_bits_dataRight;
  wire  [31:0] trgio_master_port_0_resp_bits_dataLeft;
  wire  [31:0] trgio_master_port_0_resp_bits_dataRight;

  wire         srcio_master_port_1_req_validLeft;
  wire         srcio_master_port_1_req_validRight;
  wire         trgio_master_port_1_req_validLeft;
  wire         trgio_master_port_1_req_validRight;

  wire  [31:0] srcio_master_port_1_req_bits_addrLeft;
  wire  [31:0] srcio_master_port_1_req_bits_addrRight;
  wire  [31:0] trgio_master_port_1_req_bits_addrLeft;
  wire  [31:0] trgio_master_port_1_req_bits_addrRight;

  wire  [31:0] srcio_master_port_1_req_bits_dataLeft;
  wire  [31:0] srcio_master_port_1_req_bits_dataRight;
  wire  [31:0] trgio_master_port_1_req_bits_dataLeft;
  wire  [31:0] trgio_master_port_1_req_bits_dataRight;

  wire         srcio_master_port_1_req_bits_fcnLeft;
  wire         srcio_master_port_1_req_bits_fcnRight;
  wire         trgio_master_port_1_req_bits_fcnLeft;
  wire         trgio_master_port_1_req_bits_fcnRight;

  wire  [2:0]  srcio_master_port_1_req_bits_typLeft;
  wire  [2:0]  srcio_master_port_1_req_bits_typRight;
  wire  [2:0]  trgio_master_port_1_req_bits_typLeft;
  wire  [2:0]  trgio_master_port_1_req_bits_typRight;

  wire         srcio_master_port_1_resp_validLeft;
  wire         srcio_master_port_1_resp_validRight;
  wire         trgio_master_port_1_resp_validLeft;
  wire         trgio_master_port_1_resp_validRight;

  wire  [31:0] srcio_master_port_1_resp_bits_dataLeft;
  wire  [31:0] srcio_master_port_1_resp_bits_dataRight;
  wire  [31:0] trgio_master_port_1_resp_bits_dataLeft;
  wire  [31:0] trgio_master_port_1_resp_bits_dataRight;

  wire         srcio_interrupt_debugLeft;
  wire         srcio_interrupt_debugRight;
  wire         trgio_interrupt_debugLeft;
  wire         trgio_interrupt_debugRight;

  wire         srcio_interrupt_mtipLeft;
  wire         srcio_interrupt_mtipRight;
  wire         trgio_interrupt_mtipLeft;
  wire         trgio_interrupt_mtipRight;
  
  wire         srcio_interrupt_msipLeft;
  wire         srcio_interrupt_msipRight;
  wire         trgio_interrupt_msipLeft;
  wire         trgio_interrupt_msipRight;

  wire         srcio_interrupt_meipLeft;
  wire         srcio_interrupt_meipRight;
  wire         trgio_interrupt_meipLeft;
  wire         trgio_interrupt_meipRight;

  wire         srcio_hartidLeft;
  wire         srcio_hartidRight;
  wire         trgio_hartidLeft;
  wire         trgio_hartidRight;

  wire  [31:0] srcio_reset_vectorLeft;
  wire  [31:0] srcio_reset_vectorRight;
  wire  [31:0] trgio_reset_vectorLeft;
  wire  [31:0] trgio_reset_vectorRight;


	// wire declaration
	wire RDATA_inv_obs_trg_cond_left ;
	wire RDATA_inv_obs_trg_cond_right ;
	wire [31:0] RDATA_inv_obs_trg_arg0_left ;
	wire [31:0] RDATA_inv_obs_trg_arg0_right ;
	wire INSTR_inv_obs_trg_cond_left ;
	wire INSTR_inv_obs_trg_cond_right ;
	wire [31:0] INSTR_inv_obs_trg_arg0_left ;
	wire [31:0] INSTR_inv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_right ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0_left ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_right ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0_left ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_right ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0_left ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_right ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0_left ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_right ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0_left ;
	wire [15:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_right ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0_left ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_right ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0_left ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_left ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_right ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0_left ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_right ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0_left ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_right ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0_left ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_right ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0_left ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_left ;
	wire [6:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_right ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0_left ;
	wire [10:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_right ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0_left ;
	wire [4:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_right ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0_left ;
	wire [62:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_right ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0_left ;
	wire [3:0] \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.clock_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.clock_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_right ;
	wire [20:0] \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0_left ;
	wire [20:0] \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_right ;
	wire [31:0] \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0_left ;
	wire [31:0] \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_right ;
	wire [9:0] \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0_left ;
	wire [9:0] \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_right ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0_left ;
	wire [7:0] \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0_right ;
	wire \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_left ;
	wire \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_right ;
	wire [1:0] \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0_left ;
	wire [1:0] \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0_right ;
	wire \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_left ;
	wire \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_right ;
	wire \Core_2stage.CtlPath_2stage.stall_obs_trg_arg0_left ;
	wire \Core_2stage.CtlPath_2stage.stall_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_right ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0_left ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_right ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0_left ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_right ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0_left ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_right ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0_left ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_right ;
	wire [30:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0_left ;
	wire [30:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_right ;
	wire [15:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0_left ;
	wire [15:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_right ;
	wire [104:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0_left ;
	wire [104:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_right ;
	wire [15:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0_left ;
	wire [15:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_right ;
	wire [104:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0_left ;
	wire [104:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_right ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0_left ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_right ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0_left ;
	wire [12:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_right ;
	wire [14:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0_left ;
	wire [14:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_right ;
	wire [22:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0_left ;
	wire [22:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_right ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0_left ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_right ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0_left ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_right ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0_left ;
	wire [6:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_right ;
	wire [15:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0_left ;
	wire [15:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_right ;
	wire [82:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0_left ;
	wire [82:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_right ;
	wire [64:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0_left ;
	wire [64:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_right ;
	wire [21:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0_left ;
	wire [21:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_right ;
	wire [8:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0_left ;
	wire [8:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_right ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0_left ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_right ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0_left ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_right ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0_left ;
	wire [63:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_right ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0_left ;
	wire [3:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_right ;
	wire [62:0] \Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0_left ;
	wire [62:0] \Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_10_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_10_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_12_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_14_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_16_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_16_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_17_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_17_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_5_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_6_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_8_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage._T_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_right ;
	wire [62:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0_left ;
	wire [62:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_right ;
	wire [18:0] \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0_left ;
	wire [18:0] \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_right ;
	wire [19:0] \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0_left ;
	wire [19:0] \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_right ;
	wire [10:0] \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0_left ;
	wire [10:0] \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_right ;
	wire [19:0] \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0_left ;
	wire [19:0] \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_right ;
	wire [5:0] \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0_left ;
	wire [5:0] \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_right ;
	wire [5:0] \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0_left ;
	wire [5:0] \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.clock_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.clock_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.clock_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.clock_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_right ;
	wire [7:0] \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0_left ;
	wire [7:0] \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_right ;
	wire [22:0] \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0_left ;
	wire [22:0] \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.decode_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.decode_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.decode_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.decode_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_right ;
	wire [19:0] \Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0_left ;
	wire [19:0] \Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_right ;
	wire [11:0] \Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0_left ;
	wire [11:0] \Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_right ;
	wire [19:0] \Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0_left ;
	wire [19:0] \Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.reset_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.reset_obs_trg_cond_right ;
	wire \Core_2stage.DatPath_2stage.reset_obs_trg_arg0_left ;
	wire \Core_2stage.DatPath_2stage.reset_obs_trg_arg0_right ;
	wire \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_left ;
	wire \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_exception_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_exception_obs_trg_cond_right ;
	wire \Core_2stage.c_io_ctl_exception_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_ctl_exception_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_right ;
	wire \Core_2stage.c_io_ctl_if_kill_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_ctl_if_kill_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_right ;
	wire \Core_2stage.c_io_ctl_mem_val_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_ctl_mem_val_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_right ;
	wire \Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_stall_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_stall_obs_trg_cond_right ;
	wire \Core_2stage.c_io_ctl_stall_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_ctl_stall_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_left ;
	wire \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_br_eq_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_br_eq_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_br_eq_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_br_eq_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_br_lt_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_br_lt_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_br_lt_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_br_lt_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_br_ltu_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_br_ltu_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_csr_eret_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_csr_eret_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_inst_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_inst_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.c_io_dat_inst_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.c_io_dat_inst_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dat_mem_store_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dat_mem_store_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dat_mem_store_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dat_mem_store_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dmem_req_valid_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dmem_req_valid_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.c_io_imem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.c_io_imem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.clock_obs_trg_cond_left ;
	wire \Core_2stage.clock_obs_trg_cond_right ;
	wire \Core_2stage.clock_obs_trg_arg0_left ;
	wire \Core_2stage.clock_obs_trg_arg0_right ;
	wire \Core_2stage.d_clock_obs_trg_cond_left ;
	wire \Core_2stage.d_clock_obs_trg_cond_right ;
	wire \Core_2stage.d_clock_obs_trg_arg0_left ;
	wire \Core_2stage.d_clock_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_right ;
	wire [4:0] \Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0_left ;
	wire [4:0] \Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_exception_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_exception_obs_trg_cond_right ;
	wire \Core_2stage.d_io_ctl_exception_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_ctl_exception_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_right ;
	wire \Core_2stage.d_io_ctl_if_kill_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_ctl_if_kill_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_right ;
	wire \Core_2stage.d_io_ctl_mem_val_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_ctl_mem_val_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_right ;
	wire \Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_stall_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_stall_obs_trg_cond_right ;
	wire \Core_2stage.d_io_ctl_stall_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_ctl_stall_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_left ;
	wire \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_right ;
	wire [1:0] \Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0_left ;
	wire [1:0] \Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_br_eq_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_br_eq_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_br_eq_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_br_eq_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_br_lt_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_br_lt_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_br_lt_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_br_lt_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_br_ltu_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_br_ltu_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_csr_eret_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_csr_eret_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_inst_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_inst_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_dat_inst_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_dat_inst_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dat_mem_store_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dat_mem_store_obs_trg_cond_right ;
	wire \Core_2stage.d_io_dat_mem_store_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_dat_mem_store_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_hartid_obs_trg_cond_left ;
	wire \Core_2stage.d_io_hartid_obs_trg_cond_right ;
	wire \Core_2stage.d_io_hartid_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_hartid_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_left ;
	wire \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_imem_req_valid_obs_trg_cond_left ;
	wire \Core_2stage.d_io_imem_req_valid_obs_trg_cond_right ;
	wire \Core_2stage.d_io_imem_req_valid_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_imem_req_valid_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.d_io_imem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_imem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_interrupt_debug_obs_trg_cond_left ;
	wire \Core_2stage.d_io_interrupt_debug_obs_trg_cond_right ;
	wire \Core_2stage.d_io_interrupt_debug_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_interrupt_debug_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_interrupt_meip_obs_trg_cond_left ;
	wire \Core_2stage.d_io_interrupt_meip_obs_trg_cond_right ;
	wire \Core_2stage.d_io_interrupt_meip_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_interrupt_meip_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_interrupt_msip_obs_trg_cond_left ;
	wire \Core_2stage.d_io_interrupt_msip_obs_trg_cond_right ;
	wire \Core_2stage.d_io_interrupt_msip_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_interrupt_msip_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_left ;
	wire \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_right ;
	wire \Core_2stage.d_io_interrupt_mtip_obs_trg_arg0_left ;
	wire \Core_2stage.d_io_interrupt_mtip_obs_trg_arg0_right ;
	wire \Core_2stage.d_io_reset_vector_obs_trg_cond_left ;
	wire \Core_2stage.d_io_reset_vector_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.d_io_reset_vector_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.d_io_reset_vector_obs_trg_arg0_right ;
	wire \Core_2stage.d_reset_obs_trg_cond_left ;
	wire \Core_2stage.d_reset_obs_trg_cond_right ;
	wire \Core_2stage.d_reset_obs_trg_arg0_left ;
	wire \Core_2stage.d_reset_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_dmem_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_dmem_req_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right ;
	wire \Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_left ;
	wire \Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_req_valid_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_req_valid_obs_trg_cond_right ;
	wire \Core_2stage.io_dmem_req_valid_obs_trg_arg0_left ;
	wire \Core_2stage.io_dmem_req_valid_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.io_dmem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.io_dmem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.io_dmem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.io_dmem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.io_hartid_obs_trg_cond_left ;
	wire \Core_2stage.io_hartid_obs_trg_cond_right ;
	wire \Core_2stage.io_hartid_obs_trg_arg0_left ;
	wire \Core_2stage.io_hartid_obs_trg_arg0_right ;
	wire \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_left ;
	wire \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_imem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_imem_req_bits_addr_obs_trg_arg0_right ;
	wire \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ;
	wire \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ;
	wire \Core_2stage.io_imem_req_valid_obs_trg_cond_left ;
	wire \Core_2stage.io_imem_req_valid_obs_trg_cond_right ;
	wire \Core_2stage.io_imem_req_valid_obs_trg_arg0_left ;
	wire \Core_2stage.io_imem_req_valid_obs_trg_arg0_right ;
	wire \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_left ;
	wire \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_imem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_imem_resp_bits_data_obs_trg_arg0_right ;
	wire \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ;
	wire \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ;
	wire \Core_2stage.io_imem_resp_valid_obs_trg_cond_left ;
	wire \Core_2stage.io_imem_resp_valid_obs_trg_cond_right ;
	wire \Core_2stage.io_imem_resp_valid_obs_trg_arg0_left ;
	wire \Core_2stage.io_imem_resp_valid_obs_trg_arg0_right ;
	wire \Core_2stage.io_interrupt_debug_obs_trg_cond_left ;
	wire \Core_2stage.io_interrupt_debug_obs_trg_cond_right ;
	wire \Core_2stage.io_interrupt_debug_obs_trg_arg0_left ;
	wire \Core_2stage.io_interrupt_debug_obs_trg_arg0_right ;
	wire \Core_2stage.io_interrupt_meip_obs_trg_cond_left ;
	wire \Core_2stage.io_interrupt_meip_obs_trg_cond_right ;
	wire \Core_2stage.io_interrupt_meip_obs_trg_arg0_left ;
	wire \Core_2stage.io_interrupt_meip_obs_trg_arg0_right ;
	wire \Core_2stage.io_interrupt_msip_obs_trg_cond_left ;
	wire \Core_2stage.io_interrupt_msip_obs_trg_cond_right ;
	wire \Core_2stage.io_interrupt_msip_obs_trg_arg0_left ;
	wire \Core_2stage.io_interrupt_msip_obs_trg_arg0_right ;
	wire \Core_2stage.io_interrupt_mtip_obs_trg_cond_left ;
	wire \Core_2stage.io_interrupt_mtip_obs_trg_cond_right ;
	wire \Core_2stage.io_interrupt_mtip_obs_trg_arg0_left ;
	wire \Core_2stage.io_interrupt_mtip_obs_trg_arg0_right ;
	wire \Core_2stage.io_reset_vector_obs_trg_cond_left ;
	wire \Core_2stage.io_reset_vector_obs_trg_cond_right ;
	wire [31:0] \Core_2stage.io_reset_vector_obs_trg_arg0_left ;
	wire [31:0] \Core_2stage.io_reset_vector_obs_trg_arg0_right ;
	wire \Core_2stage.reset_obs_trg_cond_left ;
	wire \Core_2stage.reset_obs_trg_cond_right ;
	wire \Core_2stage.reset_obs_trg_arg0_left ;
	wire \Core_2stage.reset_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.in_range_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.in_range_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_right ;
	wire [32:0] \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0_left ;
	wire [32:0] \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.in_range_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.in_range_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0_right ;
	wire \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_left ;
	wire \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_right ;
	wire \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0_left ;
	wire \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0_right ;
	wire clock_obs_trg_cond_left ;
	wire clock_obs_trg_cond_right ;
	wire clock_obs_trg_arg0_left ;
	wire clock_obs_trg_arg0_right ;
	wire core_clock_obs_trg_cond_left ;
	wire core_clock_obs_trg_cond_right ;
	wire core_clock_obs_trg_arg0_left ;
	wire core_clock_obs_trg_arg0_right ;
	wire core_io_dmem_req_bits_addr_obs_trg_cond_left ;
	wire core_io_dmem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] core_io_dmem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] core_io_dmem_req_bits_addr_obs_trg_arg0_right ;
	wire core_io_dmem_req_bits_data_obs_trg_cond_left ;
	wire core_io_dmem_req_bits_data_obs_trg_cond_right ;
	wire [31:0] core_io_dmem_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] core_io_dmem_req_bits_data_obs_trg_arg0_right ;
	wire core_io_dmem_req_bits_fcn_obs_trg_cond_left ;
	wire core_io_dmem_req_bits_fcn_obs_trg_cond_right ;
	wire core_io_dmem_req_bits_fcn_obs_trg_arg0_left ;
	wire core_io_dmem_req_bits_fcn_obs_trg_arg0_right ;
	wire core_io_dmem_req_bits_typ_obs_trg_cond_left ;
	wire core_io_dmem_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] core_io_dmem_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] core_io_dmem_req_bits_typ_obs_trg_arg0_right ;
	wire core_io_dmem_req_valid_obs_trg_cond_left ;
	wire core_io_dmem_req_valid_obs_trg_cond_right ;
	wire core_io_dmem_req_valid_obs_trg_arg0_left ;
	wire core_io_dmem_req_valid_obs_trg_arg0_right ;
	wire core_io_dmem_resp_bits_data_obs_trg_cond_left ;
	wire core_io_dmem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] core_io_dmem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] core_io_dmem_resp_bits_data_obs_trg_arg0_right ;
	wire core_io_dmem_resp_valid_obs_trg_cond_left ;
	wire core_io_dmem_resp_valid_obs_trg_cond_right ;
	wire core_io_dmem_resp_valid_obs_trg_arg0_left ;
	wire core_io_dmem_resp_valid_obs_trg_arg0_right ;
	wire core_io_hartid_obs_trg_cond_left ;
	wire core_io_hartid_obs_trg_cond_right ;
	wire core_io_hartid_obs_trg_arg0_left ;
	wire core_io_hartid_obs_trg_arg0_right ;
	wire core_io_imem_req_bits_addr_obs_trg_cond_left ;
	wire core_io_imem_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] core_io_imem_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] core_io_imem_req_bits_addr_obs_trg_arg0_right ;
	wire core_io_imem_req_valid_obs_trg_cond_left ;
	wire core_io_imem_req_valid_obs_trg_cond_right ;
	wire core_io_imem_req_valid_obs_trg_arg0_left ;
	wire core_io_imem_req_valid_obs_trg_arg0_right ;
	wire core_io_imem_resp_bits_data_obs_trg_cond_left ;
	wire core_io_imem_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] core_io_imem_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] core_io_imem_resp_bits_data_obs_trg_arg0_right ;
	wire core_io_imem_resp_valid_obs_trg_cond_left ;
	wire core_io_imem_resp_valid_obs_trg_cond_right ;
	wire core_io_imem_resp_valid_obs_trg_arg0_left ;
	wire core_io_imem_resp_valid_obs_trg_arg0_right ;
	wire core_io_interrupt_debug_obs_trg_cond_left ;
	wire core_io_interrupt_debug_obs_trg_cond_right ;
	wire core_io_interrupt_debug_obs_trg_arg0_left ;
	wire core_io_interrupt_debug_obs_trg_arg0_right ;
	wire core_io_interrupt_meip_obs_trg_cond_left ;
	wire core_io_interrupt_meip_obs_trg_cond_right ;
	wire core_io_interrupt_meip_obs_trg_arg0_left ;
	wire core_io_interrupt_meip_obs_trg_arg0_right ;
	wire core_io_interrupt_msip_obs_trg_cond_left ;
	wire core_io_interrupt_msip_obs_trg_cond_right ;
	wire core_io_interrupt_msip_obs_trg_arg0_left ;
	wire core_io_interrupt_msip_obs_trg_arg0_right ;
	wire core_io_interrupt_mtip_obs_trg_cond_left ;
	wire core_io_interrupt_mtip_obs_trg_cond_right ;
	wire core_io_interrupt_mtip_obs_trg_arg0_left ;
	wire core_io_interrupt_mtip_obs_trg_arg0_right ;
	wire core_io_reset_vector_obs_trg_cond_left ;
	wire core_io_reset_vector_obs_trg_cond_right ;
	wire [31:0] core_io_reset_vector_obs_trg_arg0_left ;
	wire [31:0] core_io_reset_vector_obs_trg_arg0_right ;
	wire core_reset_obs_trg_cond_left ;
	wire core_reset_obs_trg_cond_right ;
	wire core_reset_obs_trg_arg0_left ;
	wire core_reset_obs_trg_arg0_right ;
	wire io_debug_port_req_bits_addr_obs_trg_cond_left ;
	wire io_debug_port_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] io_debug_port_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] io_debug_port_req_bits_addr_obs_trg_arg0_right ;
	wire io_debug_port_req_bits_data_obs_trg_cond_left ;
	wire io_debug_port_req_bits_data_obs_trg_cond_right ;
	wire [31:0] io_debug_port_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] io_debug_port_req_bits_data_obs_trg_arg0_right ;
	wire io_debug_port_req_bits_fcn_obs_trg_cond_left ;
	wire io_debug_port_req_bits_fcn_obs_trg_cond_right ;
	wire io_debug_port_req_bits_fcn_obs_trg_arg0_left ;
	wire io_debug_port_req_bits_fcn_obs_trg_arg0_right ;
	wire io_debug_port_req_bits_typ_obs_trg_cond_left ;
	wire io_debug_port_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] io_debug_port_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] io_debug_port_req_bits_typ_obs_trg_arg0_right ;
	wire io_debug_port_req_valid_obs_trg_cond_left ;
	wire io_debug_port_req_valid_obs_trg_cond_right ;
	wire io_debug_port_req_valid_obs_trg_arg0_left ;
	wire io_debug_port_req_valid_obs_trg_arg0_right ;
	wire io_debug_port_resp_bits_data_obs_trg_cond_left ;
	wire io_debug_port_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] io_debug_port_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] io_debug_port_resp_bits_data_obs_trg_arg0_right ;
	wire io_debug_port_resp_valid_obs_trg_cond_left ;
	wire io_debug_port_resp_valid_obs_trg_cond_right ;
	wire io_debug_port_resp_valid_obs_trg_arg0_left ;
	wire io_debug_port_resp_valid_obs_trg_arg0_right ;
	wire io_hartid_obs_trg_cond_left ;
	wire io_hartid_obs_trg_cond_right ;
	wire io_hartid_obs_trg_arg0_left ;
	wire io_hartid_obs_trg_arg0_right ;
	wire io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ;
	wire io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ;
	wire [31:0] io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ;
	wire [31:0] io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ;
	wire io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ;
	wire io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ;
	wire [31:0] io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ;
	wire [31:0] io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ;
	wire io_interrupt_debug_obs_trg_cond_left ;
	wire io_interrupt_debug_obs_trg_cond_right ;
	wire io_interrupt_debug_obs_trg_arg0_left ;
	wire io_interrupt_debug_obs_trg_arg0_right ;
	wire io_interrupt_meip_obs_trg_cond_left ;
	wire io_interrupt_meip_obs_trg_cond_right ;
	wire io_interrupt_meip_obs_trg_arg0_left ;
	wire io_interrupt_meip_obs_trg_arg0_right ;
	wire io_interrupt_msip_obs_trg_cond_left ;
	wire io_interrupt_msip_obs_trg_cond_right ;
	wire io_interrupt_msip_obs_trg_arg0_left ;
	wire io_interrupt_msip_obs_trg_arg0_right ;
	wire io_interrupt_mtip_obs_trg_cond_left ;
	wire io_interrupt_mtip_obs_trg_cond_right ;
	wire io_interrupt_mtip_obs_trg_arg0_left ;
	wire io_interrupt_mtip_obs_trg_arg0_right ;
	wire io_master_port_0_req_bits_addr_obs_trg_cond_left ;
	wire io_master_port_0_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] io_master_port_0_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] io_master_port_0_req_bits_addr_obs_trg_arg0_right ;
	wire io_master_port_0_req_bits_data_obs_trg_cond_left ;
	wire io_master_port_0_req_bits_data_obs_trg_cond_right ;
	wire [31:0] io_master_port_0_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] io_master_port_0_req_bits_data_obs_trg_arg0_right ;
	wire io_master_port_0_req_bits_fcn_obs_trg_cond_left ;
	wire io_master_port_0_req_bits_fcn_obs_trg_cond_right ;
	wire io_master_port_0_req_bits_fcn_obs_trg_arg0_left ;
	wire io_master_port_0_req_bits_fcn_obs_trg_arg0_right ;
	wire io_master_port_0_req_bits_typ_obs_trg_cond_left ;
	wire io_master_port_0_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] io_master_port_0_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] io_master_port_0_req_bits_typ_obs_trg_arg0_right ;
	wire io_master_port_0_req_valid_obs_trg_cond_left ;
	wire io_master_port_0_req_valid_obs_trg_cond_right ;
	wire io_master_port_0_req_valid_obs_trg_arg0_left ;
	wire io_master_port_0_req_valid_obs_trg_arg0_right ;
	wire io_master_port_0_resp_bits_data_obs_trg_cond_left ;
	wire io_master_port_0_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] io_master_port_0_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] io_master_port_0_resp_bits_data_obs_trg_arg0_right ;
	wire io_master_port_0_resp_valid_obs_trg_cond_left ;
	wire io_master_port_0_resp_valid_obs_trg_cond_right ;
	wire io_master_port_0_resp_valid_obs_trg_arg0_left ;
	wire io_master_port_0_resp_valid_obs_trg_arg0_right ;
	wire io_master_port_1_req_bits_addr_obs_trg_cond_left ;
	wire io_master_port_1_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] io_master_port_1_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] io_master_port_1_req_bits_addr_obs_trg_arg0_right ;
	wire io_master_port_1_req_bits_data_obs_trg_cond_left ;
	wire io_master_port_1_req_bits_data_obs_trg_cond_right ;
	wire [31:0] io_master_port_1_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] io_master_port_1_req_bits_data_obs_trg_arg0_right ;
	wire io_master_port_1_req_bits_fcn_obs_trg_cond_left ;
	wire io_master_port_1_req_bits_fcn_obs_trg_cond_right ;
	wire io_master_port_1_req_bits_fcn_obs_trg_arg0_left ;
	wire io_master_port_1_req_bits_fcn_obs_trg_arg0_right ;
	wire io_master_port_1_req_bits_typ_obs_trg_cond_left ;
	wire io_master_port_1_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] io_master_port_1_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] io_master_port_1_req_bits_typ_obs_trg_arg0_right ;
	wire io_master_port_1_req_valid_obs_trg_cond_left ;
	wire io_master_port_1_req_valid_obs_trg_cond_right ;
	wire io_master_port_1_req_valid_obs_trg_arg0_left ;
	wire io_master_port_1_req_valid_obs_trg_arg0_right ;
	wire io_master_port_1_resp_bits_data_obs_trg_cond_left ;
	wire io_master_port_1_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] io_master_port_1_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] io_master_port_1_resp_bits_data_obs_trg_arg0_right ;
	wire io_master_port_1_resp_valid_obs_trg_cond_left ;
	wire io_master_port_1_resp_valid_obs_trg_cond_right ;
	wire io_master_port_1_resp_valid_obs_trg_arg0_left ;
	wire io_master_port_1_resp_valid_obs_trg_arg0_right ;
	wire io_reset_vector_obs_trg_cond_left ;
	wire io_reset_vector_obs_trg_cond_right ;
	wire [31:0] io_reset_vector_obs_trg_arg0_left ;
	wire [31:0] io_reset_vector_obs_trg_arg0_right ;
	wire memory_clock_obs_trg_cond_left ;
	wire memory_clock_obs_trg_cond_right ;
	wire memory_clock_obs_trg_arg0_left ;
	wire memory_clock_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_req_bits_addr_obs_trg_cond_left ;
	wire memory_io_core_ports_0_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] memory_io_core_ports_0_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] memory_io_core_ports_0_req_bits_addr_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_req_bits_data_obs_trg_cond_left ;
	wire memory_io_core_ports_0_req_bits_data_obs_trg_cond_right ;
	wire [31:0] memory_io_core_ports_0_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] memory_io_core_ports_0_req_bits_data_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_left ;
	wire memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_right ;
	wire memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0_left ;
	wire memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_req_bits_typ_obs_trg_cond_left ;
	wire memory_io_core_ports_0_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] memory_io_core_ports_0_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] memory_io_core_ports_0_req_bits_typ_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_req_valid_obs_trg_cond_left ;
	wire memory_io_core_ports_0_req_valid_obs_trg_cond_right ;
	wire memory_io_core_ports_0_req_valid_obs_trg_arg0_left ;
	wire memory_io_core_ports_0_req_valid_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_resp_bits_data_obs_trg_cond_left ;
	wire memory_io_core_ports_0_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] memory_io_core_ports_0_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] memory_io_core_ports_0_resp_bits_data_obs_trg_arg0_right ;
	wire memory_io_core_ports_0_resp_valid_obs_trg_cond_left ;
	wire memory_io_core_ports_0_resp_valid_obs_trg_cond_right ;
	wire memory_io_core_ports_0_resp_valid_obs_trg_arg0_left ;
	wire memory_io_core_ports_0_resp_valid_obs_trg_arg0_right ;
	wire memory_io_core_ports_1_req_bits_addr_obs_trg_cond_left ;
	wire memory_io_core_ports_1_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] memory_io_core_ports_1_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] memory_io_core_ports_1_req_bits_addr_obs_trg_arg0_right ;
	wire memory_io_core_ports_1_req_bits_typ_obs_trg_cond_left ;
	wire memory_io_core_ports_1_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] memory_io_core_ports_1_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] memory_io_core_ports_1_req_bits_typ_obs_trg_arg0_right ;
	wire memory_io_core_ports_1_req_valid_obs_trg_cond_left ;
	wire memory_io_core_ports_1_req_valid_obs_trg_cond_right ;
	wire memory_io_core_ports_1_req_valid_obs_trg_arg0_left ;
	wire memory_io_core_ports_1_req_valid_obs_trg_arg0_right ;
	wire memory_io_core_ports_1_resp_bits_data_obs_trg_cond_left ;
	wire memory_io_core_ports_1_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] memory_io_core_ports_1_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] memory_io_core_ports_1_resp_bits_data_obs_trg_arg0_right ;
	wire memory_io_core_ports_1_resp_valid_obs_trg_cond_left ;
	wire memory_io_core_ports_1_resp_valid_obs_trg_cond_right ;
	wire memory_io_core_ports_1_resp_valid_obs_trg_arg0_left ;
	wire memory_io_core_ports_1_resp_valid_obs_trg_arg0_right ;
	wire memory_io_debug_port_req_bits_addr_obs_trg_cond_left ;
	wire memory_io_debug_port_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] memory_io_debug_port_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] memory_io_debug_port_req_bits_addr_obs_trg_arg0_right ;
	wire memory_io_debug_port_req_bits_data_obs_trg_cond_left ;
	wire memory_io_debug_port_req_bits_data_obs_trg_cond_right ;
	wire [31:0] memory_io_debug_port_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] memory_io_debug_port_req_bits_data_obs_trg_arg0_right ;
	wire memory_io_debug_port_req_bits_fcn_obs_trg_cond_left ;
	wire memory_io_debug_port_req_bits_fcn_obs_trg_cond_right ;
	wire memory_io_debug_port_req_bits_fcn_obs_trg_arg0_left ;
	wire memory_io_debug_port_req_bits_fcn_obs_trg_arg0_right ;
	wire memory_io_debug_port_req_bits_typ_obs_trg_cond_left ;
	wire memory_io_debug_port_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] memory_io_debug_port_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] memory_io_debug_port_req_bits_typ_obs_trg_arg0_right ;
	wire memory_io_debug_port_req_valid_obs_trg_cond_left ;
	wire memory_io_debug_port_req_valid_obs_trg_cond_right ;
	wire memory_io_debug_port_req_valid_obs_trg_arg0_left ;
	wire memory_io_debug_port_req_valid_obs_trg_arg0_right ;
	wire memory_io_debug_port_resp_bits_data_obs_trg_cond_left ;
	wire memory_io_debug_port_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] memory_io_debug_port_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] memory_io_debug_port_resp_bits_data_obs_trg_arg0_right ;
	wire memory_io_debug_port_resp_valid_obs_trg_cond_left ;
	wire memory_io_debug_port_resp_valid_obs_trg_cond_right ;
	wire memory_io_debug_port_resp_valid_obs_trg_arg0_left ;
	wire memory_io_debug_port_resp_valid_obs_trg_arg0_right ;
	wire reset_obs_trg_cond_left ;
	wire reset_obs_trg_cond_right ;
	wire reset_obs_trg_arg0_left ;
	wire reset_obs_trg_arg0_right ;
	wire router_1_io_corePort_req_bits_addr_obs_trg_cond_left ;
	wire router_1_io_corePort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] router_1_io_corePort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] router_1_io_corePort_req_bits_addr_obs_trg_arg0_right ;
	wire router_1_io_corePort_req_bits_data_obs_trg_cond_left ;
	wire router_1_io_corePort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] router_1_io_corePort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_1_io_corePort_req_bits_data_obs_trg_arg0_right ;
	wire router_1_io_corePort_req_bits_fcn_obs_trg_cond_left ;
	wire router_1_io_corePort_req_bits_fcn_obs_trg_cond_right ;
	wire router_1_io_corePort_req_bits_fcn_obs_trg_arg0_left ;
	wire router_1_io_corePort_req_bits_fcn_obs_trg_arg0_right ;
	wire router_1_io_corePort_req_bits_typ_obs_trg_cond_left ;
	wire router_1_io_corePort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] router_1_io_corePort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] router_1_io_corePort_req_bits_typ_obs_trg_arg0_right ;
	wire router_1_io_corePort_req_valid_obs_trg_cond_left ;
	wire router_1_io_corePort_req_valid_obs_trg_cond_right ;
	wire router_1_io_corePort_req_valid_obs_trg_arg0_left ;
	wire router_1_io_corePort_req_valid_obs_trg_arg0_right ;
	wire router_1_io_corePort_resp_bits_data_obs_trg_cond_left ;
	wire router_1_io_corePort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] router_1_io_corePort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_1_io_corePort_resp_bits_data_obs_trg_arg0_right ;
	wire router_1_io_corePort_resp_valid_obs_trg_cond_left ;
	wire router_1_io_corePort_resp_valid_obs_trg_cond_right ;
	wire router_1_io_corePort_resp_valid_obs_trg_arg0_left ;
	wire router_1_io_corePort_resp_valid_obs_trg_arg0_right ;
	wire router_1_io_masterPort_req_bits_addr_obs_trg_cond_left ;
	wire router_1_io_masterPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] router_1_io_masterPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] router_1_io_masterPort_req_bits_addr_obs_trg_arg0_right ;
	wire router_1_io_masterPort_req_bits_data_obs_trg_cond_left ;
	wire router_1_io_masterPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] router_1_io_masterPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_1_io_masterPort_req_bits_data_obs_trg_arg0_right ;
	wire router_1_io_masterPort_req_bits_fcn_obs_trg_cond_left ;
	wire router_1_io_masterPort_req_bits_fcn_obs_trg_cond_right ;
	wire router_1_io_masterPort_req_bits_fcn_obs_trg_arg0_left ;
	wire router_1_io_masterPort_req_bits_fcn_obs_trg_arg0_right ;
	wire router_1_io_masterPort_req_bits_typ_obs_trg_cond_left ;
	wire router_1_io_masterPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] router_1_io_masterPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] router_1_io_masterPort_req_bits_typ_obs_trg_arg0_right ;
	wire router_1_io_masterPort_req_valid_obs_trg_cond_left ;
	wire router_1_io_masterPort_req_valid_obs_trg_cond_right ;
	wire router_1_io_masterPort_req_valid_obs_trg_arg0_left ;
	wire router_1_io_masterPort_req_valid_obs_trg_arg0_right ;
	wire router_1_io_masterPort_resp_bits_data_obs_trg_cond_left ;
	wire router_1_io_masterPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] router_1_io_masterPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_1_io_masterPort_resp_bits_data_obs_trg_arg0_right ;
	wire router_1_io_masterPort_resp_valid_obs_trg_cond_left ;
	wire router_1_io_masterPort_resp_valid_obs_trg_cond_right ;
	wire router_1_io_masterPort_resp_valid_obs_trg_arg0_left ;
	wire router_1_io_masterPort_resp_valid_obs_trg_arg0_right ;
	wire router_1_io_respAddress_obs_trg_cond_left ;
	wire router_1_io_respAddress_obs_trg_cond_right ;
	wire [31:0] router_1_io_respAddress_obs_trg_arg0_left ;
	wire [31:0] router_1_io_respAddress_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_req_bits_addr_obs_trg_cond_left ;
	wire router_1_io_scratchPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] router_1_io_scratchPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] router_1_io_scratchPort_req_bits_addr_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_req_bits_data_obs_trg_cond_left ;
	wire router_1_io_scratchPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] router_1_io_scratchPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_1_io_scratchPort_req_bits_data_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_left ;
	wire router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_right ;
	wire router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0_left ;
	wire router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_req_bits_typ_obs_trg_cond_left ;
	wire router_1_io_scratchPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] router_1_io_scratchPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] router_1_io_scratchPort_req_bits_typ_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_req_valid_obs_trg_cond_left ;
	wire router_1_io_scratchPort_req_valid_obs_trg_cond_right ;
	wire router_1_io_scratchPort_req_valid_obs_trg_arg0_left ;
	wire router_1_io_scratchPort_req_valid_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_resp_bits_data_obs_trg_cond_left ;
	wire router_1_io_scratchPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] router_1_io_scratchPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_1_io_scratchPort_resp_bits_data_obs_trg_arg0_right ;
	wire router_1_io_scratchPort_resp_valid_obs_trg_cond_left ;
	wire router_1_io_scratchPort_resp_valid_obs_trg_cond_right ;
	wire router_1_io_scratchPort_resp_valid_obs_trg_arg0_left ;
	wire router_1_io_scratchPort_resp_valid_obs_trg_arg0_right ;
	wire router_io_corePort_req_bits_addr_obs_trg_cond_left ;
	wire router_io_corePort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] router_io_corePort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] router_io_corePort_req_bits_addr_obs_trg_arg0_right ;
	wire router_io_corePort_req_bits_data_obs_trg_cond_left ;
	wire router_io_corePort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] router_io_corePort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_io_corePort_req_bits_data_obs_trg_arg0_right ;
	wire router_io_corePort_req_bits_fcn_obs_trg_cond_left ;
	wire router_io_corePort_req_bits_fcn_obs_trg_cond_right ;
	wire router_io_corePort_req_bits_fcn_obs_trg_arg0_left ;
	wire router_io_corePort_req_bits_fcn_obs_trg_arg0_right ;
	wire router_io_corePort_req_bits_typ_obs_trg_cond_left ;
	wire router_io_corePort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] router_io_corePort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] router_io_corePort_req_bits_typ_obs_trg_arg0_right ;
	wire router_io_corePort_req_valid_obs_trg_cond_left ;
	wire router_io_corePort_req_valid_obs_trg_cond_right ;
	wire router_io_corePort_req_valid_obs_trg_arg0_left ;
	wire router_io_corePort_req_valid_obs_trg_arg0_right ;
	wire router_io_corePort_resp_bits_data_obs_trg_cond_left ;
	wire router_io_corePort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] router_io_corePort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_io_corePort_resp_bits_data_obs_trg_arg0_right ;
	wire router_io_corePort_resp_valid_obs_trg_cond_left ;
	wire router_io_corePort_resp_valid_obs_trg_cond_right ;
	wire router_io_corePort_resp_valid_obs_trg_arg0_left ;
	wire router_io_corePort_resp_valid_obs_trg_arg0_right ;
	wire router_io_masterPort_req_bits_addr_obs_trg_cond_left ;
	wire router_io_masterPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] router_io_masterPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] router_io_masterPort_req_bits_addr_obs_trg_arg0_right ;
	wire router_io_masterPort_req_bits_data_obs_trg_cond_left ;
	wire router_io_masterPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] router_io_masterPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_io_masterPort_req_bits_data_obs_trg_arg0_right ;
	wire router_io_masterPort_req_bits_fcn_obs_trg_cond_left ;
	wire router_io_masterPort_req_bits_fcn_obs_trg_cond_right ;
	wire router_io_masterPort_req_bits_fcn_obs_trg_arg0_left ;
	wire router_io_masterPort_req_bits_fcn_obs_trg_arg0_right ;
	wire router_io_masterPort_req_bits_typ_obs_trg_cond_left ;
	wire router_io_masterPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] router_io_masterPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] router_io_masterPort_req_bits_typ_obs_trg_arg0_right ;
	wire router_io_masterPort_req_valid_obs_trg_cond_left ;
	wire router_io_masterPort_req_valid_obs_trg_cond_right ;
	wire router_io_masterPort_req_valid_obs_trg_arg0_left ;
	wire router_io_masterPort_req_valid_obs_trg_arg0_right ;
	wire router_io_masterPort_resp_bits_data_obs_trg_cond_left ;
	wire router_io_masterPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] router_io_masterPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_io_masterPort_resp_bits_data_obs_trg_arg0_right ;
	wire router_io_masterPort_resp_valid_obs_trg_cond_left ;
	wire router_io_masterPort_resp_valid_obs_trg_cond_right ;
	wire router_io_masterPort_resp_valid_obs_trg_arg0_left ;
	wire router_io_masterPort_resp_valid_obs_trg_arg0_right ;
	wire router_io_respAddress_obs_trg_cond_left ;
	wire router_io_respAddress_obs_trg_cond_right ;
	wire [31:0] router_io_respAddress_obs_trg_arg0_left ;
	wire [31:0] router_io_respAddress_obs_trg_arg0_right ;
	wire router_io_scratchPort_req_bits_addr_obs_trg_cond_left ;
	wire router_io_scratchPort_req_bits_addr_obs_trg_cond_right ;
	wire [31:0] router_io_scratchPort_req_bits_addr_obs_trg_arg0_left ;
	wire [31:0] router_io_scratchPort_req_bits_addr_obs_trg_arg0_right ;
	wire router_io_scratchPort_req_bits_data_obs_trg_cond_left ;
	wire router_io_scratchPort_req_bits_data_obs_trg_cond_right ;
	wire [31:0] router_io_scratchPort_req_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_io_scratchPort_req_bits_data_obs_trg_arg0_right ;
	wire router_io_scratchPort_req_bits_fcn_obs_trg_cond_left ;
	wire router_io_scratchPort_req_bits_fcn_obs_trg_cond_right ;
	wire router_io_scratchPort_req_bits_fcn_obs_trg_arg0_left ;
	wire router_io_scratchPort_req_bits_fcn_obs_trg_arg0_right ;
	wire router_io_scratchPort_req_bits_typ_obs_trg_cond_left ;
	wire router_io_scratchPort_req_bits_typ_obs_trg_cond_right ;
	wire [2:0] router_io_scratchPort_req_bits_typ_obs_trg_arg0_left ;
	wire [2:0] router_io_scratchPort_req_bits_typ_obs_trg_arg0_right ;
	wire router_io_scratchPort_req_valid_obs_trg_cond_left ;
	wire router_io_scratchPort_req_valid_obs_trg_cond_right ;
	wire router_io_scratchPort_req_valid_obs_trg_arg0_left ;
	wire router_io_scratchPort_req_valid_obs_trg_arg0_right ;
	wire router_io_scratchPort_resp_bits_data_obs_trg_cond_left ;
	wire router_io_scratchPort_resp_bits_data_obs_trg_cond_right ;
	wire [31:0] router_io_scratchPort_resp_bits_data_obs_trg_arg0_left ;
	wire [31:0] router_io_scratchPort_resp_bits_data_obs_trg_arg0_right ;
	wire router_io_scratchPort_resp_valid_obs_trg_cond_left ;
	wire router_io_scratchPort_resp_valid_obs_trg_cond_right ;
	wire router_io_scratchPort_resp_valid_obs_trg_arg0_left ;
	wire router_io_scratchPort_resp_valid_obs_trg_arg0_right ;
	wire PC_obs_src_cond_left ;
	wire PC_obs_src_cond_right ;
	wire [31:0] PC_obs_src_arg0_left ;
	wire [31:0] PC_obs_src_arg0_right ;
	wire INSTR_obs_src_cond_left ;
	wire INSTR_obs_src_cond_right ;
	wire [31:0] INSTR_obs_src_arg0_left ;
	wire [31:0] INSTR_obs_src_arg0_right ;
	wire WADDR_obs_src_cond_left ;
	wire WADDR_obs_src_cond_right ;
	wire [20:0] WADDR_obs_src_arg0_left ;
	wire [20:0] WADDR_obs_src_arg0_right ;
	wire WDATA_obs_src_cond_left ;
	wire WDATA_obs_src_cond_right ;
	wire [31:0] WDATA_obs_src_arg0_left ;
	wire [31:0] WDATA_obs_src_arg0_right ;
	wire RADDR_obs_src_cond_left ;
	wire RADDR_obs_src_cond_right ;
	wire [20:0] RADDR_obs_src_arg0_left ;
	wire [20:0] RADDR_obs_src_arg0_right ;
	wire RDATA_obs_src_cond_left ;
	wire RDATA_obs_src_cond_right ;
	wire [31:0] RDATA_obs_src_arg0_left ;
	wire [31:0] RDATA_obs_src_arg0_right ;
	wire [8191:0] mem_0_1_state_trg_left ;
	wire [8191:0] mem_0_1_state_trg_right ;
	wire [8191:0] mem_1_1_state_trg_left ;
	wire [8191:0] mem_1_1_state_trg_right ;
	wire [8191:0] mem_2_1_state_trg_left ;
	wire [8191:0] mem_2_1_state_trg_right ;
	wire [8191:0] mem_3_1_state_trg_left ;
	wire [8191:0] mem_3_1_state_trg_right ;
	wire [8191:0] mem_0_0_state_trg_left ;
	wire [8191:0] mem_0_0_state_trg_right ;
	wire [8191:0] mem_1_0_state_trg_left ;
	wire [8191:0] mem_1_0_state_trg_right ;
	wire [8191:0] mem_2_0_state_trg_left ;
	wire [8191:0] mem_2_0_state_trg_right ;
	wire [8191:0] mem_3_0_state_trg_left ;
	wire [8191:0] mem_3_0_state_trg_right ;
	wire [1023:0] regfile_state_trg_left ;
	wire [1023:0] regfile_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_right ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_left ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_right ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_left ;
	wire [2:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_right ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_left ;
	wire [5:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_right ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_left ;
	wire [57:0] \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_right ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_right ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg_left ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg_right ;
	wire [31:0] \Core_2stage.DatPath_2stage.pc_x_state_trg_left ;
	wire [31:0] \Core_2stage.DatPath_2stage.pc_x_state_trg_right ;
	wire [8191:0] mem_0_1_state_src_left ;
	wire [8191:0] mem_0_1_state_src_right ;
	wire [8191:0] mem_1_1_state_src_left ;
	wire [8191:0] mem_1_1_state_src_right ;
	wire [8191:0] mem_2_1_state_src_left ;
	wire [8191:0] mem_2_1_state_src_right ;
	wire [8191:0] mem_3_1_state_src_left ;
	wire [8191:0] mem_3_1_state_src_right ;
	wire [8191:0] mem_0_0_state_src_left ;
	wire [8191:0] mem_0_0_state_src_right ;
	wire [8191:0] mem_1_0_state_src_left ;
	wire [8191:0] mem_1_0_state_src_right ;
	wire [8191:0] mem_2_0_state_src_left ;
	wire [8191:0] mem_2_0_state_src_right ;
	wire [8191:0] mem_3_0_state_src_left ;
	wire [8191:0] mem_3_0_state_src_right ;
	wire [1023:0] regfile_state_src_left ;
	wire [1023:0] regfile_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.pc_reg_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.pc_reg_state_src_right ;
	wire \Core_1stage.DatPath_1stage.reg_dmiss_state_src_left ;
	wire \Core_1stage.DatPath_1stage.reg_dmiss_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_right ;
	wire \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_left ;
	wire \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_right ;
	wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_left ;
	wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_right ;
	wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_left ;
	wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_right ;
	wire [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_left ;
	wire [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_right ;
	wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_left ;
	wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_right ;
	wire [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_left ;
	wire [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_right ;
	wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_left ;
	wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_right ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_left ;
	wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_right ;
	wire \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_left ;
	wire \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_right ;
	wire \Core_1stage.DatPath_1stage.reg_dmiss_inductive_state_src_left ;
	wire \Core_1stage.DatPath_1stage.reg_dmiss_inductive_state_src_right ;
	wire [31:0] \Core_1stage.DatPath_1stage.if_inst_buffer_inductive_state_src_left ;
	wire [31:0] \Core_1stage.DatPath_1stage.if_inst_buffer_inductive_state_src_right ;
	wire \Core_1stage.DatPath_1stage.reg_interrupt_edge_inductive_state_src_left ;
	wire \Core_1stage.DatPath_1stage.reg_interrupt_edge_inductive_state_src_right ;
	wire \Core_1stage.CtlPath_1stage.reg_mem_en_inductive_state_src_left ;
	wire \Core_1stage.CtlPath_1stage.reg_mem_en_inductive_state_src_right ;
	wire NO_DEFAULT_INST_invariant_cond_left ;
	wire NO_DEFAULT_INST_invariant_cond_right ;
	wire NO_DEFAULT_INST_invariant_arg0_left ;
	wire NO_DEFAULT_INST_invariant_arg0_right ;
	wire EXE_REG_INST_invariant_cond_left ;
	wire EXE_REG_INST_invariant_cond_right ;
	wire EXE_REG_INST_invariant_arg0_left ;
	wire EXE_REG_INST_invariant_arg0_right ;
	wire EXE_REG_PC1_invariant_cond_left ;
	wire EXE_REG_PC1_invariant_cond_right ;
	wire EXE_REG_PC1_invariant_arg0_left ;
	wire EXE_REG_PC1_invariant_arg0_right ;
	wire EXE_REG_PC2_invariant_cond_left ;
	wire EXE_REG_PC2_invariant_cond_right ;
	wire EXE_REG_PC2_invariant_arg0_left ;
	wire EXE_REG_PC2_invariant_arg0_right ;
	wire IF_REG_PC1_invariant_cond_left ;
	wire IF_REG_PC1_invariant_cond_right ;
	wire IF_REG_PC1_invariant_arg0_left ;
	wire IF_REG_PC1_invariant_arg0_right ;
	wire IF_REG_PC2_invariant_cond_left ;
	wire IF_REG_PC2_invariant_cond_right ;
	wire IF_REG_PC2_invariant_arg0_left ;
	wire IF_REG_PC2_invariant_arg0_right ;
	wire IF_INST_BUFFER_VALID_invariant_cond_left ;
	wire IF_INST_BUFFER_VALID_invariant_cond_right ;
	wire IF_INST_BUFFER_VALID_invariant_arg0_left ;
	wire IF_INST_BUFFER_VALID_invariant_arg0_right ;
	wire RV32I_invariant_cond_left ;
	wire RV32I_invariant_cond_right ;
	wire RV32I_invariant_arg0_left ;
	wire RV32I_invariant_arg0_right ;
	wire io_ctl_exception_invariant_cond_left ;
	wire io_ctl_exception_invariant_cond_right ;
	wire io_ctl_exception_invariant_arg0_left ;
	wire io_ctl_exception_invariant_arg0_right ;
	wire io_eret_invariant_cond_left ;
	wire io_eret_invariant_cond_right ;
	wire io_eret_invariant_arg0_left ;
	wire io_eret_invariant_arg0_right ;
	wire io_interrupt_invariant_cond_left ;
	wire io_interrupt_invariant_cond_right ;
	wire io_interrupt_invariant_arg0_left ;
	wire io_interrupt_invariant_arg0_right ;


	// auxiliary register for initial state
	reg init = 0;
	always @ (posedge clock) begin
		if (init == 0) begin
			init <= 1;
		end
	end
	// auxiliary register for counter
	reg [2:0] trg_counter = 2;
	always @ (posedge clock) begin
		if (trg_counter > 0) begin
			trg_counter <= trg_counter - 1;
		end
	end
	// auxiliary register for counting cycles
	reg [2:0] cycle_counter = 3;
	always @ (posedge clock) begin
		if (cycle_counter > 0) begin
			cycle_counter <= cycle_counter - 1;
		end
	end

	// self-composed modules
	SodorInternalTile_1stage left_src (
			.clock ( clock ) , 
			.reset ( 1'h0 ) , 
			.io_debug_port_req_valid ( 1'h0 ) , 
			.io_debug_port_req_bits_addr ( 32'h0 ) , 
			.io_debug_port_req_bits_data ( 32'h0 ) , 
			.io_debug_port_req_bits_fcn ( 1'h0 ) , 
			.io_debug_port_req_bits_typ ( 3'h0 ) , 
			.io_debug_port_resp_valid ( srcio_debug_port_resp_validLeft ) , 
			.io_debug_port_resp_bits_data ( srcio_debug_port_resp_bits_dataLeft ) , 
			.io_master_port_0_req_valid ( srcio_master_port_0_req_validLeft ) , 
			.io_master_port_0_req_bits_addr ( srcio_master_port_0_req_bits_addrLeft ) , 
			.io_master_port_0_req_bits_data ( srcio_master_port_0_req_bits_dataLeft ) , 
			.io_master_port_0_req_bits_fcn ( srcio_master_port_0_req_bits_fcnLeft ) , 
			.io_master_port_0_req_bits_typ ( srcio_master_port_0_req_bits_typLeft ) , 
			.io_master_port_0_resp_valid ( 1'h0 ) , 
			.io_master_port_0_resp_bits_data ( 32'h0 ) , 
			.io_master_port_1_req_valid ( srcio_master_port_1_req_validLeft ) , 
			.io_master_port_1_req_bits_addr ( srcio_master_port_1_req_bits_addrLeft ) , 
			.io_master_port_1_req_bits_data ( srcio_master_port_1_req_bits_dataLeft ) , 
			.io_master_port_1_req_bits_fcn ( srcio_master_port_1_req_bits_fcnLeft ) , 
			.io_master_port_1_req_bits_typ ( srcio_master_port_1_req_bits_typLeft ) , 
			.io_master_port_1_resp_valid ( 1'h0 ) , 
			.io_master_port_1_resp_bits_data ( 32'h0 ) , 
			.io_interrupt_debug ( 1'h0 ) , 
			.io_interrupt_msip ( 1'h0 ) , 
			.io_interrupt_meip ( 1'h0 ) , 
			.io_interrupt_mtip ( 1'h0 ) , 
			.io_hartid ( 1'h0 ) , 
			.io_reset_vector ( 32'h0 ) , 
			.PC_obs_src_cond ( PC_obs_src_cond_left ) , 
			.PC_obs_src_arg0 ( PC_obs_src_arg0_left ) , 
			.INSTR_obs_src_cond ( INSTR_obs_src_cond_left ) , 
			.INSTR_obs_src_arg0 ( INSTR_obs_src_arg0_left ) , 
			.WADDR_obs_src_cond ( WADDR_obs_src_cond_left ) , 
			.WADDR_obs_src_arg0 ( WADDR_obs_src_arg0_left ) , 
			.WDATA_obs_src_cond ( WDATA_obs_src_cond_left ) , 
			.WDATA_obs_src_arg0 ( WDATA_obs_src_arg0_left ) , 
			.RADDR_obs_src_cond ( RADDR_obs_src_cond_left ) , 
			.RADDR_obs_src_arg0 ( RADDR_obs_src_arg0_left ) , 
			.RDATA_obs_src_cond ( RDATA_obs_src_cond_left ) , 
			.RDATA_obs_src_arg0 ( RDATA_obs_src_arg0_left ) , 
			.mem_0_1_state_src ( mem_0_1_state_src_left ) , 
			.mem_1_1_state_src ( mem_1_1_state_src_left ) , 
			.mem_2_1_state_src ( mem_2_1_state_src_left ) , 
			.mem_3_1_state_src ( mem_3_1_state_src_left ) , 
			.mem_0_0_state_src ( mem_0_0_state_src_left ) , 
			.mem_1_0_state_src ( mem_1_0_state_src_left ) , 
			.mem_2_0_state_src ( mem_2_0_state_src_left ) , 
			.mem_3_0_state_src ( mem_3_0_state_src_left ) , 
			.regfile_state_src ( regfile_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.pc_reg_state_src ( \Core_1stage.DatPath_1stage.pc_reg_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.reg_dmiss_state_src ( \Core_1stage.DatPath_1stage.reg_dmiss_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.if_inst_buffer_state_src ( \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src ( \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_left ) , 
			.\Core_1stage.CtlPath_1stage.reg_mem_en_state_src ( \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.reg_dmiss_inductive_state_src ( \Core_1stage.DatPath_1stage.reg_dmiss_inductive_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.if_inst_buffer_inductive_state_src ( \Core_1stage.DatPath_1stage.if_inst_buffer_inductive_state_src_left ) , 
			.\Core_1stage.DatPath_1stage.reg_interrupt_edge_inductive_state_src ( \Core_1stage.DatPath_1stage.reg_interrupt_edge_inductive_state_src_left ) , 
			.\Core_1stage.CtlPath_1stage.reg_mem_en_inductive_state_src ( \Core_1stage.CtlPath_1stage.reg_mem_en_inductive_state_src_left )
		);
	SodorInternalTile_1stage right_src (
			.clock ( clock ) , 
			.reset ( 1'h0 ) , 
			.io_debug_port_req_valid ( 1'h0 ) , 
			.io_debug_port_req_bits_addr ( 32'h0 ) , 
			.io_debug_port_req_bits_data ( 32'h0 ) , 
			.io_debug_port_req_bits_fcn ( 1'h0 ) , 
			.io_debug_port_req_bits_typ ( 3'h0 ) , 
			.io_debug_port_resp_valid ( srcio_debug_port_resp_validRight ) , 
			.io_debug_port_resp_bits_data ( srcio_debug_port_resp_bits_dataRight ) , 
			.io_master_port_0_req_valid ( srcio_master_port_0_req_validRight ) , 
			.io_master_port_0_req_bits_addr ( srcio_master_port_0_req_bits_addrRight ) , 
			.io_master_port_0_req_bits_data ( srcio_master_port_0_req_bits_dataRight ) , 
			.io_master_port_0_req_bits_fcn ( srcio_master_port_0_req_bits_fcnRight ) , 
			.io_master_port_0_req_bits_typ ( srcio_master_port_0_req_bits_typRight ) , 
			.io_master_port_0_resp_valid ( 1'h0 ) , 
			.io_master_port_0_resp_bits_data ( 32'h0 ) , 
			.io_master_port_1_req_valid ( srcio_master_port_1_req_validRight ) , 
			.io_master_port_1_req_bits_addr ( srcio_master_port_1_req_bits_addrRight ) , 
			.io_master_port_1_req_bits_data ( srcio_master_port_1_req_bits_dataRight ) , 
			.io_master_port_1_req_bits_fcn ( srcio_master_port_1_req_bits_fcnRight ) , 
			.io_master_port_1_req_bits_typ ( srcio_master_port_1_req_bits_typRight ) , 
			.io_master_port_1_resp_valid ( 1'h0 ) , 
			.io_master_port_1_resp_bits_data ( 32'h0 ) , 
			.io_interrupt_debug ( 1'h0 ) , 
			.io_interrupt_msip ( 1'h0 ) , 
			.io_interrupt_meip ( 1'h0 ) , 
			.io_interrupt_mtip ( 1'h0 ) , 
			.io_hartid ( 1'h0 ) , 
			.io_reset_vector ( 32'h0 ) , 
			.PC_obs_src_cond ( PC_obs_src_cond_right ) , 
			.PC_obs_src_arg0 ( PC_obs_src_arg0_right ) , 
			.INSTR_obs_src_cond ( INSTR_obs_src_cond_right ) , 
			.INSTR_obs_src_arg0 ( INSTR_obs_src_arg0_right ) , 
			.WADDR_obs_src_cond ( WADDR_obs_src_cond_right ) , 
			.WADDR_obs_src_arg0 ( WADDR_obs_src_arg0_right ) , 
			.WDATA_obs_src_cond ( WDATA_obs_src_cond_right ) , 
			.WDATA_obs_src_arg0 ( WDATA_obs_src_arg0_right ) , 
			.RADDR_obs_src_cond ( RADDR_obs_src_cond_right ) , 
			.RADDR_obs_src_arg0 ( RADDR_obs_src_arg0_right ) , 
			.RDATA_obs_src_cond ( RDATA_obs_src_cond_right ) , 
			.RDATA_obs_src_arg0 ( RDATA_obs_src_arg0_right ) , 
			.mem_0_1_state_src ( mem_0_1_state_src_right ) , 
			.mem_1_1_state_src ( mem_1_1_state_src_right ) , 
			.mem_2_1_state_src ( mem_2_1_state_src_right ) , 
			.mem_3_1_state_src ( mem_3_1_state_src_right ) , 
			.mem_0_0_state_src ( mem_0_0_state_src_right ) , 
			.mem_1_0_state_src ( mem_1_0_state_src_right ) , 
			.mem_2_0_state_src ( mem_2_0_state_src_right ) , 
			.mem_3_0_state_src ( mem_3_0_state_src_right ) , 
			.regfile_state_src ( regfile_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.pc_reg_state_src ( \Core_1stage.DatPath_1stage.pc_reg_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.reg_dmiss_state_src ( \Core_1stage.DatPath_1stage.reg_dmiss_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.if_inst_buffer_state_src ( \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src ( \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src ( \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_right ) , 
			.\Core_1stage.CtlPath_1stage.reg_mem_en_state_src ( \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.reg_dmiss_inductive_state_src ( \Core_1stage.DatPath_1stage.reg_dmiss_inductive_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.if_inst_buffer_inductive_state_src ( \Core_1stage.DatPath_1stage.if_inst_buffer_inductive_state_src_right ) , 
			.\Core_1stage.DatPath_1stage.reg_interrupt_edge_inductive_state_src ( \Core_1stage.DatPath_1stage.reg_interrupt_edge_inductive_state_src_right ) , 
			.\Core_1stage.CtlPath_1stage.reg_mem_en_inductive_state_src ( \Core_1stage.CtlPath_1stage.reg_mem_en_inductive_state_src_right )
		);
	SodorInternalTile_2stage left_trg (
			.clock ( clock ) , 
			.reset ( 1'h0 ) , 
			.io_debug_port_req_valid ( 1'h0 ) , 
			.io_debug_port_req_bits_addr ( 32'h0 ) , 
			.io_debug_port_req_bits_data ( 32'h0 ) , 
			.io_debug_port_req_bits_fcn ( 1'h0 ) , 
			.io_debug_port_req_bits_typ ( 3'h0 ) , 
			.io_debug_port_resp_valid ( trgio_debug_port_resp_validLeft ) , 
			.io_debug_port_resp_bits_data ( trgio_debug_port_resp_bits_dataLeft ) , 
			.io_master_port_0_req_valid ( trgio_master_port_0_req_validLeft ) , 
			.io_master_port_0_req_bits_addr ( trgio_master_port_0_req_bits_addrLeft ) , 
			.io_master_port_0_req_bits_data ( trgio_master_port_0_req_bits_dataLeft ) , 
			.io_master_port_0_req_bits_fcn ( trgio_master_port_0_req_bits_fcnLeft ) , 
			.io_master_port_0_req_bits_typ ( trgio_master_port_0_req_bits_typLeft ) , 
			.io_master_port_0_resp_valid ( 1'h0 ) , 
			.io_master_port_0_resp_bits_data ( 32'h0 ) , 
			.io_master_port_1_req_valid ( trgio_master_port_1_req_validLeft ) , 
			.io_master_port_1_req_bits_addr ( trgio_master_port_1_req_bits_addrLeft ) , 
			.io_master_port_1_req_bits_data ( trgio_master_port_1_req_bits_dataLeft ) , 
			.io_master_port_1_req_bits_fcn ( trgio_master_port_1_req_bits_fcnLeft ) , 
			.io_master_port_1_req_bits_typ ( trgio_master_port_1_req_bits_typLeft ) , 
			.io_master_port_1_resp_valid ( 1'h0 ) , 
			.io_master_port_1_resp_bits_data ( 32'h0 ) , 
			.io_interrupt_debug ( 1'h0 ) , 
			.io_interrupt_msip ( 1'h0 ) , 
			.io_interrupt_meip ( 1'h0 ) , 
			.io_interrupt_mtip ( 1'h0 ) , 
			.io_hartid ( 1'h0 ) , 
			.io_reset_vector ( 32'h0 ) , 
			.RDATA_inv_obs_trg_cond ( RDATA_inv_obs_trg_cond_left ) , 
			.RDATA_inv_obs_trg_arg0 ( RDATA_inv_obs_trg_arg0_left ) , 
			.INSTR_inv_obs_trg_cond ( INSTR_inv_obs_trg_cond_left ) , 
			.INSTR_inv_obs_trg_arg0 ( INSTR_inv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.clock_obs_trg_cond ( \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.clock_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.clock_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_left ) , 
			.\AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond ( \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond ( \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.illegal_obs_trg_cond ( \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond ( \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.CtlPath_2stage.stall_obs_trg_cond ( \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_left ) , 
			.\Core_2stage.CtlPath_2stage.stall_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.stall_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond ( \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_10_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_10_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_16_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_17_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_17_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond ( \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.clock_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.clock_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.decode_obs_trg_cond ( \Core_2stage.DatPath_2stage.decode_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.decode_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.decode_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exception_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_b_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_i_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_j_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_s_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_u_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.imm_z_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond ( \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.pc_x_obs_trg_cond ( \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.reset_obs_trg_cond ( \Core_2stage.DatPath_2stage.reset_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.reset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.reset_obs_trg_arg0_left ) , 
			.\Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond ( \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_left ) , 
			.\Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_exception_obs_trg_cond ( \Core_2stage.c_io_ctl_exception_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_exception_obs_trg_arg0 ( \Core_2stage.c_io_ctl_exception_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_if_kill_obs_trg_cond ( \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.c_io_ctl_if_kill_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_mem_val_obs_trg_cond ( \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.c_io_ctl_mem_val_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_stall_obs_trg_cond ( \Core_2stage.c_io_ctl_stall_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_stall_obs_trg_arg0 ( \Core_2stage.c_io_ctl_stall_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_br_eq_obs_trg_cond ( \Core_2stage.c_io_dat_br_eq_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.c_io_dat_br_eq_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_br_lt_obs_trg_cond ( \Core_2stage.c_io_dat_br_lt_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.c_io_dat_br_lt_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_br_ltu_obs_trg_cond ( \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.c_io_dat_br_ltu_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_csr_eret_obs_trg_cond ( \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.c_io_dat_csr_eret_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_inst_obs_trg_cond ( \Core_2stage.c_io_dat_inst_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_inst_obs_trg_arg0 ( \Core_2stage.c_io_dat_inst_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dat_mem_store_obs_trg_cond ( \Core_2stage.c_io_dat_mem_store_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.c_io_dat_mem_store_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond ( \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0 ( \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond ( \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0 ( \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dmem_req_valid_obs_trg_cond ( \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dmem_req_valid_obs_trg_arg0 ( \Core_2stage.c_io_dmem_req_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_dmem_resp_valid_obs_trg_cond ( \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0 ( \Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.c_io_imem_resp_valid_obs_trg_cond ( \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.c_io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.c_io_imem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.clock_obs_trg_cond ( \Core_2stage.clock_obs_trg_cond_left ) , 
			.\Core_2stage.clock_obs_trg_arg0 ( \Core_2stage.clock_obs_trg_arg0_left ) , 
			.\Core_2stage.d_clock_obs_trg_cond ( \Core_2stage.d_clock_obs_trg_cond_left ) , 
			.\Core_2stage.d_clock_obs_trg_arg0 ( \Core_2stage.d_clock_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_exception_obs_trg_cond ( \Core_2stage.d_io_ctl_exception_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_exception_obs_trg_arg0 ( \Core_2stage.d_io_ctl_exception_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_if_kill_obs_trg_cond ( \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.d_io_ctl_if_kill_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_mem_val_obs_trg_cond ( \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.d_io_ctl_mem_val_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_stall_obs_trg_cond ( \Core_2stage.d_io_ctl_stall_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_stall_obs_trg_arg0 ( \Core_2stage.d_io_ctl_stall_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_br_eq_obs_trg_cond ( \Core_2stage.d_io_dat_br_eq_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.d_io_dat_br_eq_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_br_lt_obs_trg_cond ( \Core_2stage.d_io_dat_br_lt_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.d_io_dat_br_lt_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_br_ltu_obs_trg_cond ( \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.d_io_dat_br_ltu_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_csr_eret_obs_trg_cond ( \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.d_io_dat_csr_eret_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_inst_obs_trg_cond ( \Core_2stage.d_io_dat_inst_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_inst_obs_trg_arg0 ( \Core_2stage.d_io_dat_inst_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dat_mem_store_obs_trg_cond ( \Core_2stage.d_io_dat_mem_store_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.d_io_dat_mem_store_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond ( \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond ( \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0 ( \Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond ( \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_hartid_obs_trg_cond ( \Core_2stage.d_io_hartid_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_hartid_obs_trg_arg0 ( \Core_2stage.d_io_hartid_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond ( \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_imem_req_valid_obs_trg_cond ( \Core_2stage.d_io_imem_req_valid_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_imem_req_valid_obs_trg_arg0 ( \Core_2stage.d_io_imem_req_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond ( \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_imem_resp_valid_obs_trg_cond ( \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.d_io_imem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_interrupt_debug_obs_trg_cond ( \Core_2stage.d_io_interrupt_debug_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_interrupt_debug_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_interrupt_meip_obs_trg_cond ( \Core_2stage.d_io_interrupt_meip_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_interrupt_meip_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_meip_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_interrupt_msip_obs_trg_cond ( \Core_2stage.d_io_interrupt_msip_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_interrupt_msip_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_msip_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_interrupt_mtip_obs_trg_cond ( \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_interrupt_mtip_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_mtip_obs_trg_arg0_left ) , 
			.\Core_2stage.d_io_reset_vector_obs_trg_cond ( \Core_2stage.d_io_reset_vector_obs_trg_cond_left ) , 
			.\Core_2stage.d_io_reset_vector_obs_trg_arg0 ( \Core_2stage.d_io_reset_vector_obs_trg_arg0_left ) , 
			.\Core_2stage.d_reset_obs_trg_cond ( \Core_2stage.d_reset_obs_trg_cond_left ) , 
			.\Core_2stage.d_reset_obs_trg_arg0 ( \Core_2stage.d_reset_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_req_bits_addr_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_req_bits_data_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_req_bits_data_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_req_bits_typ_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_req_valid_obs_trg_cond ( \Core_2stage.io_dmem_req_valid_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_req_valid_obs_trg_arg0 ( \Core_2stage.io_dmem_req_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_resp_bits_data_obs_trg_cond ( \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.io_dmem_resp_valid_obs_trg_cond ( \Core_2stage.io_dmem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.io_dmem_resp_valid_obs_trg_arg0 ( \Core_2stage.io_dmem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.io_hartid_obs_trg_cond ( \Core_2stage.io_hartid_obs_trg_cond_left ) , 
			.\Core_2stage.io_hartid_obs_trg_arg0 ( \Core_2stage.io_hartid_obs_trg_arg0_left ) , 
			.\Core_2stage.io_imem_req_bits_addr_obs_trg_cond ( \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_left ) , 
			.\Core_2stage.io_imem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.io_imem_req_bits_addr_obs_trg_arg0_left ) , 
			.\Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ) , 
			.\Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) , 
			.\Core_2stage.io_imem_req_valid_obs_trg_cond ( \Core_2stage.io_imem_req_valid_obs_trg_cond_left ) , 
			.\Core_2stage.io_imem_req_valid_obs_trg_arg0 ( \Core_2stage.io_imem_req_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.io_imem_resp_bits_data_obs_trg_cond ( \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_left ) , 
			.\Core_2stage.io_imem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.io_imem_resp_bits_data_obs_trg_arg0_left ) , 
			.\Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ) , 
			.\Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) , 
			.\Core_2stage.io_imem_resp_valid_obs_trg_cond ( \Core_2stage.io_imem_resp_valid_obs_trg_cond_left ) , 
			.\Core_2stage.io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.io_imem_resp_valid_obs_trg_arg0_left ) , 
			.\Core_2stage.io_interrupt_debug_obs_trg_cond ( \Core_2stage.io_interrupt_debug_obs_trg_cond_left ) , 
			.\Core_2stage.io_interrupt_debug_obs_trg_arg0 ( \Core_2stage.io_interrupt_debug_obs_trg_arg0_left ) , 
			.\Core_2stage.io_interrupt_meip_obs_trg_cond ( \Core_2stage.io_interrupt_meip_obs_trg_cond_left ) , 
			.\Core_2stage.io_interrupt_meip_obs_trg_arg0 ( \Core_2stage.io_interrupt_meip_obs_trg_arg0_left ) , 
			.\Core_2stage.io_interrupt_msip_obs_trg_cond ( \Core_2stage.io_interrupt_msip_obs_trg_cond_left ) , 
			.\Core_2stage.io_interrupt_msip_obs_trg_arg0 ( \Core_2stage.io_interrupt_msip_obs_trg_arg0_left ) , 
			.\Core_2stage.io_interrupt_mtip_obs_trg_cond ( \Core_2stage.io_interrupt_mtip_obs_trg_cond_left ) , 
			.\Core_2stage.io_interrupt_mtip_obs_trg_arg0 ( \Core_2stage.io_interrupt_mtip_obs_trg_arg0_left ) , 
			.\Core_2stage.io_reset_vector_obs_trg_cond ( \Core_2stage.io_reset_vector_obs_trg_cond_left ) , 
			.\Core_2stage.io_reset_vector_obs_trg_arg0 ( \Core_2stage.io_reset_vector_obs_trg_arg0_left ) , 
			.\Core_2stage.reset_obs_trg_cond ( \Core_2stage.reset_obs_trg_cond_left ) , 
			.\Core_2stage.reset_obs_trg_arg0 ( \Core_2stage.reset_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.in_range_obs_trg_cond ( \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.in_range_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond ( \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.in_range_obs_trg_cond ( \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.in_range_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0_left ) , 
			.\SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond ( \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_left ) , 
			.\SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0_left ) , 
			.clock_obs_trg_cond ( clock_obs_trg_cond_left ) , 
			.clock_obs_trg_arg0 ( clock_obs_trg_arg0_left ) , 
			.core_clock_obs_trg_cond ( core_clock_obs_trg_cond_left ) , 
			.core_clock_obs_trg_arg0 ( core_clock_obs_trg_arg0_left ) , 
			.core_io_dmem_req_bits_addr_obs_trg_cond ( core_io_dmem_req_bits_addr_obs_trg_cond_left ) , 
			.core_io_dmem_req_bits_addr_obs_trg_arg0 ( core_io_dmem_req_bits_addr_obs_trg_arg0_left ) , 
			.core_io_dmem_req_bits_data_obs_trg_cond ( core_io_dmem_req_bits_data_obs_trg_cond_left ) , 
			.core_io_dmem_req_bits_data_obs_trg_arg0 ( core_io_dmem_req_bits_data_obs_trg_arg0_left ) , 
			.core_io_dmem_req_bits_fcn_obs_trg_cond ( core_io_dmem_req_bits_fcn_obs_trg_cond_left ) , 
			.core_io_dmem_req_bits_fcn_obs_trg_arg0 ( core_io_dmem_req_bits_fcn_obs_trg_arg0_left ) , 
			.core_io_dmem_req_bits_typ_obs_trg_cond ( core_io_dmem_req_bits_typ_obs_trg_cond_left ) , 
			.core_io_dmem_req_bits_typ_obs_trg_arg0 ( core_io_dmem_req_bits_typ_obs_trg_arg0_left ) , 
			.core_io_dmem_req_valid_obs_trg_cond ( core_io_dmem_req_valid_obs_trg_cond_left ) , 
			.core_io_dmem_req_valid_obs_trg_arg0 ( core_io_dmem_req_valid_obs_trg_arg0_left ) , 
			.core_io_dmem_resp_bits_data_obs_trg_cond ( core_io_dmem_resp_bits_data_obs_trg_cond_left ) , 
			.core_io_dmem_resp_bits_data_obs_trg_arg0 ( core_io_dmem_resp_bits_data_obs_trg_arg0_left ) , 
			.core_io_dmem_resp_valid_obs_trg_cond ( core_io_dmem_resp_valid_obs_trg_cond_left ) , 
			.core_io_dmem_resp_valid_obs_trg_arg0 ( core_io_dmem_resp_valid_obs_trg_arg0_left ) , 
			.core_io_hartid_obs_trg_cond ( core_io_hartid_obs_trg_cond_left ) , 
			.core_io_hartid_obs_trg_arg0 ( core_io_hartid_obs_trg_arg0_left ) , 
			.core_io_imem_req_bits_addr_obs_trg_cond ( core_io_imem_req_bits_addr_obs_trg_cond_left ) , 
			.core_io_imem_req_bits_addr_obs_trg_arg0 ( core_io_imem_req_bits_addr_obs_trg_arg0_left ) , 
			.core_io_imem_req_valid_obs_trg_cond ( core_io_imem_req_valid_obs_trg_cond_left ) , 
			.core_io_imem_req_valid_obs_trg_arg0 ( core_io_imem_req_valid_obs_trg_arg0_left ) , 
			.core_io_imem_resp_bits_data_obs_trg_cond ( core_io_imem_resp_bits_data_obs_trg_cond_left ) , 
			.core_io_imem_resp_bits_data_obs_trg_arg0 ( core_io_imem_resp_bits_data_obs_trg_arg0_left ) , 
			.core_io_imem_resp_valid_obs_trg_cond ( core_io_imem_resp_valid_obs_trg_cond_left ) , 
			.core_io_imem_resp_valid_obs_trg_arg0 ( core_io_imem_resp_valid_obs_trg_arg0_left ) , 
			.core_io_interrupt_debug_obs_trg_cond ( core_io_interrupt_debug_obs_trg_cond_left ) , 
			.core_io_interrupt_debug_obs_trg_arg0 ( core_io_interrupt_debug_obs_trg_arg0_left ) , 
			.core_io_interrupt_meip_obs_trg_cond ( core_io_interrupt_meip_obs_trg_cond_left ) , 
			.core_io_interrupt_meip_obs_trg_arg0 ( core_io_interrupt_meip_obs_trg_arg0_left ) , 
			.core_io_interrupt_msip_obs_trg_cond ( core_io_interrupt_msip_obs_trg_cond_left ) , 
			.core_io_interrupt_msip_obs_trg_arg0 ( core_io_interrupt_msip_obs_trg_arg0_left ) , 
			.core_io_interrupt_mtip_obs_trg_cond ( core_io_interrupt_mtip_obs_trg_cond_left ) , 
			.core_io_interrupt_mtip_obs_trg_arg0 ( core_io_interrupt_mtip_obs_trg_arg0_left ) , 
			.core_io_reset_vector_obs_trg_cond ( core_io_reset_vector_obs_trg_cond_left ) , 
			.core_io_reset_vector_obs_trg_arg0 ( core_io_reset_vector_obs_trg_arg0_left ) , 
			.core_reset_obs_trg_cond ( core_reset_obs_trg_cond_left ) , 
			.core_reset_obs_trg_arg0 ( core_reset_obs_trg_arg0_left ) , 
			.io_debug_port_req_bits_addr_obs_trg_cond ( io_debug_port_req_bits_addr_obs_trg_cond_left ) , 
			.io_debug_port_req_bits_addr_obs_trg_arg0 ( io_debug_port_req_bits_addr_obs_trg_arg0_left ) , 
			.io_debug_port_req_bits_data_obs_trg_cond ( io_debug_port_req_bits_data_obs_trg_cond_left ) , 
			.io_debug_port_req_bits_data_obs_trg_arg0 ( io_debug_port_req_bits_data_obs_trg_arg0_left ) , 
			.io_debug_port_req_bits_fcn_obs_trg_cond ( io_debug_port_req_bits_fcn_obs_trg_cond_left ) , 
			.io_debug_port_req_bits_fcn_obs_trg_arg0 ( io_debug_port_req_bits_fcn_obs_trg_arg0_left ) , 
			.io_debug_port_req_bits_typ_obs_trg_cond ( io_debug_port_req_bits_typ_obs_trg_cond_left ) , 
			.io_debug_port_req_bits_typ_obs_trg_arg0 ( io_debug_port_req_bits_typ_obs_trg_arg0_left ) , 
			.io_debug_port_req_valid_obs_trg_cond ( io_debug_port_req_valid_obs_trg_cond_left ) , 
			.io_debug_port_req_valid_obs_trg_arg0 ( io_debug_port_req_valid_obs_trg_arg0_left ) , 
			.io_debug_port_resp_bits_data_obs_trg_cond ( io_debug_port_resp_bits_data_obs_trg_cond_left ) , 
			.io_debug_port_resp_bits_data_obs_trg_arg0 ( io_debug_port_resp_bits_data_obs_trg_arg0_left ) , 
			.io_debug_port_resp_valid_obs_trg_cond ( io_debug_port_resp_valid_obs_trg_cond_left ) , 
			.io_debug_port_resp_valid_obs_trg_arg0 ( io_debug_port_resp_valid_obs_trg_arg0_left ) , 
			.io_hartid_obs_trg_cond ( io_hartid_obs_trg_cond_left ) , 
			.io_hartid_obs_trg_arg0 ( io_hartid_obs_trg_arg0_left ) , 
			.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( io_imem_req_bits_addr_state_invariant_obs_trg_cond_left ) , 
			.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) , 
			.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( io_imem_resp_bits_data_state_invariant_obs_trg_cond_left ) , 
			.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) , 
			.io_interrupt_debug_obs_trg_cond ( io_interrupt_debug_obs_trg_cond_left ) , 
			.io_interrupt_debug_obs_trg_arg0 ( io_interrupt_debug_obs_trg_arg0_left ) , 
			.io_interrupt_meip_obs_trg_cond ( io_interrupt_meip_obs_trg_cond_left ) , 
			.io_interrupt_meip_obs_trg_arg0 ( io_interrupt_meip_obs_trg_arg0_left ) , 
			.io_interrupt_msip_obs_trg_cond ( io_interrupt_msip_obs_trg_cond_left ) , 
			.io_interrupt_msip_obs_trg_arg0 ( io_interrupt_msip_obs_trg_arg0_left ) , 
			.io_interrupt_mtip_obs_trg_cond ( io_interrupt_mtip_obs_trg_cond_left ) , 
			.io_interrupt_mtip_obs_trg_arg0 ( io_interrupt_mtip_obs_trg_arg0_left ) , 
			.io_master_port_0_req_bits_addr_obs_trg_cond ( io_master_port_0_req_bits_addr_obs_trg_cond_left ) , 
			.io_master_port_0_req_bits_addr_obs_trg_arg0 ( io_master_port_0_req_bits_addr_obs_trg_arg0_left ) , 
			.io_master_port_0_req_bits_data_obs_trg_cond ( io_master_port_0_req_bits_data_obs_trg_cond_left ) , 
			.io_master_port_0_req_bits_data_obs_trg_arg0 ( io_master_port_0_req_bits_data_obs_trg_arg0_left ) , 
			.io_master_port_0_req_bits_fcn_obs_trg_cond ( io_master_port_0_req_bits_fcn_obs_trg_cond_left ) , 
			.io_master_port_0_req_bits_fcn_obs_trg_arg0 ( io_master_port_0_req_bits_fcn_obs_trg_arg0_left ) , 
			.io_master_port_0_req_bits_typ_obs_trg_cond ( io_master_port_0_req_bits_typ_obs_trg_cond_left ) , 
			.io_master_port_0_req_bits_typ_obs_trg_arg0 ( io_master_port_0_req_bits_typ_obs_trg_arg0_left ) , 
			.io_master_port_0_req_valid_obs_trg_cond ( io_master_port_0_req_valid_obs_trg_cond_left ) , 
			.io_master_port_0_req_valid_obs_trg_arg0 ( io_master_port_0_req_valid_obs_trg_arg0_left ) , 
			.io_master_port_0_resp_bits_data_obs_trg_cond ( io_master_port_0_resp_bits_data_obs_trg_cond_left ) , 
			.io_master_port_0_resp_bits_data_obs_trg_arg0 ( io_master_port_0_resp_bits_data_obs_trg_arg0_left ) , 
			.io_master_port_0_resp_valid_obs_trg_cond ( io_master_port_0_resp_valid_obs_trg_cond_left ) , 
			.io_master_port_0_resp_valid_obs_trg_arg0 ( io_master_port_0_resp_valid_obs_trg_arg0_left ) , 
			.io_master_port_1_req_bits_addr_obs_trg_cond ( io_master_port_1_req_bits_addr_obs_trg_cond_left ) , 
			.io_master_port_1_req_bits_addr_obs_trg_arg0 ( io_master_port_1_req_bits_addr_obs_trg_arg0_left ) , 
			.io_master_port_1_req_bits_data_obs_trg_cond ( io_master_port_1_req_bits_data_obs_trg_cond_left ) , 
			.io_master_port_1_req_bits_data_obs_trg_arg0 ( io_master_port_1_req_bits_data_obs_trg_arg0_left ) , 
			.io_master_port_1_req_bits_fcn_obs_trg_cond ( io_master_port_1_req_bits_fcn_obs_trg_cond_left ) , 
			.io_master_port_1_req_bits_fcn_obs_trg_arg0 ( io_master_port_1_req_bits_fcn_obs_trg_arg0_left ) , 
			.io_master_port_1_req_bits_typ_obs_trg_cond ( io_master_port_1_req_bits_typ_obs_trg_cond_left ) , 
			.io_master_port_1_req_bits_typ_obs_trg_arg0 ( io_master_port_1_req_bits_typ_obs_trg_arg0_left ) , 
			.io_master_port_1_req_valid_obs_trg_cond ( io_master_port_1_req_valid_obs_trg_cond_left ) , 
			.io_master_port_1_req_valid_obs_trg_arg0 ( io_master_port_1_req_valid_obs_trg_arg0_left ) , 
			.io_master_port_1_resp_bits_data_obs_trg_cond ( io_master_port_1_resp_bits_data_obs_trg_cond_left ) , 
			.io_master_port_1_resp_bits_data_obs_trg_arg0 ( io_master_port_1_resp_bits_data_obs_trg_arg0_left ) , 
			.io_master_port_1_resp_valid_obs_trg_cond ( io_master_port_1_resp_valid_obs_trg_cond_left ) , 
			.io_master_port_1_resp_valid_obs_trg_arg0 ( io_master_port_1_resp_valid_obs_trg_arg0_left ) , 
			.io_reset_vector_obs_trg_cond ( io_reset_vector_obs_trg_cond_left ) , 
			.io_reset_vector_obs_trg_arg0 ( io_reset_vector_obs_trg_arg0_left ) , 
			.memory_clock_obs_trg_cond ( memory_clock_obs_trg_cond_left ) , 
			.memory_clock_obs_trg_arg0 ( memory_clock_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_req_bits_addr_obs_trg_cond ( memory_io_core_ports_0_req_bits_addr_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_req_bits_addr_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_addr_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_req_bits_data_obs_trg_cond ( memory_io_core_ports_0_req_bits_data_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_req_bits_data_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_data_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_req_bits_fcn_obs_trg_cond ( memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_req_bits_typ_obs_trg_cond ( memory_io_core_ports_0_req_bits_typ_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_req_bits_typ_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_typ_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_req_valid_obs_trg_cond ( memory_io_core_ports_0_req_valid_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_req_valid_obs_trg_arg0 ( memory_io_core_ports_0_req_valid_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_resp_bits_data_obs_trg_cond ( memory_io_core_ports_0_resp_bits_data_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_resp_bits_data_obs_trg_arg0 ( memory_io_core_ports_0_resp_bits_data_obs_trg_arg0_left ) , 
			.memory_io_core_ports_0_resp_valid_obs_trg_cond ( memory_io_core_ports_0_resp_valid_obs_trg_cond_left ) , 
			.memory_io_core_ports_0_resp_valid_obs_trg_arg0 ( memory_io_core_ports_0_resp_valid_obs_trg_arg0_left ) , 
			.memory_io_core_ports_1_req_bits_addr_obs_trg_cond ( memory_io_core_ports_1_req_bits_addr_obs_trg_cond_left ) , 
			.memory_io_core_ports_1_req_bits_addr_obs_trg_arg0 ( memory_io_core_ports_1_req_bits_addr_obs_trg_arg0_left ) , 
			.memory_io_core_ports_1_req_bits_typ_obs_trg_cond ( memory_io_core_ports_1_req_bits_typ_obs_trg_cond_left ) , 
			.memory_io_core_ports_1_req_bits_typ_obs_trg_arg0 ( memory_io_core_ports_1_req_bits_typ_obs_trg_arg0_left ) , 
			.memory_io_core_ports_1_req_valid_obs_trg_cond ( memory_io_core_ports_1_req_valid_obs_trg_cond_left ) , 
			.memory_io_core_ports_1_req_valid_obs_trg_arg0 ( memory_io_core_ports_1_req_valid_obs_trg_arg0_left ) , 
			.memory_io_core_ports_1_resp_bits_data_obs_trg_cond ( memory_io_core_ports_1_resp_bits_data_obs_trg_cond_left ) , 
			.memory_io_core_ports_1_resp_bits_data_obs_trg_arg0 ( memory_io_core_ports_1_resp_bits_data_obs_trg_arg0_left ) , 
			.memory_io_core_ports_1_resp_valid_obs_trg_cond ( memory_io_core_ports_1_resp_valid_obs_trg_cond_left ) , 
			.memory_io_core_ports_1_resp_valid_obs_trg_arg0 ( memory_io_core_ports_1_resp_valid_obs_trg_arg0_left ) , 
			.memory_io_debug_port_req_bits_addr_obs_trg_cond ( memory_io_debug_port_req_bits_addr_obs_trg_cond_left ) , 
			.memory_io_debug_port_req_bits_addr_obs_trg_arg0 ( memory_io_debug_port_req_bits_addr_obs_trg_arg0_left ) , 
			.memory_io_debug_port_req_bits_data_obs_trg_cond ( memory_io_debug_port_req_bits_data_obs_trg_cond_left ) , 
			.memory_io_debug_port_req_bits_data_obs_trg_arg0 ( memory_io_debug_port_req_bits_data_obs_trg_arg0_left ) , 
			.memory_io_debug_port_req_bits_fcn_obs_trg_cond ( memory_io_debug_port_req_bits_fcn_obs_trg_cond_left ) , 
			.memory_io_debug_port_req_bits_fcn_obs_trg_arg0 ( memory_io_debug_port_req_bits_fcn_obs_trg_arg0_left ) , 
			.memory_io_debug_port_req_bits_typ_obs_trg_cond ( memory_io_debug_port_req_bits_typ_obs_trg_cond_left ) , 
			.memory_io_debug_port_req_bits_typ_obs_trg_arg0 ( memory_io_debug_port_req_bits_typ_obs_trg_arg0_left ) , 
			.memory_io_debug_port_req_valid_obs_trg_cond ( memory_io_debug_port_req_valid_obs_trg_cond_left ) , 
			.memory_io_debug_port_req_valid_obs_trg_arg0 ( memory_io_debug_port_req_valid_obs_trg_arg0_left ) , 
			.memory_io_debug_port_resp_bits_data_obs_trg_cond ( memory_io_debug_port_resp_bits_data_obs_trg_cond_left ) , 
			.memory_io_debug_port_resp_bits_data_obs_trg_arg0 ( memory_io_debug_port_resp_bits_data_obs_trg_arg0_left ) , 
			.memory_io_debug_port_resp_valid_obs_trg_cond ( memory_io_debug_port_resp_valid_obs_trg_cond_left ) , 
			.memory_io_debug_port_resp_valid_obs_trg_arg0 ( memory_io_debug_port_resp_valid_obs_trg_arg0_left ) , 
			.reset_obs_trg_cond ( reset_obs_trg_cond_left ) , 
			.reset_obs_trg_arg0 ( reset_obs_trg_arg0_left ) , 
			.router_1_io_corePort_req_bits_addr_obs_trg_cond ( router_1_io_corePort_req_bits_addr_obs_trg_cond_left ) , 
			.router_1_io_corePort_req_bits_addr_obs_trg_arg0 ( router_1_io_corePort_req_bits_addr_obs_trg_arg0_left ) , 
			.router_1_io_corePort_req_bits_data_obs_trg_cond ( router_1_io_corePort_req_bits_data_obs_trg_cond_left ) , 
			.router_1_io_corePort_req_bits_data_obs_trg_arg0 ( router_1_io_corePort_req_bits_data_obs_trg_arg0_left ) , 
			.router_1_io_corePort_req_bits_fcn_obs_trg_cond ( router_1_io_corePort_req_bits_fcn_obs_trg_cond_left ) , 
			.router_1_io_corePort_req_bits_fcn_obs_trg_arg0 ( router_1_io_corePort_req_bits_fcn_obs_trg_arg0_left ) , 
			.router_1_io_corePort_req_bits_typ_obs_trg_cond ( router_1_io_corePort_req_bits_typ_obs_trg_cond_left ) , 
			.router_1_io_corePort_req_bits_typ_obs_trg_arg0 ( router_1_io_corePort_req_bits_typ_obs_trg_arg0_left ) , 
			.router_1_io_corePort_req_valid_obs_trg_cond ( router_1_io_corePort_req_valid_obs_trg_cond_left ) , 
			.router_1_io_corePort_req_valid_obs_trg_arg0 ( router_1_io_corePort_req_valid_obs_trg_arg0_left ) , 
			.router_1_io_corePort_resp_bits_data_obs_trg_cond ( router_1_io_corePort_resp_bits_data_obs_trg_cond_left ) , 
			.router_1_io_corePort_resp_bits_data_obs_trg_arg0 ( router_1_io_corePort_resp_bits_data_obs_trg_arg0_left ) , 
			.router_1_io_corePort_resp_valid_obs_trg_cond ( router_1_io_corePort_resp_valid_obs_trg_cond_left ) , 
			.router_1_io_corePort_resp_valid_obs_trg_arg0 ( router_1_io_corePort_resp_valid_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_req_bits_addr_obs_trg_cond ( router_1_io_masterPort_req_bits_addr_obs_trg_cond_left ) , 
			.router_1_io_masterPort_req_bits_addr_obs_trg_arg0 ( router_1_io_masterPort_req_bits_addr_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_req_bits_data_obs_trg_cond ( router_1_io_masterPort_req_bits_data_obs_trg_cond_left ) , 
			.router_1_io_masterPort_req_bits_data_obs_trg_arg0 ( router_1_io_masterPort_req_bits_data_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_req_bits_fcn_obs_trg_cond ( router_1_io_masterPort_req_bits_fcn_obs_trg_cond_left ) , 
			.router_1_io_masterPort_req_bits_fcn_obs_trg_arg0 ( router_1_io_masterPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_req_bits_typ_obs_trg_cond ( router_1_io_masterPort_req_bits_typ_obs_trg_cond_left ) , 
			.router_1_io_masterPort_req_bits_typ_obs_trg_arg0 ( router_1_io_masterPort_req_bits_typ_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_req_valid_obs_trg_cond ( router_1_io_masterPort_req_valid_obs_trg_cond_left ) , 
			.router_1_io_masterPort_req_valid_obs_trg_arg0 ( router_1_io_masterPort_req_valid_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_resp_bits_data_obs_trg_cond ( router_1_io_masterPort_resp_bits_data_obs_trg_cond_left ) , 
			.router_1_io_masterPort_resp_bits_data_obs_trg_arg0 ( router_1_io_masterPort_resp_bits_data_obs_trg_arg0_left ) , 
			.router_1_io_masterPort_resp_valid_obs_trg_cond ( router_1_io_masterPort_resp_valid_obs_trg_cond_left ) , 
			.router_1_io_masterPort_resp_valid_obs_trg_arg0 ( router_1_io_masterPort_resp_valid_obs_trg_arg0_left ) , 
			.router_1_io_respAddress_obs_trg_cond ( router_1_io_respAddress_obs_trg_cond_left ) , 
			.router_1_io_respAddress_obs_trg_arg0 ( router_1_io_respAddress_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_req_bits_addr_obs_trg_cond ( router_1_io_scratchPort_req_bits_addr_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_req_bits_addr_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_addr_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_req_bits_data_obs_trg_cond ( router_1_io_scratchPort_req_bits_data_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_req_bits_data_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_data_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_req_bits_fcn_obs_trg_cond ( router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_req_bits_typ_obs_trg_cond ( router_1_io_scratchPort_req_bits_typ_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_req_bits_typ_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_typ_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_req_valid_obs_trg_cond ( router_1_io_scratchPort_req_valid_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_req_valid_obs_trg_arg0 ( router_1_io_scratchPort_req_valid_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_resp_bits_data_obs_trg_cond ( router_1_io_scratchPort_resp_bits_data_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_resp_bits_data_obs_trg_arg0 ( router_1_io_scratchPort_resp_bits_data_obs_trg_arg0_left ) , 
			.router_1_io_scratchPort_resp_valid_obs_trg_cond ( router_1_io_scratchPort_resp_valid_obs_trg_cond_left ) , 
			.router_1_io_scratchPort_resp_valid_obs_trg_arg0 ( router_1_io_scratchPort_resp_valid_obs_trg_arg0_left ) , 
			.router_io_corePort_req_bits_addr_obs_trg_cond ( router_io_corePort_req_bits_addr_obs_trg_cond_left ) , 
			.router_io_corePort_req_bits_addr_obs_trg_arg0 ( router_io_corePort_req_bits_addr_obs_trg_arg0_left ) , 
			.router_io_corePort_req_bits_data_obs_trg_cond ( router_io_corePort_req_bits_data_obs_trg_cond_left ) , 
			.router_io_corePort_req_bits_data_obs_trg_arg0 ( router_io_corePort_req_bits_data_obs_trg_arg0_left ) , 
			.router_io_corePort_req_bits_fcn_obs_trg_cond ( router_io_corePort_req_bits_fcn_obs_trg_cond_left ) , 
			.router_io_corePort_req_bits_fcn_obs_trg_arg0 ( router_io_corePort_req_bits_fcn_obs_trg_arg0_left ) , 
			.router_io_corePort_req_bits_typ_obs_trg_cond ( router_io_corePort_req_bits_typ_obs_trg_cond_left ) , 
			.router_io_corePort_req_bits_typ_obs_trg_arg0 ( router_io_corePort_req_bits_typ_obs_trg_arg0_left ) , 
			.router_io_corePort_req_valid_obs_trg_cond ( router_io_corePort_req_valid_obs_trg_cond_left ) , 
			.router_io_corePort_req_valid_obs_trg_arg0 ( router_io_corePort_req_valid_obs_trg_arg0_left ) , 
			.router_io_corePort_resp_bits_data_obs_trg_cond ( router_io_corePort_resp_bits_data_obs_trg_cond_left ) , 
			.router_io_corePort_resp_bits_data_obs_trg_arg0 ( router_io_corePort_resp_bits_data_obs_trg_arg0_left ) , 
			.router_io_corePort_resp_valid_obs_trg_cond ( router_io_corePort_resp_valid_obs_trg_cond_left ) , 
			.router_io_corePort_resp_valid_obs_trg_arg0 ( router_io_corePort_resp_valid_obs_trg_arg0_left ) , 
			.router_io_masterPort_req_bits_addr_obs_trg_cond ( router_io_masterPort_req_bits_addr_obs_trg_cond_left ) , 
			.router_io_masterPort_req_bits_addr_obs_trg_arg0 ( router_io_masterPort_req_bits_addr_obs_trg_arg0_left ) , 
			.router_io_masterPort_req_bits_data_obs_trg_cond ( router_io_masterPort_req_bits_data_obs_trg_cond_left ) , 
			.router_io_masterPort_req_bits_data_obs_trg_arg0 ( router_io_masterPort_req_bits_data_obs_trg_arg0_left ) , 
			.router_io_masterPort_req_bits_fcn_obs_trg_cond ( router_io_masterPort_req_bits_fcn_obs_trg_cond_left ) , 
			.router_io_masterPort_req_bits_fcn_obs_trg_arg0 ( router_io_masterPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.router_io_masterPort_req_bits_typ_obs_trg_cond ( router_io_masterPort_req_bits_typ_obs_trg_cond_left ) , 
			.router_io_masterPort_req_bits_typ_obs_trg_arg0 ( router_io_masterPort_req_bits_typ_obs_trg_arg0_left ) , 
			.router_io_masterPort_req_valid_obs_trg_cond ( router_io_masterPort_req_valid_obs_trg_cond_left ) , 
			.router_io_masterPort_req_valid_obs_trg_arg0 ( router_io_masterPort_req_valid_obs_trg_arg0_left ) , 
			.router_io_masterPort_resp_bits_data_obs_trg_cond ( router_io_masterPort_resp_bits_data_obs_trg_cond_left ) , 
			.router_io_masterPort_resp_bits_data_obs_trg_arg0 ( router_io_masterPort_resp_bits_data_obs_trg_arg0_left ) , 
			.router_io_masterPort_resp_valid_obs_trg_cond ( router_io_masterPort_resp_valid_obs_trg_cond_left ) , 
			.router_io_masterPort_resp_valid_obs_trg_arg0 ( router_io_masterPort_resp_valid_obs_trg_arg0_left ) , 
			.router_io_respAddress_obs_trg_cond ( router_io_respAddress_obs_trg_cond_left ) , 
			.router_io_respAddress_obs_trg_arg0 ( router_io_respAddress_obs_trg_arg0_left ) , 
			.router_io_scratchPort_req_bits_addr_obs_trg_cond ( router_io_scratchPort_req_bits_addr_obs_trg_cond_left ) , 
			.router_io_scratchPort_req_bits_addr_obs_trg_arg0 ( router_io_scratchPort_req_bits_addr_obs_trg_arg0_left ) , 
			.router_io_scratchPort_req_bits_data_obs_trg_cond ( router_io_scratchPort_req_bits_data_obs_trg_cond_left ) , 
			.router_io_scratchPort_req_bits_data_obs_trg_arg0 ( router_io_scratchPort_req_bits_data_obs_trg_arg0_left ) , 
			.router_io_scratchPort_req_bits_fcn_obs_trg_cond ( router_io_scratchPort_req_bits_fcn_obs_trg_cond_left ) , 
			.router_io_scratchPort_req_bits_fcn_obs_trg_arg0 ( router_io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) , 
			.router_io_scratchPort_req_bits_typ_obs_trg_cond ( router_io_scratchPort_req_bits_typ_obs_trg_cond_left ) , 
			.router_io_scratchPort_req_bits_typ_obs_trg_arg0 ( router_io_scratchPort_req_bits_typ_obs_trg_arg0_left ) , 
			.router_io_scratchPort_req_valid_obs_trg_cond ( router_io_scratchPort_req_valid_obs_trg_cond_left ) , 
			.router_io_scratchPort_req_valid_obs_trg_arg0 ( router_io_scratchPort_req_valid_obs_trg_arg0_left ) , 
			.router_io_scratchPort_resp_bits_data_obs_trg_cond ( router_io_scratchPort_resp_bits_data_obs_trg_cond_left ) , 
			.router_io_scratchPort_resp_bits_data_obs_trg_arg0 ( router_io_scratchPort_resp_bits_data_obs_trg_arg0_left ) , 
			.router_io_scratchPort_resp_valid_obs_trg_cond ( router_io_scratchPort_resp_valid_obs_trg_cond_left ) , 
			.router_io_scratchPort_resp_valid_obs_trg_arg0 ( router_io_scratchPort_resp_valid_obs_trg_arg0_left ) , 
			.mem_0_1_state_trg ( mem_0_1_state_trg_left ) , 
			.mem_1_1_state_trg ( mem_1_1_state_trg_left ) , 
			.mem_2_1_state_trg ( mem_2_1_state_trg_left ) , 
			.mem_3_1_state_trg ( mem_3_1_state_trg_left ) , 
			.mem_0_0_state_trg ( mem_0_0_state_trg_left ) , 
			.mem_1_0_state_trg ( mem_1_0_state_trg_left ) , 
			.mem_2_0_state_trg ( mem_2_0_state_trg_left ) , 
			.mem_3_0_state_trg ( mem_3_0_state_trg_left ) , 
			.regfile_state_trg ( regfile_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_state_trg ( \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.if_reg_pc_state_trg ( \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_inst_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_valid_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg_left ) , 
			.\Core_2stage.DatPath_2stage.pc_x_state_trg ( \Core_2stage.DatPath_2stage.pc_x_state_trg_left ) , 
			.NO_DEFAULT_INST_invariant_cond ( NO_DEFAULT_INST_invariant_cond_left ) , 
			.NO_DEFAULT_INST_invariant_arg0 ( NO_DEFAULT_INST_invariant_arg0_left ) , 
			.EXE_REG_INST_invariant_cond ( EXE_REG_INST_invariant_cond_left ) , 
			.EXE_REG_INST_invariant_arg0 ( EXE_REG_INST_invariant_arg0_left ) , 
			.EXE_REG_PC1_invariant_cond ( EXE_REG_PC1_invariant_cond_left ) , 
			.EXE_REG_PC1_invariant_arg0 ( EXE_REG_PC1_invariant_arg0_left ) , 
			.EXE_REG_PC2_invariant_cond ( EXE_REG_PC2_invariant_cond_left ) , 
			.EXE_REG_PC2_invariant_arg0 ( EXE_REG_PC2_invariant_arg0_left ) , 
			.IF_REG_PC1_invariant_cond ( IF_REG_PC1_invariant_cond_left ) , 
			.IF_REG_PC1_invariant_arg0 ( IF_REG_PC1_invariant_arg0_left ) , 
			.IF_REG_PC2_invariant_cond ( IF_REG_PC2_invariant_cond_left ) , 
			.IF_REG_PC2_invariant_arg0 ( IF_REG_PC2_invariant_arg0_left ) , 
			.IF_INST_BUFFER_VALID_invariant_cond ( IF_INST_BUFFER_VALID_invariant_cond_left ) , 
			.IF_INST_BUFFER_VALID_invariant_arg0 ( IF_INST_BUFFER_VALID_invariant_arg0_left ) , 
			.RV32I_invariant_cond ( RV32I_invariant_cond_left ) , 
			.RV32I_invariant_arg0 ( RV32I_invariant_arg0_left ) , 
			.io_ctl_exception_invariant_cond ( io_ctl_exception_invariant_cond_left ) , 
			.io_ctl_exception_invariant_arg0 ( io_ctl_exception_invariant_arg0_left ) , 
			.io_eret_invariant_cond ( io_eret_invariant_cond_left ) , 
			.io_eret_invariant_arg0 ( io_eret_invariant_arg0_left ) , 
			.io_interrupt_invariant_cond ( io_interrupt_invariant_cond_left ) , 
			.io_interrupt_invariant_arg0 ( io_interrupt_invariant_arg0_left )
		);
	SodorInternalTile_2stage right_trg (
			.clock ( clock ) , 
			.reset ( 1'h0 ) , 
			.io_debug_port_req_valid ( 1'h0 ) , 
			.io_debug_port_req_bits_addr ( 32'h0 ) , 
			.io_debug_port_req_bits_data ( 32'h0 ) , 
			.io_debug_port_req_bits_fcn ( 1'h0 ) , 
			.io_debug_port_req_bits_typ ( 3'h0 ) , 
			.io_debug_port_resp_valid ( trgio_debug_port_resp_validRight ) , 
			.io_debug_port_resp_bits_data ( trgio_debug_port_resp_bits_dataRight ) , 
			.io_master_port_0_req_valid ( trgio_master_port_0_req_validRight ) , 
			.io_master_port_0_req_bits_addr ( trgio_master_port_0_req_bits_addrRight ) , 
			.io_master_port_0_req_bits_data ( trgio_master_port_0_req_bits_dataRight ) , 
			.io_master_port_0_req_bits_fcn ( trgio_master_port_0_req_bits_fcnRight ) , 
			.io_master_port_0_req_bits_typ ( trgio_master_port_0_req_bits_typRight ) , 
			.io_master_port_0_resp_valid ( 1'h0 ) , 
			.io_master_port_0_resp_bits_data ( 32'h0 ) , 
			.io_master_port_1_req_valid ( trgio_master_port_1_req_validRight ) , 
			.io_master_port_1_req_bits_addr ( trgio_master_port_1_req_bits_addrRight ) , 
			.io_master_port_1_req_bits_data ( trgio_master_port_1_req_bits_dataRight ) , 
			.io_master_port_1_req_bits_fcn ( trgio_master_port_1_req_bits_fcnRight ) , 
			.io_master_port_1_req_bits_typ ( trgio_master_port_1_req_bits_typRight ) , 
			.io_master_port_1_resp_valid ( 1'h0 ) , 
			.io_master_port_1_resp_bits_data ( 32'h0 ) , 
			.io_interrupt_debug ( 1'h0 ) , 
			.io_interrupt_msip ( 1'h0 ) , 
			.io_interrupt_meip ( 1'h0 ) , 
			.io_interrupt_mtip ( 1'h0 ) , 
			.io_hartid ( 1'h0 ) , 
			.io_reset_vector ( 32'h0 ) , 
			.RDATA_inv_obs_trg_cond ( RDATA_inv_obs_trg_cond_right ) , 
			.RDATA_inv_obs_trg_arg0 ( RDATA_inv_obs_trg_arg0_right ) , 
			.INSTR_inv_obs_trg_cond ( INSTR_inv_obs_trg_cond_right ) , 
			.INSTR_inv_obs_trg_arg0 ( INSTR_inv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.clock_obs_trg_cond ( \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.clock_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.clock_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond ( \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_right ) , 
			.\AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0 ( \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond ( \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond ( \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond ( \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond ( \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.illegal_obs_trg_cond ( \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond ( \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond ( \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.CtlPath_2stage.stall_obs_trg_cond ( \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_right ) , 
			.\Core_2stage.CtlPath_2stage.stall_obs_trg_arg0 ( \Core_2stage.CtlPath_2stage.stall_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond ( \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_10_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_10_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_16_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_17_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_17_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._T_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond ( \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond ( \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.clock_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.clock_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond ( \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.decode_obs_trg_cond ( \Core_2stage.DatPath_2stage.decode_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.decode_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.decode_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exception_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond ( \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond ( \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_b_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_i_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_j_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_s_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_u_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.imm_z_obs_trg_cond ( \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond ( \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond ( \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.pc_x_obs_trg_cond ( \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.reset_obs_trg_cond ( \Core_2stage.DatPath_2stage.reset_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.reset_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.reset_obs_trg_arg0_right ) , 
			.\Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond ( \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_right ) , 
			.\Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0 ( \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_exception_obs_trg_cond ( \Core_2stage.c_io_ctl_exception_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_exception_obs_trg_arg0 ( \Core_2stage.c_io_ctl_exception_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_if_kill_obs_trg_cond ( \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.c_io_ctl_if_kill_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_mem_val_obs_trg_cond ( \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.c_io_ctl_mem_val_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_stall_obs_trg_cond ( \Core_2stage.c_io_ctl_stall_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_stall_obs_trg_arg0 ( \Core_2stage.c_io_ctl_stall_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_br_eq_obs_trg_cond ( \Core_2stage.c_io_dat_br_eq_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.c_io_dat_br_eq_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_br_lt_obs_trg_cond ( \Core_2stage.c_io_dat_br_lt_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.c_io_dat_br_lt_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_br_ltu_obs_trg_cond ( \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.c_io_dat_br_ltu_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_csr_eret_obs_trg_cond ( \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.c_io_dat_csr_eret_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_inst_obs_trg_cond ( \Core_2stage.c_io_dat_inst_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_inst_obs_trg_arg0 ( \Core_2stage.c_io_dat_inst_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dat_mem_store_obs_trg_cond ( \Core_2stage.c_io_dat_mem_store_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.c_io_dat_mem_store_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond ( \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0 ( \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond ( \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0 ( \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dmem_req_valid_obs_trg_cond ( \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dmem_req_valid_obs_trg_arg0 ( \Core_2stage.c_io_dmem_req_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_dmem_resp_valid_obs_trg_cond ( \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0 ( \Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.c_io_imem_resp_valid_obs_trg_cond ( \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.c_io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.c_io_imem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.clock_obs_trg_cond ( \Core_2stage.clock_obs_trg_cond_right ) , 
			.\Core_2stage.clock_obs_trg_arg0 ( \Core_2stage.clock_obs_trg_arg0_right ) , 
			.\Core_2stage.d_clock_obs_trg_cond ( \Core_2stage.d_clock_obs_trg_cond_right ) , 
			.\Core_2stage.d_clock_obs_trg_arg0 ( \Core_2stage.d_clock_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_alu_fun_obs_trg_cond ( \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0 ( \Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond ( \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0 ( \Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_exception_obs_trg_cond ( \Core_2stage.d_io_ctl_exception_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_exception_obs_trg_arg0 ( \Core_2stage.d_io_ctl_exception_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_exception_cause_obs_trg_cond ( \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0 ( \Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_if_kill_obs_trg_cond ( \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_if_kill_obs_trg_arg0 ( \Core_2stage.d_io_ctl_if_kill_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond ( \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0 ( \Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_mem_typ_obs_trg_cond ( \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0 ( \Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_mem_val_obs_trg_cond ( \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_mem_val_obs_trg_arg0 ( \Core_2stage.d_io_ctl_mem_val_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_op1_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_op2_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_pc_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond ( \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0 ( \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_rf_wen_obs_trg_cond ( \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0 ( \Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_stall_obs_trg_cond ( \Core_2stage.d_io_ctl_stall_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_stall_obs_trg_arg0 ( \Core_2stage.d_io_ctl_stall_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_ctl_wb_sel_obs_trg_cond ( \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0 ( \Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_br_eq_obs_trg_cond ( \Core_2stage.d_io_dat_br_eq_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_br_eq_obs_trg_arg0 ( \Core_2stage.d_io_dat_br_eq_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_br_lt_obs_trg_cond ( \Core_2stage.d_io_dat_br_lt_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_br_lt_obs_trg_arg0 ( \Core_2stage.d_io_dat_br_lt_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_br_ltu_obs_trg_cond ( \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_br_ltu_obs_trg_arg0 ( \Core_2stage.d_io_dat_br_ltu_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_csr_eret_obs_trg_cond ( \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_csr_eret_obs_trg_arg0 ( \Core_2stage.d_io_dat_csr_eret_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond ( \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0 ( \Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_data_misaligned_obs_trg_cond ( \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0 ( \Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond ( \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0 ( \Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_inst_obs_trg_cond ( \Core_2stage.d_io_dat_inst_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_inst_obs_trg_arg0 ( \Core_2stage.d_io_dat_inst_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond ( \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0 ( \Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dat_mem_store_obs_trg_cond ( \Core_2stage.d_io_dat_mem_store_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dat_mem_store_obs_trg_arg0 ( \Core_2stage.d_io_dat_mem_store_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond ( \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond ( \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0 ( \Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond ( \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_hartid_obs_trg_cond ( \Core_2stage.d_io_hartid_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_hartid_obs_trg_arg0 ( \Core_2stage.d_io_hartid_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond ( \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_imem_req_valid_obs_trg_cond ( \Core_2stage.d_io_imem_req_valid_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_imem_req_valid_obs_trg_arg0 ( \Core_2stage.d_io_imem_req_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond ( \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_imem_resp_valid_obs_trg_cond ( \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.d_io_imem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_interrupt_debug_obs_trg_cond ( \Core_2stage.d_io_interrupt_debug_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_interrupt_debug_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_interrupt_meip_obs_trg_cond ( \Core_2stage.d_io_interrupt_meip_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_interrupt_meip_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_meip_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_interrupt_msip_obs_trg_cond ( \Core_2stage.d_io_interrupt_msip_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_interrupt_msip_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_msip_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_interrupt_mtip_obs_trg_cond ( \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_interrupt_mtip_obs_trg_arg0 ( \Core_2stage.d_io_interrupt_mtip_obs_trg_arg0_right ) , 
			.\Core_2stage.d_io_reset_vector_obs_trg_cond ( \Core_2stage.d_io_reset_vector_obs_trg_cond_right ) , 
			.\Core_2stage.d_io_reset_vector_obs_trg_arg0 ( \Core_2stage.d_io_reset_vector_obs_trg_arg0_right ) , 
			.\Core_2stage.d_reset_obs_trg_cond ( \Core_2stage.d_reset_obs_trg_cond_right ) , 
			.\Core_2stage.d_reset_obs_trg_arg0 ( \Core_2stage.d_reset_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_req_bits_addr_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_req_bits_data_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_req_bits_data_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_req_bits_typ_obs_trg_cond ( \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0 ( \Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_req_valid_obs_trg_cond ( \Core_2stage.io_dmem_req_valid_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_req_valid_obs_trg_arg0 ( \Core_2stage.io_dmem_req_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_resp_bits_data_obs_trg_cond ( \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.io_dmem_resp_valid_obs_trg_cond ( \Core_2stage.io_dmem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.io_dmem_resp_valid_obs_trg_arg0 ( \Core_2stage.io_dmem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.io_hartid_obs_trg_cond ( \Core_2stage.io_hartid_obs_trg_cond_right ) , 
			.\Core_2stage.io_hartid_obs_trg_arg0 ( \Core_2stage.io_hartid_obs_trg_arg0_right ) , 
			.\Core_2stage.io_imem_req_bits_addr_obs_trg_cond ( \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_right ) , 
			.\Core_2stage.io_imem_req_bits_addr_obs_trg_arg0 ( \Core_2stage.io_imem_req_bits_addr_obs_trg_arg0_right ) , 
			.\Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ) , 
			.\Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ) , 
			.\Core_2stage.io_imem_req_valid_obs_trg_cond ( \Core_2stage.io_imem_req_valid_obs_trg_cond_right ) , 
			.\Core_2stage.io_imem_req_valid_obs_trg_arg0 ( \Core_2stage.io_imem_req_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.io_imem_resp_bits_data_obs_trg_cond ( \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_right ) , 
			.\Core_2stage.io_imem_resp_bits_data_obs_trg_arg0 ( \Core_2stage.io_imem_resp_bits_data_obs_trg_arg0_right ) , 
			.\Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ) , 
			.\Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ) , 
			.\Core_2stage.io_imem_resp_valid_obs_trg_cond ( \Core_2stage.io_imem_resp_valid_obs_trg_cond_right ) , 
			.\Core_2stage.io_imem_resp_valid_obs_trg_arg0 ( \Core_2stage.io_imem_resp_valid_obs_trg_arg0_right ) , 
			.\Core_2stage.io_interrupt_debug_obs_trg_cond ( \Core_2stage.io_interrupt_debug_obs_trg_cond_right ) , 
			.\Core_2stage.io_interrupt_debug_obs_trg_arg0 ( \Core_2stage.io_interrupt_debug_obs_trg_arg0_right ) , 
			.\Core_2stage.io_interrupt_meip_obs_trg_cond ( \Core_2stage.io_interrupt_meip_obs_trg_cond_right ) , 
			.\Core_2stage.io_interrupt_meip_obs_trg_arg0 ( \Core_2stage.io_interrupt_meip_obs_trg_arg0_right ) , 
			.\Core_2stage.io_interrupt_msip_obs_trg_cond ( \Core_2stage.io_interrupt_msip_obs_trg_cond_right ) , 
			.\Core_2stage.io_interrupt_msip_obs_trg_arg0 ( \Core_2stage.io_interrupt_msip_obs_trg_arg0_right ) , 
			.\Core_2stage.io_interrupt_mtip_obs_trg_cond ( \Core_2stage.io_interrupt_mtip_obs_trg_cond_right ) , 
			.\Core_2stage.io_interrupt_mtip_obs_trg_arg0 ( \Core_2stage.io_interrupt_mtip_obs_trg_arg0_right ) , 
			.\Core_2stage.io_reset_vector_obs_trg_cond ( \Core_2stage.io_reset_vector_obs_trg_cond_right ) , 
			.\Core_2stage.io_reset_vector_obs_trg_arg0 ( \Core_2stage.io_reset_vector_obs_trg_arg0_right ) , 
			.\Core_2stage.reset_obs_trg_cond ( \Core_2stage.reset_obs_trg_cond_right ) , 
			.\Core_2stage.reset_obs_trg_arg0 ( \Core_2stage.reset_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.in_range_obs_trg_cond ( \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.in_range_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond ( \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond ( \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond ( \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond ( \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0 ( \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.in_range_obs_trg_cond ( \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.in_range_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0_right ) , 
			.\SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond ( \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_right ) , 
			.\SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0 ( \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0_right ) , 
			.clock_obs_trg_cond ( clock_obs_trg_cond_right ) , 
			.clock_obs_trg_arg0 ( clock_obs_trg_arg0_right ) , 
			.core_clock_obs_trg_cond ( core_clock_obs_trg_cond_right ) , 
			.core_clock_obs_trg_arg0 ( core_clock_obs_trg_arg0_right ) , 
			.core_io_dmem_req_bits_addr_obs_trg_cond ( core_io_dmem_req_bits_addr_obs_trg_cond_right ) , 
			.core_io_dmem_req_bits_addr_obs_trg_arg0 ( core_io_dmem_req_bits_addr_obs_trg_arg0_right ) , 
			.core_io_dmem_req_bits_data_obs_trg_cond ( core_io_dmem_req_bits_data_obs_trg_cond_right ) , 
			.core_io_dmem_req_bits_data_obs_trg_arg0 ( core_io_dmem_req_bits_data_obs_trg_arg0_right ) , 
			.core_io_dmem_req_bits_fcn_obs_trg_cond ( core_io_dmem_req_bits_fcn_obs_trg_cond_right ) , 
			.core_io_dmem_req_bits_fcn_obs_trg_arg0 ( core_io_dmem_req_bits_fcn_obs_trg_arg0_right ) , 
			.core_io_dmem_req_bits_typ_obs_trg_cond ( core_io_dmem_req_bits_typ_obs_trg_cond_right ) , 
			.core_io_dmem_req_bits_typ_obs_trg_arg0 ( core_io_dmem_req_bits_typ_obs_trg_arg0_right ) , 
			.core_io_dmem_req_valid_obs_trg_cond ( core_io_dmem_req_valid_obs_trg_cond_right ) , 
			.core_io_dmem_req_valid_obs_trg_arg0 ( core_io_dmem_req_valid_obs_trg_arg0_right ) , 
			.core_io_dmem_resp_bits_data_obs_trg_cond ( core_io_dmem_resp_bits_data_obs_trg_cond_right ) , 
			.core_io_dmem_resp_bits_data_obs_trg_arg0 ( core_io_dmem_resp_bits_data_obs_trg_arg0_right ) , 
			.core_io_dmem_resp_valid_obs_trg_cond ( core_io_dmem_resp_valid_obs_trg_cond_right ) , 
			.core_io_dmem_resp_valid_obs_trg_arg0 ( core_io_dmem_resp_valid_obs_trg_arg0_right ) , 
			.core_io_hartid_obs_trg_cond ( core_io_hartid_obs_trg_cond_right ) , 
			.core_io_hartid_obs_trg_arg0 ( core_io_hartid_obs_trg_arg0_right ) , 
			.core_io_imem_req_bits_addr_obs_trg_cond ( core_io_imem_req_bits_addr_obs_trg_cond_right ) , 
			.core_io_imem_req_bits_addr_obs_trg_arg0 ( core_io_imem_req_bits_addr_obs_trg_arg0_right ) , 
			.core_io_imem_req_valid_obs_trg_cond ( core_io_imem_req_valid_obs_trg_cond_right ) , 
			.core_io_imem_req_valid_obs_trg_arg0 ( core_io_imem_req_valid_obs_trg_arg0_right ) , 
			.core_io_imem_resp_bits_data_obs_trg_cond ( core_io_imem_resp_bits_data_obs_trg_cond_right ) , 
			.core_io_imem_resp_bits_data_obs_trg_arg0 ( core_io_imem_resp_bits_data_obs_trg_arg0_right ) , 
			.core_io_imem_resp_valid_obs_trg_cond ( core_io_imem_resp_valid_obs_trg_cond_right ) , 
			.core_io_imem_resp_valid_obs_trg_arg0 ( core_io_imem_resp_valid_obs_trg_arg0_right ) , 
			.core_io_interrupt_debug_obs_trg_cond ( core_io_interrupt_debug_obs_trg_cond_right ) , 
			.core_io_interrupt_debug_obs_trg_arg0 ( core_io_interrupt_debug_obs_trg_arg0_right ) , 
			.core_io_interrupt_meip_obs_trg_cond ( core_io_interrupt_meip_obs_trg_cond_right ) , 
			.core_io_interrupt_meip_obs_trg_arg0 ( core_io_interrupt_meip_obs_trg_arg0_right ) , 
			.core_io_interrupt_msip_obs_trg_cond ( core_io_interrupt_msip_obs_trg_cond_right ) , 
			.core_io_interrupt_msip_obs_trg_arg0 ( core_io_interrupt_msip_obs_trg_arg0_right ) , 
			.core_io_interrupt_mtip_obs_trg_cond ( core_io_interrupt_mtip_obs_trg_cond_right ) , 
			.core_io_interrupt_mtip_obs_trg_arg0 ( core_io_interrupt_mtip_obs_trg_arg0_right ) , 
			.core_io_reset_vector_obs_trg_cond ( core_io_reset_vector_obs_trg_cond_right ) , 
			.core_io_reset_vector_obs_trg_arg0 ( core_io_reset_vector_obs_trg_arg0_right ) , 
			.core_reset_obs_trg_cond ( core_reset_obs_trg_cond_right ) , 
			.core_reset_obs_trg_arg0 ( core_reset_obs_trg_arg0_right ) , 
			.io_debug_port_req_bits_addr_obs_trg_cond ( io_debug_port_req_bits_addr_obs_trg_cond_right ) , 
			.io_debug_port_req_bits_addr_obs_trg_arg0 ( io_debug_port_req_bits_addr_obs_trg_arg0_right ) , 
			.io_debug_port_req_bits_data_obs_trg_cond ( io_debug_port_req_bits_data_obs_trg_cond_right ) , 
			.io_debug_port_req_bits_data_obs_trg_arg0 ( io_debug_port_req_bits_data_obs_trg_arg0_right ) , 
			.io_debug_port_req_bits_fcn_obs_trg_cond ( io_debug_port_req_bits_fcn_obs_trg_cond_right ) , 
			.io_debug_port_req_bits_fcn_obs_trg_arg0 ( io_debug_port_req_bits_fcn_obs_trg_arg0_right ) , 
			.io_debug_port_req_bits_typ_obs_trg_cond ( io_debug_port_req_bits_typ_obs_trg_cond_right ) , 
			.io_debug_port_req_bits_typ_obs_trg_arg0 ( io_debug_port_req_bits_typ_obs_trg_arg0_right ) , 
			.io_debug_port_req_valid_obs_trg_cond ( io_debug_port_req_valid_obs_trg_cond_right ) , 
			.io_debug_port_req_valid_obs_trg_arg0 ( io_debug_port_req_valid_obs_trg_arg0_right ) , 
			.io_debug_port_resp_bits_data_obs_trg_cond ( io_debug_port_resp_bits_data_obs_trg_cond_right ) , 
			.io_debug_port_resp_bits_data_obs_trg_arg0 ( io_debug_port_resp_bits_data_obs_trg_arg0_right ) , 
			.io_debug_port_resp_valid_obs_trg_cond ( io_debug_port_resp_valid_obs_trg_cond_right ) , 
			.io_debug_port_resp_valid_obs_trg_arg0 ( io_debug_port_resp_valid_obs_trg_arg0_right ) , 
			.io_hartid_obs_trg_cond ( io_hartid_obs_trg_cond_right ) , 
			.io_hartid_obs_trg_arg0 ( io_hartid_obs_trg_arg0_right ) , 
			.io_imem_req_bits_addr_state_invariant_obs_trg_cond ( io_imem_req_bits_addr_state_invariant_obs_trg_cond_right ) , 
			.io_imem_req_bits_addr_state_invariant_obs_trg_arg0 ( io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right ) , 
			.io_imem_resp_bits_data_state_invariant_obs_trg_cond ( io_imem_resp_bits_data_state_invariant_obs_trg_cond_right ) , 
			.io_imem_resp_bits_data_state_invariant_obs_trg_arg0 ( io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right ) , 
			.io_interrupt_debug_obs_trg_cond ( io_interrupt_debug_obs_trg_cond_right ) , 
			.io_interrupt_debug_obs_trg_arg0 ( io_interrupt_debug_obs_trg_arg0_right ) , 
			.io_interrupt_meip_obs_trg_cond ( io_interrupt_meip_obs_trg_cond_right ) , 
			.io_interrupt_meip_obs_trg_arg0 ( io_interrupt_meip_obs_trg_arg0_right ) , 
			.io_interrupt_msip_obs_trg_cond ( io_interrupt_msip_obs_trg_cond_right ) , 
			.io_interrupt_msip_obs_trg_arg0 ( io_interrupt_msip_obs_trg_arg0_right ) , 
			.io_interrupt_mtip_obs_trg_cond ( io_interrupt_mtip_obs_trg_cond_right ) , 
			.io_interrupt_mtip_obs_trg_arg0 ( io_interrupt_mtip_obs_trg_arg0_right ) , 
			.io_master_port_0_req_bits_addr_obs_trg_cond ( io_master_port_0_req_bits_addr_obs_trg_cond_right ) , 
			.io_master_port_0_req_bits_addr_obs_trg_arg0 ( io_master_port_0_req_bits_addr_obs_trg_arg0_right ) , 
			.io_master_port_0_req_bits_data_obs_trg_cond ( io_master_port_0_req_bits_data_obs_trg_cond_right ) , 
			.io_master_port_0_req_bits_data_obs_trg_arg0 ( io_master_port_0_req_bits_data_obs_trg_arg0_right ) , 
			.io_master_port_0_req_bits_fcn_obs_trg_cond ( io_master_port_0_req_bits_fcn_obs_trg_cond_right ) , 
			.io_master_port_0_req_bits_fcn_obs_trg_arg0 ( io_master_port_0_req_bits_fcn_obs_trg_arg0_right ) , 
			.io_master_port_0_req_bits_typ_obs_trg_cond ( io_master_port_0_req_bits_typ_obs_trg_cond_right ) , 
			.io_master_port_0_req_bits_typ_obs_trg_arg0 ( io_master_port_0_req_bits_typ_obs_trg_arg0_right ) , 
			.io_master_port_0_req_valid_obs_trg_cond ( io_master_port_0_req_valid_obs_trg_cond_right ) , 
			.io_master_port_0_req_valid_obs_trg_arg0 ( io_master_port_0_req_valid_obs_trg_arg0_right ) , 
			.io_master_port_0_resp_bits_data_obs_trg_cond ( io_master_port_0_resp_bits_data_obs_trg_cond_right ) , 
			.io_master_port_0_resp_bits_data_obs_trg_arg0 ( io_master_port_0_resp_bits_data_obs_trg_arg0_right ) , 
			.io_master_port_0_resp_valid_obs_trg_cond ( io_master_port_0_resp_valid_obs_trg_cond_right ) , 
			.io_master_port_0_resp_valid_obs_trg_arg0 ( io_master_port_0_resp_valid_obs_trg_arg0_right ) , 
			.io_master_port_1_req_bits_addr_obs_trg_cond ( io_master_port_1_req_bits_addr_obs_trg_cond_right ) , 
			.io_master_port_1_req_bits_addr_obs_trg_arg0 ( io_master_port_1_req_bits_addr_obs_trg_arg0_right ) , 
			.io_master_port_1_req_bits_data_obs_trg_cond ( io_master_port_1_req_bits_data_obs_trg_cond_right ) , 
			.io_master_port_1_req_bits_data_obs_trg_arg0 ( io_master_port_1_req_bits_data_obs_trg_arg0_right ) , 
			.io_master_port_1_req_bits_fcn_obs_trg_cond ( io_master_port_1_req_bits_fcn_obs_trg_cond_right ) , 
			.io_master_port_1_req_bits_fcn_obs_trg_arg0 ( io_master_port_1_req_bits_fcn_obs_trg_arg0_right ) , 
			.io_master_port_1_req_bits_typ_obs_trg_cond ( io_master_port_1_req_bits_typ_obs_trg_cond_right ) , 
			.io_master_port_1_req_bits_typ_obs_trg_arg0 ( io_master_port_1_req_bits_typ_obs_trg_arg0_right ) , 
			.io_master_port_1_req_valid_obs_trg_cond ( io_master_port_1_req_valid_obs_trg_cond_right ) , 
			.io_master_port_1_req_valid_obs_trg_arg0 ( io_master_port_1_req_valid_obs_trg_arg0_right ) , 
			.io_master_port_1_resp_bits_data_obs_trg_cond ( io_master_port_1_resp_bits_data_obs_trg_cond_right ) , 
			.io_master_port_1_resp_bits_data_obs_trg_arg0 ( io_master_port_1_resp_bits_data_obs_trg_arg0_right ) , 
			.io_master_port_1_resp_valid_obs_trg_cond ( io_master_port_1_resp_valid_obs_trg_cond_right ) , 
			.io_master_port_1_resp_valid_obs_trg_arg0 ( io_master_port_1_resp_valid_obs_trg_arg0_right ) , 
			.io_reset_vector_obs_trg_cond ( io_reset_vector_obs_trg_cond_right ) , 
			.io_reset_vector_obs_trg_arg0 ( io_reset_vector_obs_trg_arg0_right ) , 
			.memory_clock_obs_trg_cond ( memory_clock_obs_trg_cond_right ) , 
			.memory_clock_obs_trg_arg0 ( memory_clock_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_req_bits_addr_obs_trg_cond ( memory_io_core_ports_0_req_bits_addr_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_req_bits_addr_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_addr_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_req_bits_data_obs_trg_cond ( memory_io_core_ports_0_req_bits_data_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_req_bits_data_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_data_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_req_bits_fcn_obs_trg_cond ( memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_req_bits_typ_obs_trg_cond ( memory_io_core_ports_0_req_bits_typ_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_req_bits_typ_obs_trg_arg0 ( memory_io_core_ports_0_req_bits_typ_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_req_valid_obs_trg_cond ( memory_io_core_ports_0_req_valid_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_req_valid_obs_trg_arg0 ( memory_io_core_ports_0_req_valid_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_resp_bits_data_obs_trg_cond ( memory_io_core_ports_0_resp_bits_data_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_resp_bits_data_obs_trg_arg0 ( memory_io_core_ports_0_resp_bits_data_obs_trg_arg0_right ) , 
			.memory_io_core_ports_0_resp_valid_obs_trg_cond ( memory_io_core_ports_0_resp_valid_obs_trg_cond_right ) , 
			.memory_io_core_ports_0_resp_valid_obs_trg_arg0 ( memory_io_core_ports_0_resp_valid_obs_trg_arg0_right ) , 
			.memory_io_core_ports_1_req_bits_addr_obs_trg_cond ( memory_io_core_ports_1_req_bits_addr_obs_trg_cond_right ) , 
			.memory_io_core_ports_1_req_bits_addr_obs_trg_arg0 ( memory_io_core_ports_1_req_bits_addr_obs_trg_arg0_right ) , 
			.memory_io_core_ports_1_req_bits_typ_obs_trg_cond ( memory_io_core_ports_1_req_bits_typ_obs_trg_cond_right ) , 
			.memory_io_core_ports_1_req_bits_typ_obs_trg_arg0 ( memory_io_core_ports_1_req_bits_typ_obs_trg_arg0_right ) , 
			.memory_io_core_ports_1_req_valid_obs_trg_cond ( memory_io_core_ports_1_req_valid_obs_trg_cond_right ) , 
			.memory_io_core_ports_1_req_valid_obs_trg_arg0 ( memory_io_core_ports_1_req_valid_obs_trg_arg0_right ) , 
			.memory_io_core_ports_1_resp_bits_data_obs_trg_cond ( memory_io_core_ports_1_resp_bits_data_obs_trg_cond_right ) , 
			.memory_io_core_ports_1_resp_bits_data_obs_trg_arg0 ( memory_io_core_ports_1_resp_bits_data_obs_trg_arg0_right ) , 
			.memory_io_core_ports_1_resp_valid_obs_trg_cond ( memory_io_core_ports_1_resp_valid_obs_trg_cond_right ) , 
			.memory_io_core_ports_1_resp_valid_obs_trg_arg0 ( memory_io_core_ports_1_resp_valid_obs_trg_arg0_right ) , 
			.memory_io_debug_port_req_bits_addr_obs_trg_cond ( memory_io_debug_port_req_bits_addr_obs_trg_cond_right ) , 
			.memory_io_debug_port_req_bits_addr_obs_trg_arg0 ( memory_io_debug_port_req_bits_addr_obs_trg_arg0_right ) , 
			.memory_io_debug_port_req_bits_data_obs_trg_cond ( memory_io_debug_port_req_bits_data_obs_trg_cond_right ) , 
			.memory_io_debug_port_req_bits_data_obs_trg_arg0 ( memory_io_debug_port_req_bits_data_obs_trg_arg0_right ) , 
			.memory_io_debug_port_req_bits_fcn_obs_trg_cond ( memory_io_debug_port_req_bits_fcn_obs_trg_cond_right ) , 
			.memory_io_debug_port_req_bits_fcn_obs_trg_arg0 ( memory_io_debug_port_req_bits_fcn_obs_trg_arg0_right ) , 
			.memory_io_debug_port_req_bits_typ_obs_trg_cond ( memory_io_debug_port_req_bits_typ_obs_trg_cond_right ) , 
			.memory_io_debug_port_req_bits_typ_obs_trg_arg0 ( memory_io_debug_port_req_bits_typ_obs_trg_arg0_right ) , 
			.memory_io_debug_port_req_valid_obs_trg_cond ( memory_io_debug_port_req_valid_obs_trg_cond_right ) , 
			.memory_io_debug_port_req_valid_obs_trg_arg0 ( memory_io_debug_port_req_valid_obs_trg_arg0_right ) , 
			.memory_io_debug_port_resp_bits_data_obs_trg_cond ( memory_io_debug_port_resp_bits_data_obs_trg_cond_right ) , 
			.memory_io_debug_port_resp_bits_data_obs_trg_arg0 ( memory_io_debug_port_resp_bits_data_obs_trg_arg0_right ) , 
			.memory_io_debug_port_resp_valid_obs_trg_cond ( memory_io_debug_port_resp_valid_obs_trg_cond_right ) , 
			.memory_io_debug_port_resp_valid_obs_trg_arg0 ( memory_io_debug_port_resp_valid_obs_trg_arg0_right ) , 
			.reset_obs_trg_cond ( reset_obs_trg_cond_right ) , 
			.reset_obs_trg_arg0 ( reset_obs_trg_arg0_right ) , 
			.router_1_io_corePort_req_bits_addr_obs_trg_cond ( router_1_io_corePort_req_bits_addr_obs_trg_cond_right ) , 
			.router_1_io_corePort_req_bits_addr_obs_trg_arg0 ( router_1_io_corePort_req_bits_addr_obs_trg_arg0_right ) , 
			.router_1_io_corePort_req_bits_data_obs_trg_cond ( router_1_io_corePort_req_bits_data_obs_trg_cond_right ) , 
			.router_1_io_corePort_req_bits_data_obs_trg_arg0 ( router_1_io_corePort_req_bits_data_obs_trg_arg0_right ) , 
			.router_1_io_corePort_req_bits_fcn_obs_trg_cond ( router_1_io_corePort_req_bits_fcn_obs_trg_cond_right ) , 
			.router_1_io_corePort_req_bits_fcn_obs_trg_arg0 ( router_1_io_corePort_req_bits_fcn_obs_trg_arg0_right ) , 
			.router_1_io_corePort_req_bits_typ_obs_trg_cond ( router_1_io_corePort_req_bits_typ_obs_trg_cond_right ) , 
			.router_1_io_corePort_req_bits_typ_obs_trg_arg0 ( router_1_io_corePort_req_bits_typ_obs_trg_arg0_right ) , 
			.router_1_io_corePort_req_valid_obs_trg_cond ( router_1_io_corePort_req_valid_obs_trg_cond_right ) , 
			.router_1_io_corePort_req_valid_obs_trg_arg0 ( router_1_io_corePort_req_valid_obs_trg_arg0_right ) , 
			.router_1_io_corePort_resp_bits_data_obs_trg_cond ( router_1_io_corePort_resp_bits_data_obs_trg_cond_right ) , 
			.router_1_io_corePort_resp_bits_data_obs_trg_arg0 ( router_1_io_corePort_resp_bits_data_obs_trg_arg0_right ) , 
			.router_1_io_corePort_resp_valid_obs_trg_cond ( router_1_io_corePort_resp_valid_obs_trg_cond_right ) , 
			.router_1_io_corePort_resp_valid_obs_trg_arg0 ( router_1_io_corePort_resp_valid_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_req_bits_addr_obs_trg_cond ( router_1_io_masterPort_req_bits_addr_obs_trg_cond_right ) , 
			.router_1_io_masterPort_req_bits_addr_obs_trg_arg0 ( router_1_io_masterPort_req_bits_addr_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_req_bits_data_obs_trg_cond ( router_1_io_masterPort_req_bits_data_obs_trg_cond_right ) , 
			.router_1_io_masterPort_req_bits_data_obs_trg_arg0 ( router_1_io_masterPort_req_bits_data_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_req_bits_fcn_obs_trg_cond ( router_1_io_masterPort_req_bits_fcn_obs_trg_cond_right ) , 
			.router_1_io_masterPort_req_bits_fcn_obs_trg_arg0 ( router_1_io_masterPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_req_bits_typ_obs_trg_cond ( router_1_io_masterPort_req_bits_typ_obs_trg_cond_right ) , 
			.router_1_io_masterPort_req_bits_typ_obs_trg_arg0 ( router_1_io_masterPort_req_bits_typ_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_req_valid_obs_trg_cond ( router_1_io_masterPort_req_valid_obs_trg_cond_right ) , 
			.router_1_io_masterPort_req_valid_obs_trg_arg0 ( router_1_io_masterPort_req_valid_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_resp_bits_data_obs_trg_cond ( router_1_io_masterPort_resp_bits_data_obs_trg_cond_right ) , 
			.router_1_io_masterPort_resp_bits_data_obs_trg_arg0 ( router_1_io_masterPort_resp_bits_data_obs_trg_arg0_right ) , 
			.router_1_io_masterPort_resp_valid_obs_trg_cond ( router_1_io_masterPort_resp_valid_obs_trg_cond_right ) , 
			.router_1_io_masterPort_resp_valid_obs_trg_arg0 ( router_1_io_masterPort_resp_valid_obs_trg_arg0_right ) , 
			.router_1_io_respAddress_obs_trg_cond ( router_1_io_respAddress_obs_trg_cond_right ) , 
			.router_1_io_respAddress_obs_trg_arg0 ( router_1_io_respAddress_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_req_bits_addr_obs_trg_cond ( router_1_io_scratchPort_req_bits_addr_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_req_bits_addr_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_addr_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_req_bits_data_obs_trg_cond ( router_1_io_scratchPort_req_bits_data_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_req_bits_data_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_data_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_req_bits_fcn_obs_trg_cond ( router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_req_bits_typ_obs_trg_cond ( router_1_io_scratchPort_req_bits_typ_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_req_bits_typ_obs_trg_arg0 ( router_1_io_scratchPort_req_bits_typ_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_req_valid_obs_trg_cond ( router_1_io_scratchPort_req_valid_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_req_valid_obs_trg_arg0 ( router_1_io_scratchPort_req_valid_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_resp_bits_data_obs_trg_cond ( router_1_io_scratchPort_resp_bits_data_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_resp_bits_data_obs_trg_arg0 ( router_1_io_scratchPort_resp_bits_data_obs_trg_arg0_right ) , 
			.router_1_io_scratchPort_resp_valid_obs_trg_cond ( router_1_io_scratchPort_resp_valid_obs_trg_cond_right ) , 
			.router_1_io_scratchPort_resp_valid_obs_trg_arg0 ( router_1_io_scratchPort_resp_valid_obs_trg_arg0_right ) , 
			.router_io_corePort_req_bits_addr_obs_trg_cond ( router_io_corePort_req_bits_addr_obs_trg_cond_right ) , 
			.router_io_corePort_req_bits_addr_obs_trg_arg0 ( router_io_corePort_req_bits_addr_obs_trg_arg0_right ) , 
			.router_io_corePort_req_bits_data_obs_trg_cond ( router_io_corePort_req_bits_data_obs_trg_cond_right ) , 
			.router_io_corePort_req_bits_data_obs_trg_arg0 ( router_io_corePort_req_bits_data_obs_trg_arg0_right ) , 
			.router_io_corePort_req_bits_fcn_obs_trg_cond ( router_io_corePort_req_bits_fcn_obs_trg_cond_right ) , 
			.router_io_corePort_req_bits_fcn_obs_trg_arg0 ( router_io_corePort_req_bits_fcn_obs_trg_arg0_right ) , 
			.router_io_corePort_req_bits_typ_obs_trg_cond ( router_io_corePort_req_bits_typ_obs_trg_cond_right ) , 
			.router_io_corePort_req_bits_typ_obs_trg_arg0 ( router_io_corePort_req_bits_typ_obs_trg_arg0_right ) , 
			.router_io_corePort_req_valid_obs_trg_cond ( router_io_corePort_req_valid_obs_trg_cond_right ) , 
			.router_io_corePort_req_valid_obs_trg_arg0 ( router_io_corePort_req_valid_obs_trg_arg0_right ) , 
			.router_io_corePort_resp_bits_data_obs_trg_cond ( router_io_corePort_resp_bits_data_obs_trg_cond_right ) , 
			.router_io_corePort_resp_bits_data_obs_trg_arg0 ( router_io_corePort_resp_bits_data_obs_trg_arg0_right ) , 
			.router_io_corePort_resp_valid_obs_trg_cond ( router_io_corePort_resp_valid_obs_trg_cond_right ) , 
			.router_io_corePort_resp_valid_obs_trg_arg0 ( router_io_corePort_resp_valid_obs_trg_arg0_right ) , 
			.router_io_masterPort_req_bits_addr_obs_trg_cond ( router_io_masterPort_req_bits_addr_obs_trg_cond_right ) , 
			.router_io_masterPort_req_bits_addr_obs_trg_arg0 ( router_io_masterPort_req_bits_addr_obs_trg_arg0_right ) , 
			.router_io_masterPort_req_bits_data_obs_trg_cond ( router_io_masterPort_req_bits_data_obs_trg_cond_right ) , 
			.router_io_masterPort_req_bits_data_obs_trg_arg0 ( router_io_masterPort_req_bits_data_obs_trg_arg0_right ) , 
			.router_io_masterPort_req_bits_fcn_obs_trg_cond ( router_io_masterPort_req_bits_fcn_obs_trg_cond_right ) , 
			.router_io_masterPort_req_bits_fcn_obs_trg_arg0 ( router_io_masterPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.router_io_masterPort_req_bits_typ_obs_trg_cond ( router_io_masterPort_req_bits_typ_obs_trg_cond_right ) , 
			.router_io_masterPort_req_bits_typ_obs_trg_arg0 ( router_io_masterPort_req_bits_typ_obs_trg_arg0_right ) , 
			.router_io_masterPort_req_valid_obs_trg_cond ( router_io_masterPort_req_valid_obs_trg_cond_right ) , 
			.router_io_masterPort_req_valid_obs_trg_arg0 ( router_io_masterPort_req_valid_obs_trg_arg0_right ) , 
			.router_io_masterPort_resp_bits_data_obs_trg_cond ( router_io_masterPort_resp_bits_data_obs_trg_cond_right ) , 
			.router_io_masterPort_resp_bits_data_obs_trg_arg0 ( router_io_masterPort_resp_bits_data_obs_trg_arg0_right ) , 
			.router_io_masterPort_resp_valid_obs_trg_cond ( router_io_masterPort_resp_valid_obs_trg_cond_right ) , 
			.router_io_masterPort_resp_valid_obs_trg_arg0 ( router_io_masterPort_resp_valid_obs_trg_arg0_right ) , 
			.router_io_respAddress_obs_trg_cond ( router_io_respAddress_obs_trg_cond_right ) , 
			.router_io_respAddress_obs_trg_arg0 ( router_io_respAddress_obs_trg_arg0_right ) , 
			.router_io_scratchPort_req_bits_addr_obs_trg_cond ( router_io_scratchPort_req_bits_addr_obs_trg_cond_right ) , 
			.router_io_scratchPort_req_bits_addr_obs_trg_arg0 ( router_io_scratchPort_req_bits_addr_obs_trg_arg0_right ) , 
			.router_io_scratchPort_req_bits_data_obs_trg_cond ( router_io_scratchPort_req_bits_data_obs_trg_cond_right ) , 
			.router_io_scratchPort_req_bits_data_obs_trg_arg0 ( router_io_scratchPort_req_bits_data_obs_trg_arg0_right ) , 
			.router_io_scratchPort_req_bits_fcn_obs_trg_cond ( router_io_scratchPort_req_bits_fcn_obs_trg_cond_right ) , 
			.router_io_scratchPort_req_bits_fcn_obs_trg_arg0 ( router_io_scratchPort_req_bits_fcn_obs_trg_arg0_right ) , 
			.router_io_scratchPort_req_bits_typ_obs_trg_cond ( router_io_scratchPort_req_bits_typ_obs_trg_cond_right ) , 
			.router_io_scratchPort_req_bits_typ_obs_trg_arg0 ( router_io_scratchPort_req_bits_typ_obs_trg_arg0_right ) , 
			.router_io_scratchPort_req_valid_obs_trg_cond ( router_io_scratchPort_req_valid_obs_trg_cond_right ) , 
			.router_io_scratchPort_req_valid_obs_trg_arg0 ( router_io_scratchPort_req_valid_obs_trg_arg0_right ) , 
			.router_io_scratchPort_resp_bits_data_obs_trg_cond ( router_io_scratchPort_resp_bits_data_obs_trg_cond_right ) , 
			.router_io_scratchPort_resp_bits_data_obs_trg_arg0 ( router_io_scratchPort_resp_bits_data_obs_trg_arg0_right ) , 
			.router_io_scratchPort_resp_valid_obs_trg_cond ( router_io_scratchPort_resp_valid_obs_trg_cond_right ) , 
			.router_io_scratchPort_resp_valid_obs_trg_arg0 ( router_io_scratchPort_resp_valid_obs_trg_arg0_right ) , 
			.mem_0_1_state_trg ( mem_0_1_state_trg_right ) , 
			.mem_1_1_state_trg ( mem_1_1_state_trg_right ) , 
			.mem_2_1_state_trg ( mem_2_1_state_trg_right ) , 
			.mem_3_1_state_trg ( mem_3_1_state_trg_right ) , 
			.mem_0_0_state_trg ( mem_0_0_state_trg_right ) , 
			.mem_1_0_state_trg ( mem_1_0_state_trg_right ) , 
			.mem_2_0_state_trg ( mem_2_0_state_trg_right ) , 
			.mem_3_0_state_trg ( mem_3_0_state_trg_right ) , 
			.regfile_state_trg ( regfile_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_state_trg ( \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.if_reg_pc_state_trg ( \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_inst_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.exe_reg_valid_state_trg ( \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg_right ) , 
			.\Core_2stage.DatPath_2stage.pc_x_state_trg ( \Core_2stage.DatPath_2stage.pc_x_state_trg_right ) , 
			.NO_DEFAULT_INST_invariant_cond ( NO_DEFAULT_INST_invariant_cond_right ) , 
			.NO_DEFAULT_INST_invariant_arg0 ( NO_DEFAULT_INST_invariant_arg0_right ) , 
			.EXE_REG_INST_invariant_cond ( EXE_REG_INST_invariant_cond_right ) , 
			.EXE_REG_INST_invariant_arg0 ( EXE_REG_INST_invariant_arg0_right ) , 
			.EXE_REG_PC1_invariant_cond ( EXE_REG_PC1_invariant_cond_right ) , 
			.EXE_REG_PC1_invariant_arg0 ( EXE_REG_PC1_invariant_arg0_right ) , 
			.EXE_REG_PC2_invariant_cond ( EXE_REG_PC2_invariant_cond_right ) , 
			.EXE_REG_PC2_invariant_arg0 ( EXE_REG_PC2_invariant_arg0_right ) , 
			.IF_REG_PC1_invariant_cond ( IF_REG_PC1_invariant_cond_right ) , 
			.IF_REG_PC1_invariant_arg0 ( IF_REG_PC1_invariant_arg0_right ) , 
			.IF_REG_PC2_invariant_cond ( IF_REG_PC2_invariant_cond_right ) , 
			.IF_REG_PC2_invariant_arg0 ( IF_REG_PC2_invariant_arg0_right ) , 
			.IF_INST_BUFFER_VALID_invariant_cond ( IF_INST_BUFFER_VALID_invariant_cond_right ) , 
			.IF_INST_BUFFER_VALID_invariant_arg0 ( IF_INST_BUFFER_VALID_invariant_arg0_right ) , 
			.RV32I_invariant_cond ( RV32I_invariant_cond_right ) , 
			.RV32I_invariant_arg0 ( RV32I_invariant_arg0_right ) , 
			.io_ctl_exception_invariant_cond ( io_ctl_exception_invariant_cond_right ) , 
			.io_ctl_exception_invariant_arg0 ( io_ctl_exception_invariant_arg0_right ) , 
			.io_eret_invariant_cond ( io_eret_invariant_cond_right ) , 
			.io_eret_invariant_arg0 ( io_eret_invariant_arg0_right ) , 
			.io_interrupt_invariant_cond ( io_interrupt_invariant_cond_right ) , 
			.io_interrupt_invariant_arg0 ( io_interrupt_invariant_arg0_right )
		);

	// Initial state
	wire state_src_equiv =  regfile_state_src_right == regfile_state_src_left && \Core_1stage.DatPath_1stage.pc_reg_state_src_right == \Core_1stage.DatPath_1stage.pc_reg_state_src_left && \Core_1stage.DatPath_1stage.reg_dmiss_state_src_right == \Core_1stage.DatPath_1stage.reg_dmiss_state_src_left && \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_right == \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_left && \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_right == \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_right == \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_left && \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_right == \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_left && regfile_state_src_right == 0 && \Core_1stage.DatPath_1stage.pc_reg_state_src_right == 0 && \Core_1stage.DatPath_1stage.reg_dmiss_state_src_right == 0 && \Core_1stage.DatPath_1stage.if_inst_buffer_state_src_right == 0 && \Core_1stage.DatPath_1stage.reg_interrupt_edge_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_right == 0 && \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_right == 0 && \Core_1stage.CtlPath_1stage.reg_mem_en_state_src_right == 1 ;
	wire init_state_src_equiv = (init != 0) || (state_src_equiv) ;

	wire state_trg_equiv =  \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg_right == \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_state_trg_left && \Core_2stage.DatPath_2stage.pc_x_state_trg_right == \Core_2stage.DatPath_2stage.pc_x_state_trg_left && regfile_state_trg_right == regfile_state_trg_left && \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_right == \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_left && \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_right == \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_left && \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_right == \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_left && \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_right == \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_left && \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_right == \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_left && \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_right == \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_left && \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_right == \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_left && \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_right == \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_left && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_left && regfile_state_trg_right == 0 && \Core_2stage.DatPath_2stage.if_inst_buffer_state_trg_right == 0 && \Core_2stage.DatPath_2stage.if_reg_pc_state_trg_right == 0 && \Core_2stage.DatPath_2stage.exe_reg_pc_state_trg_right == 0 && \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_state_trg_right == 0 && \Core_2stage.DatPath_2stage.exe_reg_inst_state_trg_right == 0 && \Core_2stage.DatPath_2stage.exe_reg_valid_state_trg_right == 0 && \Core_2stage.DatPath_2stage.if_inst_buffer_valid_state_trg_right == 0 && \Core_2stage.DatPath_2stage.reg_interrupt_handled_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_right == 0 && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_right == 0 ;
	wire init_state_trg_equiv = (init != 0) || (state_trg_equiv) ;


	// State invariant
	wire NO_DEFAULT_INST_inv = ( NO_DEFAULT_INST_invariant_arg0_right && NO_DEFAULT_INST_invariant_arg0_left ) ;
	wire EXE_REG_INST_inv = ( EXE_REG_INST_invariant_arg0_right && EXE_REG_INST_invariant_arg0_left ) ;
	wire EXE_REG_PC1_inv = ( EXE_REG_PC1_invariant_arg0_right && EXE_REG_PC1_invariant_arg0_left ) ;
	wire EXE_REG_PC2_inv = ( EXE_REG_PC2_invariant_arg0_right && EXE_REG_PC2_invariant_arg0_left ) ;
	wire IF_REG_PC1_inv = ( IF_REG_PC1_invariant_arg0_right && IF_REG_PC1_invariant_arg0_left ) ;
	wire IF_REG_PC2_inv = ( IF_REG_PC2_invariant_arg0_right && IF_REG_PC2_invariant_arg0_left ) ;
	wire IF_INST_BUFFER_VALID_inv = ( IF_INST_BUFFER_VALID_invariant_arg0_right && IF_INST_BUFFER_VALID_invariant_arg0_left ) ;
	wire RV32I_inv = ( RV32I_invariant_arg0_right && RV32I_invariant_arg0_left ) ;
	wire io_ctl_exception_inv = ( io_ctl_exception_invariant_arg0_right && io_ctl_exception_invariant_arg0_left ) ;
	wire io_eret_inv = ( io_eret_invariant_arg0_right && io_eret_invariant_arg0_left ) ;
	wire io_interrupt_inv = ( io_interrupt_invariant_arg0_right && io_interrupt_invariant_arg0_left ) ;
	wire state_invariant = NO_DEFAULT_INST_inv && EXE_REG_INST_inv && EXE_REG_PC1_inv && EXE_REG_PC2_inv && IF_REG_PC1_inv && IF_REG_PC2_inv && IF_INST_BUFFER_VALID_inv && RV32I_inv && io_ctl_exception_inv && io_eret_inv && io_interrupt_inv ;


	wire left_mapping = \Core_1stage.DatPath_1stage.pc_reg_state_src_left == \Core_2stage.DatPath_2stage.pc_x_state_trg_left && mem_0_1_state_src_left == mem_0_1_state_trg_left && mem_1_1_state_src_left == mem_1_1_state_trg_left && mem_2_1_state_src_left == mem_2_1_state_trg_left && mem_3_1_state_src_left == mem_3_1_state_trg_left && mem_0_0_state_src_left == mem_0_0_state_trg_left && mem_1_0_state_src_left == mem_1_0_state_trg_left && mem_2_0_state_src_left == mem_2_0_state_trg_left && mem_3_0_state_src_left == mem_3_0_state_trg_left && regfile_state_src_left == regfile_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_left && \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_left == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_left ;
	wire right_mapping = \Core_1stage.DatPath_1stage.pc_reg_state_src_right == \Core_2stage.DatPath_2stage.pc_x_state_trg_right && mem_0_1_state_src_right == mem_0_1_state_trg_right && mem_1_1_state_src_right == mem_1_1_state_trg_right && mem_2_1_state_src_right == mem_2_1_state_trg_right && mem_3_1_state_src_right == mem_3_1_state_trg_right && mem_0_0_state_src_right == mem_0_0_state_trg_right && mem_1_0_state_src_right == mem_1_0_state_trg_right && mem_2_0_state_src_right == mem_2_0_state_trg_right && mem_3_0_state_src_right == mem_3_0_state_trg_right && regfile_state_src_right == regfile_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.small__state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small__state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.large__state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large__state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_state_trg_right && \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r_state_src_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_state_trg_right ;
	wire init_left_mapping = (init != 0) || (left_mapping) ;
	wire init_right_mapping = (init != 0) || (right_mapping) ;

	assume property (init_state_src_equiv);
	assume property (init_state_trg_equiv);

	// mappings
	assume property (init_left_mapping);
	assume property (init_right_mapping);

	// contract-equivalence
	wire PC_src = PC_obs_src_cond_right == PC_obs_src_cond_left && (! PC_obs_src_cond_right || ( PC_obs_src_arg0_right == PC_obs_src_arg0_left ) ) ;
	wire INSTR_src = INSTR_obs_src_cond_right == INSTR_obs_src_cond_left && (! INSTR_obs_src_cond_right || ( INSTR_obs_src_arg0_right == INSTR_obs_src_arg0_left ) ) ;
	wire WADDR_src = WADDR_obs_src_cond_right == WADDR_obs_src_cond_left && (! WADDR_obs_src_cond_right || ( WADDR_obs_src_arg0_right == WADDR_obs_src_arg0_left ) ) ;
	wire WDATA_src = WDATA_obs_src_cond_right == WDATA_obs_src_cond_left && (! WDATA_obs_src_cond_right || ( WDATA_obs_src_arg0_right == WDATA_obs_src_arg0_left ) ) ;
	wire RADDR_src = RADDR_obs_src_cond_right == RADDR_obs_src_cond_left && (! RADDR_obs_src_cond_right || ( RADDR_obs_src_arg0_right == RADDR_obs_src_arg0_left ) ) ;
	wire RDATA_src = RDATA_obs_src_cond_right == RDATA_obs_src_cond_left && (! RDATA_obs_src_cond_right || ( RDATA_obs_src_arg0_right == RDATA_obs_src_arg0_left ) ) ;
	wire src_equiv = PC_src && INSTR_src && WADDR_src && WDATA_src && RADDR_src && RDATA_src ;
	assume property (src_equiv);

	// verification assertion
	wire RDATA_inv_trg = RDATA_inv_obs_trg_cond_right == RDATA_inv_obs_trg_cond_left && (! RDATA_inv_obs_trg_cond_right || ( RDATA_inv_obs_trg_arg0_right == RDATA_inv_obs_trg_arg0_left ) ) ;
	wire INSTR_inv_trg = INSTR_inv_obs_trg_cond_right == INSTR_inv_obs_trg_cond_left && (! INSTR_inv_obs_trg_cond_right || ( INSTR_inv_obs_trg_arg0_right == INSTR_inv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_0_trg = \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_0_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_0_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_1_trg = \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_2_trg = \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_3_trg = \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_4_trg = \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_5_trg = \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_6_trg = \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_7_trg = \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_7_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_8_trg = \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_9_trg = \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_9_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_9_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_10_trg = \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_10_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_10_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_11_trg = \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_11_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_12_trg = \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_13_trg = \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_13_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_13_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_14_trg = \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_15_trg = \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_15_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_16_trg = \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_16_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_17_trg = \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_17_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_17_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_18_trg = \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_18_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_19_trg = \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_19_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_19_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_20_trg = \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_20_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_20_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_21_trg = \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_21_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_21_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_22_trg = \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_22_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_22_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_23_trg = \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_23_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_23_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_24_trg = \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_24_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_24_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_25_trg = \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_25_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_25_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_26_trg = \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_26_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_26_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_27_trg = \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_27_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_27_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_28_trg = \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_28_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_28_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_29_trg = \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_29_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_29_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_30_trg = \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_30_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_30_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_31_trg = \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_31_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_31_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_trg = \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_trg = \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_trg = \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_trg = \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_trg = \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_trg = \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.clock_trg = \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.clock_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.clock_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.clock_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_trg = \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_trg = \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_trg = \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_trg = \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_trg = \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_trg = \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_trg = \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_trg = \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_trg = \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_trg = \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_trg = \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_trg = \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_trg = \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_trg = \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_trg = \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_trg = \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_addr_trg = \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_data_trg = \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_en_trg = \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_trg = \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module_1_io_size_trg = \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module_1_io_size_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_addr_trg = \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_data_trg = \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_data_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_en_trg = \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_en_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_addr_trg = \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_addr_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_0_trg = \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_1_trg = \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_2_trg = \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_data_3_trg = \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_data_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_trg = \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_trg = \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_trg = \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_trg = \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_obs_trg_arg0_left ) ) ;
	wire \AsyncScratchPadMemory_2stage.module__io_size_trg = \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_right == \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_left && (! \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_cond_right || ( \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0_right == \AsyncScratchPadMemory_2stage.module__io_size_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_trg = \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_1_trg = \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_11_trg = \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_13_trg = \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_13_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_130_trg = \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_130_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_15_trg = \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_16_trg = \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_162_trg = \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_162_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_163_trg = \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_163_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_164_trg = \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_164_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_165_trg = \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_165_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_166_trg = \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_166_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_167_trg = \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_167_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_168_trg = \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_168_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_169_trg = \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_169_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_17_trg = \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_17_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_170_trg = \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_170_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_171_trg = \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_171_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_172_trg = \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_172_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_173_trg = \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_173_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_174_trg = \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_174_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_175_trg = \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_175_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_176_trg = \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_176_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_177_trg = \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_177_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_178_trg = \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_178_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_179_trg = \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_179_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_180_trg = \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_180_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_181_trg = \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_181_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_182_trg = \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_182_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_183_trg = \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_183_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_184_trg = \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_184_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_185_trg = \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_185_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_186_trg = \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_186_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_187_trg = \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_187_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_188_trg = \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_188_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_189_trg = \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_189_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_19_trg = \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_19_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_190_trg = \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_190_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_191_trg = \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_191_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_192_trg = \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_192_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_193_trg = \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_193_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_194_trg = \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_194_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_195_trg = \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_195_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_196_trg = \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_196_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_197_trg = \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_197_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_205_trg = \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_205_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_206_trg = \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_206_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_207_trg = \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_207_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_208_trg = \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_208_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_209_trg = \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_209_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_21_trg = \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_21_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_210_trg = \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_210_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_211_trg = \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_211_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_212_trg = \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_212_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_213_trg = \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_213_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_214_trg = \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_214_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_215_trg = \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_215_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_216_trg = \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_216_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_217_trg = \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_217_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_218_trg = \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_218_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_219_trg = \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_219_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_220_trg = \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_220_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_221_trg = \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_221_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_222_trg = \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_222_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_223_trg = \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_223_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_224_trg = \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_224_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_225_trg = \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_225_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_226_trg = \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_226_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_227_trg = \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_227_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_228_trg = \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_228_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_229_trg = \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_229_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_23_trg = \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_23_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_230_trg = \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_230_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_231_trg = \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_231_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_232_trg = \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_232_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_233_trg = \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_233_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_234_trg = \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_234_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_235_trg = \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_235_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_236_trg = \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_236_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_237_trg = \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_237_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_238_trg = \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_238_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_239_trg = \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_239_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_240_trg = \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_240_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_241_trg = \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_241_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_242_trg = \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_242_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_243_trg = \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_243_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_244_trg = \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_244_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_245_trg = \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_245_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_246_trg = \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_246_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_25_trg = \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_25_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_266_trg = \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_266_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_267_trg = \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_267_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_268_trg = \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_268_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_269_trg = \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_269_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_27_trg = \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_27_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_270_trg = \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_270_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_271_trg = \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_271_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_272_trg = \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_272_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_273_trg = \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_273_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_274_trg = \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_274_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_275_trg = \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_275_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_276_trg = \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_276_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_277_trg = \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_277_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_278_trg = \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_278_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_279_trg = \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_279_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_280_trg = \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_280_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_281_trg = \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_281_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_282_trg = \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_282_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_283_trg = \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_283_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_284_trg = \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_284_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_285_trg = \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_285_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_286_trg = \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_286_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_287_trg = \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_287_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_288_trg = \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_288_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_289_trg = \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_289_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_29_trg = \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_29_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_290_trg = \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_290_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_291_trg = \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_291_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_292_trg = \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_292_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_293_trg = \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_293_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_294_trg = \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_294_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_295_trg = \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_295_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_3_trg = \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_303_trg = \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_303_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_304_trg = \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_304_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_305_trg = \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_305_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_306_trg = \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_306_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_307_trg = \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_307_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_308_trg = \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_308_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_309_trg = \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_309_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_31_trg = \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_31_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_310_trg = \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_310_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_311_trg = \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_311_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_312_trg = \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_312_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_313_trg = \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_313_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_314_trg = \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_314_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_315_trg = \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_315_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_316_trg = \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_316_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_317_trg = \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_317_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_318_trg = \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_318_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_319_trg = \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_319_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_32_trg = \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_32_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_320_trg = \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_320_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_321_trg = \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_321_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_322_trg = \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_322_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_323_trg = \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_323_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_324_trg = \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_324_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_325_trg = \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_325_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_326_trg = \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_326_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_327_trg = \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_327_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_328_trg = \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_328_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_329_trg = \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_329_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_33_trg = \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_33_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_330_trg = \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_330_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_331_trg = \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_331_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_332_trg = \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_332_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_333_trg = \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_333_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_334_trg = \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_334_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_335_trg = \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_335_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_336_trg = \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_336_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_337_trg = \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_337_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_338_trg = \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_338_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_339_trg = \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_339_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_340_trg = \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_340_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_341_trg = \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_341_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_342_trg = \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_342_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_343_trg = \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_343_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_344_trg = \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_344_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_35_trg = \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_35_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_352_trg = \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_352_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_353_trg = \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_353_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_354_trg = \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_354_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_355_trg = \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_355_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_356_trg = \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_356_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_357_trg = \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_357_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_358_trg = \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_358_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_359_trg = \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_359_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_360_trg = \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_360_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_361_trg = \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_361_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_362_trg = \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_362_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_363_trg = \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_363_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_364_trg = \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_364_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_365_trg = \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_365_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_366_trg = \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_366_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_367_trg = \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_367_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_368_trg = \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_368_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_369_trg = \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_369_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_37_trg = \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_37_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_370_trg = \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_370_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_371_trg = \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_371_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_372_trg = \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_372_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_373_trg = \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_373_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_374_trg = \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_374_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_375_trg = \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_375_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_376_trg = \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_376_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_377_trg = \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_377_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_378_trg = \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_378_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_379_trg = \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_379_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_38_trg = \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_38_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_380_trg = \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_380_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_381_trg = \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_381_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_382_trg = \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_382_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_383_trg = \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_383_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_384_trg = \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_384_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_385_trg = \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_385_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_386_trg = \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_386_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_387_trg = \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_387_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_388_trg = \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_388_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_389_trg = \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_389_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_39_trg = \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_39_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_390_trg = \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_390_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_391_trg = \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_391_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_392_trg = \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_392_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_393_trg = \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_393_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_407_trg = \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_407_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_408_trg = \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_408_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_409_trg = \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_409_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_41_trg = \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_41_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_410_trg = \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_410_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_411_trg = \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_411_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_412_trg = \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_412_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_43_trg = \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_43_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_436_trg = \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_436_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_437_trg = \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_437_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_438_trg = \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_438_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_45_trg = \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_45_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_47_trg = \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_47_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_49_trg = \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_49_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_5_trg = \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_51_trg = \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_51_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_53_trg = \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_53_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_537_trg = \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_537_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_538_trg = \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_538_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_539_trg = \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_539_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_540_trg = \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_540_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_55_trg = \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_55_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_57_trg = \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_57_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_583_trg = \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_583_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_584_trg = \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_584_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_585_trg = \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_585_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_586_trg = \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_586_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_587_trg = \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_587_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_588_trg = \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_588_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_589_trg = \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_589_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_59_trg = \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_59_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_593_trg = \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_593_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_594_trg = \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_594_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_595_trg = \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_595_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_596_trg = \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_596_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_597_trg = \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_597_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_598_trg = \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_598_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_599_trg = \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_599_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_600_trg = \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_600_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_601_trg = \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_601_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_602_trg = \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_602_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_603_trg = \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_603_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_604_trg = \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_604_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_605_trg = \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_605_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_606_trg = \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_606_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_607_trg = \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_607_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_608_trg = \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_608_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_609_trg = \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_609_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_61_trg = \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_61_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_610_trg = \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_610_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_611_trg = \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_611_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_612_trg = \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_612_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_613_trg = \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_613_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_614_trg = \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_614_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_615_trg = \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_615_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_616_trg = \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_616_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_617_trg = \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_617_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_618_trg = \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_618_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_619_trg = \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_619_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_620_trg = \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_620_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_621_trg = \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_621_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_622_trg = \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_622_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_623_trg = \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_623_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_624_trg = \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_624_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_625_trg = \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_625_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_626_trg = \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_626_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_627_trg = \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_627_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_628_trg = \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_628_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_629_trg = \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_629_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_63_trg = \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_63_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_630_trg = \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_630_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_631_trg = \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_631_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_632_trg = \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_632_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_633_trg = \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_633_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_634_trg = \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_634_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_635_trg = \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_635_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_636_trg = \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_636_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_637_trg = \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_637_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_638_trg = \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_638_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_65_trg = \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_65_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_67_trg = \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_67_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_69_trg = \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_69_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_7_trg = \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_71_trg = \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_71_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_73_trg = \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_73_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_75_trg = \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_75_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_77_trg = \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_77_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_79_trg = \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_79_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_81_trg = \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_81_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_83_trg = \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_83_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_85_trg = \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_85_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_87_trg = \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_87_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_89_trg = \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_89_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_9_trg = \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_9_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_91_trg = \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_91_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_93_trg = \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_93_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_95_trg = \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_95_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_97_trg = \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_97_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._csignals_T_99_trg = \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._csignals_T_99_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_trg = \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_trg = \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_trg = \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_trg = \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_right == \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs0_0_trg = \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs0_0_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs0_1_trg = \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs0_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs0_2_trg = \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs0_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs0_4_trg = \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs0_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs_alu_fun_trg = \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs_alu_fun_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs_br_type_trg = \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs_br_type_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.cs_val_inst_trg = \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.cs_val_inst_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.csr_cmd_trg = \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.csr_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.csr_ren_trg = \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.csr_ren_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.ctrl_pc_sel_trg = \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.ctrl_pc_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_trg = \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.illegal_trg = \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.illegal_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.illegal_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_trg = \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_trg = \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_trg = \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_trg = \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_if_kill_trg = \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_if_kill_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_trg = \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_trg = \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_mem_val_trg = \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_mem_val_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_trg = \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_trg = \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_trg = \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_trg = \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_trg = \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_stall_trg = \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_trg = \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_eq_trg = \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_br_eq_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_lt_trg = \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_br_lt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_br_ltu_trg = \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_br_ltu_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_eret_trg = \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_csr_eret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_trg = \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_trg = \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_trg = \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_trg = \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_inst_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_trg = \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dat_mem_store_trg = \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dat_mem_store_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_trg = \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_trg = \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_req_valid_trg = \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dmem_req_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_trg = \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.io_imem_resp_valid_trg = \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.io_imem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.rs1_addr_trg = \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.rs1_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.CtlPath_2stage.stall_trg = \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_right == \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_left && (! \Core_2stage.CtlPath_2stage.stall_obs_trg_cond_right || ( \Core_2stage.CtlPath_2stage.stall_obs_trg_arg0_right == \Core_2stage.CtlPath_2stage.stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.large__trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large__obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.small__trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small__obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.value_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.value_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_trg = \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._GEN_1_trg = \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._GEN_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._GEN_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._GEN_11_trg = \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_right == \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._GEN_11_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._GEN_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._GEN_3_trg = \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._GEN_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._GEN_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_trg = \Core_2stage.DatPath_2stage._T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_1_trg = \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_10_trg = \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_10_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_10_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_10_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_12_trg = \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_14_trg = \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_16_trg = \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_16_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_16_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_17_trg = \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_17_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_17_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_17_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_4_trg = \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_5_trg = \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_6_trg = \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._T_8_trg = \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._T_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._T_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._T_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_1_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_2_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_3_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_4_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_5_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._csr_io_tval_T_6_trg = \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._csr_io_tval_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_trg = \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_trg = \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_trg = \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_trg = \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_trg = \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_trg = \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_10_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_10_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_11_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_12_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_13_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_13_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_14_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_14_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_15_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_15_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_16_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_16_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_17_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_17_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_18_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_18_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_19_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_19_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_2_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_21_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_21_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_24_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_24_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_25_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_25_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_26_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_26_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_27_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_27_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_28_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_28_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_29_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_29_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_3_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_30_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_30_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_31_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_31_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_32_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_32_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_33_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_33_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_34_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_34_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_35_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_35_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_36_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_36_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_37_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_37_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_5_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_6_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_7_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_8_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_alu_out_T_9_trg = \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_alu_out_T_9_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_trg = \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_1_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_2_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_3_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_4_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_5_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._exe_wbdata_T_6_trg = \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._exe_wbdata_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_1_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_2_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_3_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_4_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_5_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_5_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_6_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._if_pc_next_T_7_trg = \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_right == \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._if_pc_next_T_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._imm_b_sext_T_2_trg = \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._imm_b_sext_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._imm_i_sext_T_2_trg = \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._imm_i_sext_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._imm_j_sext_T_2_trg = \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._imm_j_sext_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._imm_s_sext_T_2_trg = \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._imm_s_sext_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_br_lt_T_trg = \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_br_lt_T_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_trg = \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_trg = \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_trg = \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_trg = \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_trg = \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_trg = \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_trg = \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_trg = \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_1_trg = \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_right == \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._misaligned_mask_T_1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_3_trg = \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._misaligned_mask_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._misaligned_mask_T_4_trg = \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._misaligned_mask_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_trg = \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_right == \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_trg = \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_right == \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.alu_shamt_trg = \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.alu_shamt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.clock_trg = \Core_2stage.DatPath_2stage.clock_obs_trg_cond_right == \Core_2stage.DatPath_2stage.clock_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.clock_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.clock_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_clock_trg = \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_clock_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_cause_trg = \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_csr_stall_trg = \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_csr_stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_eret_trg = \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_eret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_evec_trg = \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_evec_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_exception_trg = \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_hartid_trg = \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_hartid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_trg = \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_interrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_trg = \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_trg = \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_trg = \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_trg = \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_trg = \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_pc_trg = \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_pc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_retire_trg = \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_retire_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_addr_trg = \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_rw_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_cmd_trg = \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_rw_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_rdata_trg = \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_rw_rdata_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_rw_wdata_trg = \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_rw_wdata_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_singleStep_trg = \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_singleStep_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_cease_trg = \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_cease_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_debug_trg = \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dprv_trg = \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_dprv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_dv_trg = \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_dv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_fs_trg = \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_fs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_gva_trg = \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_gva_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_hie_trg = \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_hie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_isa_trg = \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_isa_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mbe_trg = \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mbe_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mie_trg = \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpie_trg = \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mpie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpp_trg = \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mpp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mprv_trg = \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mprv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mpv_trg = \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mpv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_mxr_trg = \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_mxr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_prv_trg = \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_prv_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sbe_trg = \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_sbe_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_trg = \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_sd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_trg = \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sie_trg = \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_sie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spie_trg = \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_spie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_spp_trg = \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_spp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sum_trg = \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_sum_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_sxl_trg = \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_sxl_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tsr_trg = \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_tsr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tvm_trg = \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_tvm_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_tw_trg = \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_tw_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_ube_trg = \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_ube_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uie_trg = \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_uie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_upie_trg = \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_upie_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_uxl_trg = \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_uxl_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_v_trg = \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_v_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_vs_trg = \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_vs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_wfi_trg = \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_wfi_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_xs_trg = \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_xs_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_zero1_trg = \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_zero1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_status_zero2_trg = \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_status_zero2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_time_trg = \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_time_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_tval_trg = \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_tval_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_io_ungated_clock_trg = \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_io_ungated_clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.csr_reset_trg = \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_right == \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.csr_reset_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.csr_reset_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.decode_trg = \Core_2stage.DatPath_2stage.decode_obs_trg_cond_right == \Core_2stage.DatPath_2stage.decode_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.decode_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.decode_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.decode_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exception_target_trg = \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exception_target_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exception_target_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_alu_op1_trg = \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_alu_op1_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_alu_op2_trg = \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_alu_op2_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_alu_out_trg = \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_alu_out_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_br_target_trg = \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_br_target_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_jmp_target_trg = \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_jmp_target_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_jump_reg_target_trg = \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_jump_reg_target_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_reg_inst_trg = \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_reg_inst_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_reg_pc_trg = \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_reg_pc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_trg = \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_reg_valid_trg = \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_reg_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_rs1_addr_trg = \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_rs1_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_rs1_data_trg = \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_rs1_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_rs2_addr_trg = \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_rs2_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_rs2_data_trg = \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_rs2_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_wbaddr_trg = \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_wbaddr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_wbdata_trg = \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_wbdata_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.exe_wben_trg = \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_right == \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.exe_wben_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.exe_wben_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_trg = \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_right == \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.if_inst_buffer_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.if_inst_buffer_valid_trg = \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.if_inst_buffer_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.if_pc_plus4_trg = \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_right == \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.if_pc_plus4_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.if_reg_pc_trg = \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_right == \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.if_reg_pc_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_b_trg = \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_b_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_b_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_b_sext_trg = \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_b_sext_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_i_trg = \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_i_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_i_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_i_sext_trg = \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_i_sext_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_j_trg = \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_j_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_j_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_j_sext_trg = \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_j_sext_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_s_trg = \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_s_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_s_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_s_sext_trg = \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_s_sext_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_u_trg = \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_u_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_u_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_u_sext_trg = \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_u_sext_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.imm_z_trg = \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_right == \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.imm_z_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.imm_z_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_alu_fun_trg = \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_alu_fun_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_trg = \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_trg = \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_exception_cause_trg = \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_exception_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_trg = \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_if_kill_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_trg = \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_trg = \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_typ_trg = \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_mem_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_mem_val_trg = \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_mem_val_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_op1_sel_trg = \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_op1_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_op2_sel_trg = \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_op2_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_pc_sel_trg = \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_pc_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_trg = \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_rf_wen_trg = \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_rf_wen_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_stall_trg = \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_ctl_wb_sel_trg = \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_ctl_wb_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_eq_trg = \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_br_eq_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_lt_trg = \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_br_lt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_br_ltu_trg = \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_br_ltu_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_eret_trg = \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_csr_eret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_trg = \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_data_misaligned_trg = \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_data_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_trg = \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_trg = \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_inst_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_trg = \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dat_mem_store_trg = \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dat_mem_store_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_trg = \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_trg = \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_trg = \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_hartid_trg = \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_hartid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_hartid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_trg = \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_trg = \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_imem_req_valid_trg = \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_imem_req_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_trg = \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_trg = \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_imem_resp_valid_trg = \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_imem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_debug_trg = \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_interrupt_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_meip_trg = \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_interrupt_meip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_msip_trg = \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_interrupt_msip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_interrupt_mtip_trg = \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_interrupt_mtip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.io_reset_vector_trg = \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_right == \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.io_reset_vector_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.misaligned_mask_trg = \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_right == \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.misaligned_mask_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.pc_x_trg = \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_right == \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.pc_x_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.pc_x_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.reg_interrupt_handled_trg = \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_right == \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.reg_interrupt_handled_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_addr_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_data_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_en_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_MPORT_mask_trg = \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_MPORT_mask_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_trg = \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_trg = \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_trg = \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_trg = \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_trg = \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_trg = \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_trg = \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_trg = \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_trg = \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_right == \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.reset_trg = \Core_2stage.DatPath_2stage.reset_obs_trg_cond_right == \Core_2stage.DatPath_2stage.reset_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.reset_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.reset_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.reset_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.DatPath_2stage.tval_inst_ma_trg = \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_right == \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_left && (! \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_cond_right || ( \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0_right == \Core_2stage.DatPath_2stage.tval_inst_ma_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_alu_fun_trg = \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_right == \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_alu_fun_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0_right == \Core_2stage.c_io_ctl_alu_fun_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_csr_cmd_trg = \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_right == \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_csr_cmd_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0_right == \Core_2stage.c_io_ctl_csr_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_exception_trg = \Core_2stage.c_io_ctl_exception_obs_trg_cond_right == \Core_2stage.c_io_ctl_exception_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_exception_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_exception_obs_trg_arg0_right == \Core_2stage.c_io_ctl_exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_exception_cause_trg = \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_right == \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_exception_cause_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0_right == \Core_2stage.c_io_ctl_exception_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_if_kill_trg = \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_right == \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_if_kill_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_if_kill_obs_trg_arg0_right == \Core_2stage.c_io_ctl_if_kill_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_mem_fcn_trg = \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_right == \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_mem_fcn_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0_right == \Core_2stage.c_io_ctl_mem_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_mem_typ_trg = \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_right == \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_mem_typ_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0_right == \Core_2stage.c_io_ctl_mem_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_mem_val_trg = \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_right == \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_mem_val_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_mem_val_obs_trg_arg0_right == \Core_2stage.c_io_ctl_mem_val_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_op1_sel_trg = \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_right == \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_op1_sel_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0_right == \Core_2stage.c_io_ctl_op1_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_op2_sel_trg = \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_right == \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_op2_sel_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0_right == \Core_2stage.c_io_ctl_op2_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_pc_sel_trg = \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_right == \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_pc_sel_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0_right == \Core_2stage.c_io_ctl_pc_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_pc_sel_no_xept_trg = \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_right == \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0_right == \Core_2stage.c_io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_rf_wen_trg = \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_right == \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_rf_wen_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0_right == \Core_2stage.c_io_ctl_rf_wen_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_stall_trg = \Core_2stage.c_io_ctl_stall_obs_trg_cond_right == \Core_2stage.c_io_ctl_stall_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_stall_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_stall_obs_trg_arg0_right == \Core_2stage.c_io_ctl_stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_ctl_wb_sel_trg = \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_right == \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_left && (! \Core_2stage.c_io_ctl_wb_sel_obs_trg_cond_right || ( \Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0_right == \Core_2stage.c_io_ctl_wb_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_br_eq_trg = \Core_2stage.c_io_dat_br_eq_obs_trg_cond_right == \Core_2stage.c_io_dat_br_eq_obs_trg_cond_left && (! \Core_2stage.c_io_dat_br_eq_obs_trg_cond_right || ( \Core_2stage.c_io_dat_br_eq_obs_trg_arg0_right == \Core_2stage.c_io_dat_br_eq_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_br_lt_trg = \Core_2stage.c_io_dat_br_lt_obs_trg_cond_right == \Core_2stage.c_io_dat_br_lt_obs_trg_cond_left && (! \Core_2stage.c_io_dat_br_lt_obs_trg_cond_right || ( \Core_2stage.c_io_dat_br_lt_obs_trg_arg0_right == \Core_2stage.c_io_dat_br_lt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_br_ltu_trg = \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_right == \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_left && (! \Core_2stage.c_io_dat_br_ltu_obs_trg_cond_right || ( \Core_2stage.c_io_dat_br_ltu_obs_trg_arg0_right == \Core_2stage.c_io_dat_br_ltu_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_csr_eret_trg = \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_right == \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_left && (! \Core_2stage.c_io_dat_csr_eret_obs_trg_cond_right || ( \Core_2stage.c_io_dat_csr_eret_obs_trg_arg0_right == \Core_2stage.c_io_dat_csr_eret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_csr_interrupt_trg = \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_right == \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_left && (! \Core_2stage.c_io_dat_csr_interrupt_obs_trg_cond_right || ( \Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0_right == \Core_2stage.c_io_dat_csr_interrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_data_misaligned_trg = \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_right == \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_left && (! \Core_2stage.c_io_dat_data_misaligned_obs_trg_cond_right || ( \Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0_right == \Core_2stage.c_io_dat_data_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_if_valid_resp_trg = \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_right == \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_left && (! \Core_2stage.c_io_dat_if_valid_resp_obs_trg_cond_right || ( \Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0_right == \Core_2stage.c_io_dat_if_valid_resp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_inst_trg = \Core_2stage.c_io_dat_inst_obs_trg_cond_right == \Core_2stage.c_io_dat_inst_obs_trg_cond_left && (! \Core_2stage.c_io_dat_inst_obs_trg_cond_right || ( \Core_2stage.c_io_dat_inst_obs_trg_arg0_right == \Core_2stage.c_io_dat_inst_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_inst_misaligned_trg = \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_right == \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_left && (! \Core_2stage.c_io_dat_inst_misaligned_obs_trg_cond_right || ( \Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0_right == \Core_2stage.c_io_dat_inst_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dat_mem_store_trg = \Core_2stage.c_io_dat_mem_store_obs_trg_cond_right == \Core_2stage.c_io_dat_mem_store_obs_trg_cond_left && (! \Core_2stage.c_io_dat_mem_store_obs_trg_cond_right || ( \Core_2stage.c_io_dat_mem_store_obs_trg_arg0_right == \Core_2stage.c_io_dat_mem_store_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dmem_req_bits_fcn_trg = \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_right == \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_left && (! \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_cond_right || ( \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0_right == \Core_2stage.c_io_dmem_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dmem_req_bits_typ_trg = \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_right == \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_left && (! \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_cond_right || ( \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0_right == \Core_2stage.c_io_dmem_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dmem_req_valid_trg = \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_right == \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_left && (! \Core_2stage.c_io_dmem_req_valid_obs_trg_cond_right || ( \Core_2stage.c_io_dmem_req_valid_obs_trg_arg0_right == \Core_2stage.c_io_dmem_req_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_dmem_resp_valid_trg = \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_right == \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_left && (! \Core_2stage.c_io_dmem_resp_valid_obs_trg_cond_right || ( \Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0_right == \Core_2stage.c_io_dmem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.c_io_imem_resp_valid_trg = \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_right == \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_left && (! \Core_2stage.c_io_imem_resp_valid_obs_trg_cond_right || ( \Core_2stage.c_io_imem_resp_valid_obs_trg_arg0_right == \Core_2stage.c_io_imem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.clock_trg = \Core_2stage.clock_obs_trg_cond_right == \Core_2stage.clock_obs_trg_cond_left && (! \Core_2stage.clock_obs_trg_cond_right || ( \Core_2stage.clock_obs_trg_arg0_right == \Core_2stage.clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_clock_trg = \Core_2stage.d_clock_obs_trg_cond_right == \Core_2stage.d_clock_obs_trg_cond_left && (! \Core_2stage.d_clock_obs_trg_cond_right || ( \Core_2stage.d_clock_obs_trg_arg0_right == \Core_2stage.d_clock_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_alu_fun_trg = \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_right == \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_alu_fun_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0_right == \Core_2stage.d_io_ctl_alu_fun_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_csr_cmd_trg = \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_right == \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_csr_cmd_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0_right == \Core_2stage.d_io_ctl_csr_cmd_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_exception_trg = \Core_2stage.d_io_ctl_exception_obs_trg_cond_right == \Core_2stage.d_io_ctl_exception_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_exception_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_exception_obs_trg_arg0_right == \Core_2stage.d_io_ctl_exception_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_exception_cause_trg = \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_right == \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_exception_cause_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0_right == \Core_2stage.d_io_ctl_exception_cause_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_if_kill_trg = \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_right == \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_if_kill_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_if_kill_obs_trg_arg0_right == \Core_2stage.d_io_ctl_if_kill_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_mem_fcn_trg = \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_right == \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_mem_fcn_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0_right == \Core_2stage.d_io_ctl_mem_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_mem_typ_trg = \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_right == \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_mem_typ_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0_right == \Core_2stage.d_io_ctl_mem_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_mem_val_trg = \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_right == \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_mem_val_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_mem_val_obs_trg_arg0_right == \Core_2stage.d_io_ctl_mem_val_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_op1_sel_trg = \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_right == \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_op1_sel_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0_right == \Core_2stage.d_io_ctl_op1_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_op2_sel_trg = \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_right == \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_op2_sel_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0_right == \Core_2stage.d_io_ctl_op2_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_pc_sel_trg = \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_right == \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_pc_sel_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0_right == \Core_2stage.d_io_ctl_pc_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_pc_sel_no_xept_trg = \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_right == \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0_right == \Core_2stage.d_io_ctl_pc_sel_no_xept_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_rf_wen_trg = \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_right == \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_rf_wen_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0_right == \Core_2stage.d_io_ctl_rf_wen_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_stall_trg = \Core_2stage.d_io_ctl_stall_obs_trg_cond_right == \Core_2stage.d_io_ctl_stall_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_stall_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_stall_obs_trg_arg0_right == \Core_2stage.d_io_ctl_stall_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_ctl_wb_sel_trg = \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_right == \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_left && (! \Core_2stage.d_io_ctl_wb_sel_obs_trg_cond_right || ( \Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0_right == \Core_2stage.d_io_ctl_wb_sel_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_br_eq_trg = \Core_2stage.d_io_dat_br_eq_obs_trg_cond_right == \Core_2stage.d_io_dat_br_eq_obs_trg_cond_left && (! \Core_2stage.d_io_dat_br_eq_obs_trg_cond_right || ( \Core_2stage.d_io_dat_br_eq_obs_trg_arg0_right == \Core_2stage.d_io_dat_br_eq_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_br_lt_trg = \Core_2stage.d_io_dat_br_lt_obs_trg_cond_right == \Core_2stage.d_io_dat_br_lt_obs_trg_cond_left && (! \Core_2stage.d_io_dat_br_lt_obs_trg_cond_right || ( \Core_2stage.d_io_dat_br_lt_obs_trg_arg0_right == \Core_2stage.d_io_dat_br_lt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_br_ltu_trg = \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_right == \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_left && (! \Core_2stage.d_io_dat_br_ltu_obs_trg_cond_right || ( \Core_2stage.d_io_dat_br_ltu_obs_trg_arg0_right == \Core_2stage.d_io_dat_br_ltu_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_csr_eret_trg = \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_right == \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_left && (! \Core_2stage.d_io_dat_csr_eret_obs_trg_cond_right || ( \Core_2stage.d_io_dat_csr_eret_obs_trg_arg0_right == \Core_2stage.d_io_dat_csr_eret_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_csr_interrupt_trg = \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_right == \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_left && (! \Core_2stage.d_io_dat_csr_interrupt_obs_trg_cond_right || ( \Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0_right == \Core_2stage.d_io_dat_csr_interrupt_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_data_misaligned_trg = \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_right == \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_left && (! \Core_2stage.d_io_dat_data_misaligned_obs_trg_cond_right || ( \Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0_right == \Core_2stage.d_io_dat_data_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_if_valid_resp_trg = \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_right == \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_left && (! \Core_2stage.d_io_dat_if_valid_resp_obs_trg_cond_right || ( \Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0_right == \Core_2stage.d_io_dat_if_valid_resp_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_inst_trg = \Core_2stage.d_io_dat_inst_obs_trg_cond_right == \Core_2stage.d_io_dat_inst_obs_trg_cond_left && (! \Core_2stage.d_io_dat_inst_obs_trg_cond_right || ( \Core_2stage.d_io_dat_inst_obs_trg_arg0_right == \Core_2stage.d_io_dat_inst_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_inst_misaligned_trg = \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_right == \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_left && (! \Core_2stage.d_io_dat_inst_misaligned_obs_trg_cond_right || ( \Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0_right == \Core_2stage.d_io_dat_inst_misaligned_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dat_mem_store_trg = \Core_2stage.d_io_dat_mem_store_obs_trg_cond_right == \Core_2stage.d_io_dat_mem_store_obs_trg_cond_left && (! \Core_2stage.d_io_dat_mem_store_obs_trg_cond_right || ( \Core_2stage.d_io_dat_mem_store_obs_trg_arg0_right == \Core_2stage.d_io_dat_mem_store_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dmem_req_bits_addr_trg = \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_right == \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_left && (! \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_cond_right || ( \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0_right == \Core_2stage.d_io_dmem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dmem_req_bits_data_trg = \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_right == \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_left && (! \Core_2stage.d_io_dmem_req_bits_data_obs_trg_cond_right || ( \Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0_right == \Core_2stage.d_io_dmem_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_dmem_resp_bits_data_trg = \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_right == \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_left && (! \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_cond_right || ( \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0_right == \Core_2stage.d_io_dmem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_hartid_trg = \Core_2stage.d_io_hartid_obs_trg_cond_right == \Core_2stage.d_io_hartid_obs_trg_cond_left && (! \Core_2stage.d_io_hartid_obs_trg_cond_right || ( \Core_2stage.d_io_hartid_obs_trg_arg0_right == \Core_2stage.d_io_hartid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_imem_req_bits_addr_trg = \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_right == \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_left && (! \Core_2stage.d_io_imem_req_bits_addr_obs_trg_cond_right || ( \Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0_right == \Core_2stage.d_io_imem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_imem_req_valid_trg = \Core_2stage.d_io_imem_req_valid_obs_trg_cond_right == \Core_2stage.d_io_imem_req_valid_obs_trg_cond_left && (! \Core_2stage.d_io_imem_req_valid_obs_trg_cond_right || ( \Core_2stage.d_io_imem_req_valid_obs_trg_arg0_right == \Core_2stage.d_io_imem_req_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_imem_resp_bits_data_trg = \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_right == \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_left && (! \Core_2stage.d_io_imem_resp_bits_data_obs_trg_cond_right || ( \Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0_right == \Core_2stage.d_io_imem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_imem_resp_valid_trg = \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_right == \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_left && (! \Core_2stage.d_io_imem_resp_valid_obs_trg_cond_right || ( \Core_2stage.d_io_imem_resp_valid_obs_trg_arg0_right == \Core_2stage.d_io_imem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_interrupt_debug_trg = \Core_2stage.d_io_interrupt_debug_obs_trg_cond_right == \Core_2stage.d_io_interrupt_debug_obs_trg_cond_left && (! \Core_2stage.d_io_interrupt_debug_obs_trg_cond_right || ( \Core_2stage.d_io_interrupt_debug_obs_trg_arg0_right == \Core_2stage.d_io_interrupt_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_interrupt_meip_trg = \Core_2stage.d_io_interrupt_meip_obs_trg_cond_right == \Core_2stage.d_io_interrupt_meip_obs_trg_cond_left && (! \Core_2stage.d_io_interrupt_meip_obs_trg_cond_right || ( \Core_2stage.d_io_interrupt_meip_obs_trg_arg0_right == \Core_2stage.d_io_interrupt_meip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_interrupt_msip_trg = \Core_2stage.d_io_interrupt_msip_obs_trg_cond_right == \Core_2stage.d_io_interrupt_msip_obs_trg_cond_left && (! \Core_2stage.d_io_interrupt_msip_obs_trg_cond_right || ( \Core_2stage.d_io_interrupt_msip_obs_trg_arg0_right == \Core_2stage.d_io_interrupt_msip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_interrupt_mtip_trg = \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_right == \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_left && (! \Core_2stage.d_io_interrupt_mtip_obs_trg_cond_right || ( \Core_2stage.d_io_interrupt_mtip_obs_trg_arg0_right == \Core_2stage.d_io_interrupt_mtip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_io_reset_vector_trg = \Core_2stage.d_io_reset_vector_obs_trg_cond_right == \Core_2stage.d_io_reset_vector_obs_trg_cond_left && (! \Core_2stage.d_io_reset_vector_obs_trg_cond_right || ( \Core_2stage.d_io_reset_vector_obs_trg_arg0_right == \Core_2stage.d_io_reset_vector_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.d_reset_trg = \Core_2stage.d_reset_obs_trg_cond_right == \Core_2stage.d_reset_obs_trg_cond_left && (! \Core_2stage.d_reset_obs_trg_cond_right || ( \Core_2stage.d_reset_obs_trg_arg0_right == \Core_2stage.d_reset_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_req_bits_addr_trg = \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_right == \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_left && (! \Core_2stage.io_dmem_req_bits_addr_obs_trg_cond_right || ( \Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0_right == \Core_2stage.io_dmem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_req_bits_data_trg = \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_right == \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_left && (! \Core_2stage.io_dmem_req_bits_data_obs_trg_cond_right || ( \Core_2stage.io_dmem_req_bits_data_obs_trg_arg0_right == \Core_2stage.io_dmem_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_req_bits_fcn_trg = \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right == \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_left && (! \Core_2stage.io_dmem_req_bits_fcn_obs_trg_cond_right || ( \Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_right == \Core_2stage.io_dmem_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_req_bits_typ_trg = \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_right == \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_left && (! \Core_2stage.io_dmem_req_bits_typ_obs_trg_cond_right || ( \Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0_right == \Core_2stage.io_dmem_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_req_valid_trg = \Core_2stage.io_dmem_req_valid_obs_trg_cond_right == \Core_2stage.io_dmem_req_valid_obs_trg_cond_left && (! \Core_2stage.io_dmem_req_valid_obs_trg_cond_right || ( \Core_2stage.io_dmem_req_valid_obs_trg_arg0_right == \Core_2stage.io_dmem_req_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_resp_bits_data_trg = \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_right == \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_left && (! \Core_2stage.io_dmem_resp_bits_data_obs_trg_cond_right || ( \Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0_right == \Core_2stage.io_dmem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_dmem_resp_valid_trg = \Core_2stage.io_dmem_resp_valid_obs_trg_cond_right == \Core_2stage.io_dmem_resp_valid_obs_trg_cond_left && (! \Core_2stage.io_dmem_resp_valid_obs_trg_cond_right || ( \Core_2stage.io_dmem_resp_valid_obs_trg_arg0_right == \Core_2stage.io_dmem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_hartid_trg = \Core_2stage.io_hartid_obs_trg_cond_right == \Core_2stage.io_hartid_obs_trg_cond_left && (! \Core_2stage.io_hartid_obs_trg_cond_right || ( \Core_2stage.io_hartid_obs_trg_arg0_right == \Core_2stage.io_hartid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_imem_req_bits_addr_trg = \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_right == \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_left && (! \Core_2stage.io_imem_req_bits_addr_obs_trg_cond_right || ( \Core_2stage.io_imem_req_bits_addr_obs_trg_arg0_right == \Core_2stage.io_imem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_imem_req_bits_addr_state_invariant_trg = \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right == \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_left && (! \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_cond_right || ( \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right == \Core_2stage.io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_imem_req_valid_trg = \Core_2stage.io_imem_req_valid_obs_trg_cond_right == \Core_2stage.io_imem_req_valid_obs_trg_cond_left && (! \Core_2stage.io_imem_req_valid_obs_trg_cond_right || ( \Core_2stage.io_imem_req_valid_obs_trg_arg0_right == \Core_2stage.io_imem_req_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_imem_resp_bits_data_trg = \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_right == \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_left && (! \Core_2stage.io_imem_resp_bits_data_obs_trg_cond_right || ( \Core_2stage.io_imem_resp_bits_data_obs_trg_arg0_right == \Core_2stage.io_imem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_imem_resp_bits_data_state_invariant_trg = \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right == \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_left && (! \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_cond_right || ( \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right == \Core_2stage.io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_imem_resp_valid_trg = \Core_2stage.io_imem_resp_valid_obs_trg_cond_right == \Core_2stage.io_imem_resp_valid_obs_trg_cond_left && (! \Core_2stage.io_imem_resp_valid_obs_trg_cond_right || ( \Core_2stage.io_imem_resp_valid_obs_trg_arg0_right == \Core_2stage.io_imem_resp_valid_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_interrupt_debug_trg = \Core_2stage.io_interrupt_debug_obs_trg_cond_right == \Core_2stage.io_interrupt_debug_obs_trg_cond_left && (! \Core_2stage.io_interrupt_debug_obs_trg_cond_right || ( \Core_2stage.io_interrupt_debug_obs_trg_arg0_right == \Core_2stage.io_interrupt_debug_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_interrupt_meip_trg = \Core_2stage.io_interrupt_meip_obs_trg_cond_right == \Core_2stage.io_interrupt_meip_obs_trg_cond_left && (! \Core_2stage.io_interrupt_meip_obs_trg_cond_right || ( \Core_2stage.io_interrupt_meip_obs_trg_arg0_right == \Core_2stage.io_interrupt_meip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_interrupt_msip_trg = \Core_2stage.io_interrupt_msip_obs_trg_cond_right == \Core_2stage.io_interrupt_msip_obs_trg_cond_left && (! \Core_2stage.io_interrupt_msip_obs_trg_cond_right || ( \Core_2stage.io_interrupt_msip_obs_trg_arg0_right == \Core_2stage.io_interrupt_msip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_interrupt_mtip_trg = \Core_2stage.io_interrupt_mtip_obs_trg_cond_right == \Core_2stage.io_interrupt_mtip_obs_trg_cond_left && (! \Core_2stage.io_interrupt_mtip_obs_trg_cond_right || ( \Core_2stage.io_interrupt_mtip_obs_trg_arg0_right == \Core_2stage.io_interrupt_mtip_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.io_reset_vector_trg = \Core_2stage.io_reset_vector_obs_trg_cond_right == \Core_2stage.io_reset_vector_obs_trg_cond_left && (! \Core_2stage.io_reset_vector_obs_trg_cond_right || ( \Core_2stage.io_reset_vector_obs_trg_arg0_right == \Core_2stage.io_reset_vector_obs_trg_arg0_left ) ) ;
	wire \Core_2stage.reset_trg = \Core_2stage.reset_obs_trg_cond_right == \Core_2stage.reset_obs_trg_cond_left && (! \Core_2stage.reset_obs_trg_cond_right || ( \Core_2stage.reset_obs_trg_arg0_right == \Core_2stage.reset_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0._in_range_T_trg = \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_right == \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0._in_range_T_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0_right == \SodorRequestRouter_2stage_0._in_range_T_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0._in_range_T_1_trg = \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_right == \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0_right == \SodorRequestRouter_2stage_0._in_range_T_1_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0._in_range_T_3_trg = \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_right == \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0_right == \SodorRequestRouter_2stage_0._in_range_T_3_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_trg = \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_right == \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0_right == \SodorRequestRouter_2stage_0._resp_in_range_T_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_1_trg = \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_right == \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0_right == \SodorRequestRouter_2stage_0._resp_in_range_T_1_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0._resp_in_range_T_3_trg = \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_right == \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0_right == \SodorRequestRouter_2stage_0._resp_in_range_T_3_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.in_range_trg = \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_right == \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.in_range_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.in_range_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.in_range_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_trg = \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_trg = \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_trg = \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_trg = \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_req_valid_trg = \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_req_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_trg = \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_corePort_resp_valid_trg = \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_corePort_resp_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_trg = \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_trg = \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_trg = \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_trg = \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_req_valid_trg = \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_req_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_trg = \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_trg = \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_respAddress_trg = \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_respAddress_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_trg = \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_trg = \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_trg = \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_trg = \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_trg = \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_trg = \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_trg = \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_0.resp_in_range_trg = \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_right == \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_left && (! \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_cond_right || ( \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0_right == \SodorRequestRouter_2stage_0.resp_in_range_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1._in_range_T_trg = \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_right == \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1._in_range_T_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0_right == \SodorRequestRouter_2stage_1._in_range_T_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1._in_range_T_1_trg = \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_right == \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0_right == \SodorRequestRouter_2stage_1._in_range_T_1_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1._in_range_T_3_trg = \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_right == \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0_right == \SodorRequestRouter_2stage_1._in_range_T_3_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_trg = \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_right == \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0_right == \SodorRequestRouter_2stage_1._resp_in_range_T_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_1_trg = \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_right == \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0_right == \SodorRequestRouter_2stage_1._resp_in_range_T_1_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1._resp_in_range_T_3_trg = \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_right == \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0_right == \SodorRequestRouter_2stage_1._resp_in_range_T_3_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.in_range_trg = \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_right == \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.in_range_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.in_range_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.in_range_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_trg = \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_trg = \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_trg = \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_trg = \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_req_valid_trg = \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_req_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_trg = \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_corePort_resp_valid_trg = \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_corePort_resp_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_trg = \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_trg = \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_trg = \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_trg = \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_req_valid_trg = \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_req_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_trg = \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_trg = \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_respAddress_trg = \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_respAddress_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_trg = \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_trg = \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_trg = \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_trg = \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_trg = \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_trg = \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_trg = \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_right == \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire \SodorRequestRouter_2stage_1.resp_in_range_trg = \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_right == \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_left && (! \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_cond_right || ( \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0_right == \SodorRequestRouter_2stage_1.resp_in_range_obs_trg_arg0_left ) ) ;
	wire clock_trg = clock_obs_trg_cond_right == clock_obs_trg_cond_left && (! clock_obs_trg_cond_right || ( clock_obs_trg_arg0_right == clock_obs_trg_arg0_left ) ) ;
	wire core_clock_trg = core_clock_obs_trg_cond_right == core_clock_obs_trg_cond_left && (! core_clock_obs_trg_cond_right || ( core_clock_obs_trg_arg0_right == core_clock_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_req_bits_addr_trg = core_io_dmem_req_bits_addr_obs_trg_cond_right == core_io_dmem_req_bits_addr_obs_trg_cond_left && (! core_io_dmem_req_bits_addr_obs_trg_cond_right || ( core_io_dmem_req_bits_addr_obs_trg_arg0_right == core_io_dmem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_req_bits_data_trg = core_io_dmem_req_bits_data_obs_trg_cond_right == core_io_dmem_req_bits_data_obs_trg_cond_left && (! core_io_dmem_req_bits_data_obs_trg_cond_right || ( core_io_dmem_req_bits_data_obs_trg_arg0_right == core_io_dmem_req_bits_data_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_req_bits_fcn_trg = core_io_dmem_req_bits_fcn_obs_trg_cond_right == core_io_dmem_req_bits_fcn_obs_trg_cond_left && (! core_io_dmem_req_bits_fcn_obs_trg_cond_right || ( core_io_dmem_req_bits_fcn_obs_trg_arg0_right == core_io_dmem_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_req_bits_typ_trg = core_io_dmem_req_bits_typ_obs_trg_cond_right == core_io_dmem_req_bits_typ_obs_trg_cond_left && (! core_io_dmem_req_bits_typ_obs_trg_cond_right || ( core_io_dmem_req_bits_typ_obs_trg_arg0_right == core_io_dmem_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_req_valid_trg = core_io_dmem_req_valid_obs_trg_cond_right == core_io_dmem_req_valid_obs_trg_cond_left && (! core_io_dmem_req_valid_obs_trg_cond_right || ( core_io_dmem_req_valid_obs_trg_arg0_right == core_io_dmem_req_valid_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_resp_bits_data_trg = core_io_dmem_resp_bits_data_obs_trg_cond_right == core_io_dmem_resp_bits_data_obs_trg_cond_left && (! core_io_dmem_resp_bits_data_obs_trg_cond_right || ( core_io_dmem_resp_bits_data_obs_trg_arg0_right == core_io_dmem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire core_io_dmem_resp_valid_trg = core_io_dmem_resp_valid_obs_trg_cond_right == core_io_dmem_resp_valid_obs_trg_cond_left && (! core_io_dmem_resp_valid_obs_trg_cond_right || ( core_io_dmem_resp_valid_obs_trg_arg0_right == core_io_dmem_resp_valid_obs_trg_arg0_left ) ) ;
	wire core_io_hartid_trg = core_io_hartid_obs_trg_cond_right == core_io_hartid_obs_trg_cond_left && (! core_io_hartid_obs_trg_cond_right || ( core_io_hartid_obs_trg_arg0_right == core_io_hartid_obs_trg_arg0_left ) ) ;
	wire core_io_imem_req_bits_addr_trg = core_io_imem_req_bits_addr_obs_trg_cond_right == core_io_imem_req_bits_addr_obs_trg_cond_left && (! core_io_imem_req_bits_addr_obs_trg_cond_right || ( core_io_imem_req_bits_addr_obs_trg_arg0_right == core_io_imem_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire core_io_imem_req_valid_trg = core_io_imem_req_valid_obs_trg_cond_right == core_io_imem_req_valid_obs_trg_cond_left && (! core_io_imem_req_valid_obs_trg_cond_right || ( core_io_imem_req_valid_obs_trg_arg0_right == core_io_imem_req_valid_obs_trg_arg0_left ) ) ;
	wire core_io_imem_resp_bits_data_trg = core_io_imem_resp_bits_data_obs_trg_cond_right == core_io_imem_resp_bits_data_obs_trg_cond_left && (! core_io_imem_resp_bits_data_obs_trg_cond_right || ( core_io_imem_resp_bits_data_obs_trg_arg0_right == core_io_imem_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire core_io_imem_resp_valid_trg = core_io_imem_resp_valid_obs_trg_cond_right == core_io_imem_resp_valid_obs_trg_cond_left && (! core_io_imem_resp_valid_obs_trg_cond_right || ( core_io_imem_resp_valid_obs_trg_arg0_right == core_io_imem_resp_valid_obs_trg_arg0_left ) ) ;
	wire core_io_interrupt_debug_trg = core_io_interrupt_debug_obs_trg_cond_right == core_io_interrupt_debug_obs_trg_cond_left && (! core_io_interrupt_debug_obs_trg_cond_right || ( core_io_interrupt_debug_obs_trg_arg0_right == core_io_interrupt_debug_obs_trg_arg0_left ) ) ;
	wire core_io_interrupt_meip_trg = core_io_interrupt_meip_obs_trg_cond_right == core_io_interrupt_meip_obs_trg_cond_left && (! core_io_interrupt_meip_obs_trg_cond_right || ( core_io_interrupt_meip_obs_trg_arg0_right == core_io_interrupt_meip_obs_trg_arg0_left ) ) ;
	wire core_io_interrupt_msip_trg = core_io_interrupt_msip_obs_trg_cond_right == core_io_interrupt_msip_obs_trg_cond_left && (! core_io_interrupt_msip_obs_trg_cond_right || ( core_io_interrupt_msip_obs_trg_arg0_right == core_io_interrupt_msip_obs_trg_arg0_left ) ) ;
	wire core_io_interrupt_mtip_trg = core_io_interrupt_mtip_obs_trg_cond_right == core_io_interrupt_mtip_obs_trg_cond_left && (! core_io_interrupt_mtip_obs_trg_cond_right || ( core_io_interrupt_mtip_obs_trg_arg0_right == core_io_interrupt_mtip_obs_trg_arg0_left ) ) ;
	wire core_io_reset_vector_trg = core_io_reset_vector_obs_trg_cond_right == core_io_reset_vector_obs_trg_cond_left && (! core_io_reset_vector_obs_trg_cond_right || ( core_io_reset_vector_obs_trg_arg0_right == core_io_reset_vector_obs_trg_arg0_left ) ) ;
	wire core_reset_trg = core_reset_obs_trg_cond_right == core_reset_obs_trg_cond_left && (! core_reset_obs_trg_cond_right || ( core_reset_obs_trg_arg0_right == core_reset_obs_trg_arg0_left ) ) ;
	wire io_debug_port_req_bits_addr_trg = io_debug_port_req_bits_addr_obs_trg_cond_right == io_debug_port_req_bits_addr_obs_trg_cond_left && (! io_debug_port_req_bits_addr_obs_trg_cond_right || ( io_debug_port_req_bits_addr_obs_trg_arg0_right == io_debug_port_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire io_debug_port_req_bits_data_trg = io_debug_port_req_bits_data_obs_trg_cond_right == io_debug_port_req_bits_data_obs_trg_cond_left && (! io_debug_port_req_bits_data_obs_trg_cond_right || ( io_debug_port_req_bits_data_obs_trg_arg0_right == io_debug_port_req_bits_data_obs_trg_arg0_left ) ) ;
	wire io_debug_port_req_bits_fcn_trg = io_debug_port_req_bits_fcn_obs_trg_cond_right == io_debug_port_req_bits_fcn_obs_trg_cond_left && (! io_debug_port_req_bits_fcn_obs_trg_cond_right || ( io_debug_port_req_bits_fcn_obs_trg_arg0_right == io_debug_port_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire io_debug_port_req_bits_typ_trg = io_debug_port_req_bits_typ_obs_trg_cond_right == io_debug_port_req_bits_typ_obs_trg_cond_left && (! io_debug_port_req_bits_typ_obs_trg_cond_right || ( io_debug_port_req_bits_typ_obs_trg_arg0_right == io_debug_port_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire io_debug_port_req_valid_trg = io_debug_port_req_valid_obs_trg_cond_right == io_debug_port_req_valid_obs_trg_cond_left && (! io_debug_port_req_valid_obs_trg_cond_right || ( io_debug_port_req_valid_obs_trg_arg0_right == io_debug_port_req_valid_obs_trg_arg0_left ) ) ;
	wire io_debug_port_resp_bits_data_trg = io_debug_port_resp_bits_data_obs_trg_cond_right == io_debug_port_resp_bits_data_obs_trg_cond_left && (! io_debug_port_resp_bits_data_obs_trg_cond_right || ( io_debug_port_resp_bits_data_obs_trg_arg0_right == io_debug_port_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire io_debug_port_resp_valid_trg = io_debug_port_resp_valid_obs_trg_cond_right == io_debug_port_resp_valid_obs_trg_cond_left && (! io_debug_port_resp_valid_obs_trg_cond_right || ( io_debug_port_resp_valid_obs_trg_arg0_right == io_debug_port_resp_valid_obs_trg_arg0_left ) ) ;
	wire io_hartid_trg = io_hartid_obs_trg_cond_right == io_hartid_obs_trg_cond_left && (! io_hartid_obs_trg_cond_right || ( io_hartid_obs_trg_arg0_right == io_hartid_obs_trg_arg0_left ) ) ;
	wire io_imem_req_bits_addr_state_invariant_trg = io_imem_req_bits_addr_state_invariant_obs_trg_cond_right == io_imem_req_bits_addr_state_invariant_obs_trg_cond_left && (! io_imem_req_bits_addr_state_invariant_obs_trg_cond_right || ( io_imem_req_bits_addr_state_invariant_obs_trg_arg0_right == io_imem_req_bits_addr_state_invariant_obs_trg_arg0_left ) ) ;
	wire io_imem_resp_bits_data_state_invariant_trg = io_imem_resp_bits_data_state_invariant_obs_trg_cond_right == io_imem_resp_bits_data_state_invariant_obs_trg_cond_left && (! io_imem_resp_bits_data_state_invariant_obs_trg_cond_right || ( io_imem_resp_bits_data_state_invariant_obs_trg_arg0_right == io_imem_resp_bits_data_state_invariant_obs_trg_arg0_left ) ) ;
	wire io_interrupt_debug_trg = io_interrupt_debug_obs_trg_cond_right == io_interrupt_debug_obs_trg_cond_left && (! io_interrupt_debug_obs_trg_cond_right || ( io_interrupt_debug_obs_trg_arg0_right == io_interrupt_debug_obs_trg_arg0_left ) ) ;
	wire io_interrupt_meip_trg = io_interrupt_meip_obs_trg_cond_right == io_interrupt_meip_obs_trg_cond_left && (! io_interrupt_meip_obs_trg_cond_right || ( io_interrupt_meip_obs_trg_arg0_right == io_interrupt_meip_obs_trg_arg0_left ) ) ;
	wire io_interrupt_msip_trg = io_interrupt_msip_obs_trg_cond_right == io_interrupt_msip_obs_trg_cond_left && (! io_interrupt_msip_obs_trg_cond_right || ( io_interrupt_msip_obs_trg_arg0_right == io_interrupt_msip_obs_trg_arg0_left ) ) ;
	wire io_interrupt_mtip_trg = io_interrupt_mtip_obs_trg_cond_right == io_interrupt_mtip_obs_trg_cond_left && (! io_interrupt_mtip_obs_trg_cond_right || ( io_interrupt_mtip_obs_trg_arg0_right == io_interrupt_mtip_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_req_bits_addr_trg = io_master_port_0_req_bits_addr_obs_trg_cond_right == io_master_port_0_req_bits_addr_obs_trg_cond_left && (! io_master_port_0_req_bits_addr_obs_trg_cond_right || ( io_master_port_0_req_bits_addr_obs_trg_arg0_right == io_master_port_0_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_req_bits_data_trg = io_master_port_0_req_bits_data_obs_trg_cond_right == io_master_port_0_req_bits_data_obs_trg_cond_left && (! io_master_port_0_req_bits_data_obs_trg_cond_right || ( io_master_port_0_req_bits_data_obs_trg_arg0_right == io_master_port_0_req_bits_data_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_req_bits_fcn_trg = io_master_port_0_req_bits_fcn_obs_trg_cond_right == io_master_port_0_req_bits_fcn_obs_trg_cond_left && (! io_master_port_0_req_bits_fcn_obs_trg_cond_right || ( io_master_port_0_req_bits_fcn_obs_trg_arg0_right == io_master_port_0_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_req_bits_typ_trg = io_master_port_0_req_bits_typ_obs_trg_cond_right == io_master_port_0_req_bits_typ_obs_trg_cond_left && (! io_master_port_0_req_bits_typ_obs_trg_cond_right || ( io_master_port_0_req_bits_typ_obs_trg_arg0_right == io_master_port_0_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_req_valid_trg = io_master_port_0_req_valid_obs_trg_cond_right == io_master_port_0_req_valid_obs_trg_cond_left && (! io_master_port_0_req_valid_obs_trg_cond_right || ( io_master_port_0_req_valid_obs_trg_arg0_right == io_master_port_0_req_valid_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_resp_bits_data_trg = io_master_port_0_resp_bits_data_obs_trg_cond_right == io_master_port_0_resp_bits_data_obs_trg_cond_left && (! io_master_port_0_resp_bits_data_obs_trg_cond_right || ( io_master_port_0_resp_bits_data_obs_trg_arg0_right == io_master_port_0_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire io_master_port_0_resp_valid_trg = io_master_port_0_resp_valid_obs_trg_cond_right == io_master_port_0_resp_valid_obs_trg_cond_left && (! io_master_port_0_resp_valid_obs_trg_cond_right || ( io_master_port_0_resp_valid_obs_trg_arg0_right == io_master_port_0_resp_valid_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_req_bits_addr_trg = io_master_port_1_req_bits_addr_obs_trg_cond_right == io_master_port_1_req_bits_addr_obs_trg_cond_left && (! io_master_port_1_req_bits_addr_obs_trg_cond_right || ( io_master_port_1_req_bits_addr_obs_trg_arg0_right == io_master_port_1_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_req_bits_data_trg = io_master_port_1_req_bits_data_obs_trg_cond_right == io_master_port_1_req_bits_data_obs_trg_cond_left && (! io_master_port_1_req_bits_data_obs_trg_cond_right || ( io_master_port_1_req_bits_data_obs_trg_arg0_right == io_master_port_1_req_bits_data_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_req_bits_fcn_trg = io_master_port_1_req_bits_fcn_obs_trg_cond_right == io_master_port_1_req_bits_fcn_obs_trg_cond_left && (! io_master_port_1_req_bits_fcn_obs_trg_cond_right || ( io_master_port_1_req_bits_fcn_obs_trg_arg0_right == io_master_port_1_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_req_bits_typ_trg = io_master_port_1_req_bits_typ_obs_trg_cond_right == io_master_port_1_req_bits_typ_obs_trg_cond_left && (! io_master_port_1_req_bits_typ_obs_trg_cond_right || ( io_master_port_1_req_bits_typ_obs_trg_arg0_right == io_master_port_1_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_req_valid_trg = io_master_port_1_req_valid_obs_trg_cond_right == io_master_port_1_req_valid_obs_trg_cond_left && (! io_master_port_1_req_valid_obs_trg_cond_right || ( io_master_port_1_req_valid_obs_trg_arg0_right == io_master_port_1_req_valid_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_resp_bits_data_trg = io_master_port_1_resp_bits_data_obs_trg_cond_right == io_master_port_1_resp_bits_data_obs_trg_cond_left && (! io_master_port_1_resp_bits_data_obs_trg_cond_right || ( io_master_port_1_resp_bits_data_obs_trg_arg0_right == io_master_port_1_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire io_master_port_1_resp_valid_trg = io_master_port_1_resp_valid_obs_trg_cond_right == io_master_port_1_resp_valid_obs_trg_cond_left && (! io_master_port_1_resp_valid_obs_trg_cond_right || ( io_master_port_1_resp_valid_obs_trg_arg0_right == io_master_port_1_resp_valid_obs_trg_arg0_left ) ) ;
	wire io_reset_vector_trg = io_reset_vector_obs_trg_cond_right == io_reset_vector_obs_trg_cond_left && (! io_reset_vector_obs_trg_cond_right || ( io_reset_vector_obs_trg_arg0_right == io_reset_vector_obs_trg_arg0_left ) ) ;
	wire memory_clock_trg = memory_clock_obs_trg_cond_right == memory_clock_obs_trg_cond_left && (! memory_clock_obs_trg_cond_right || ( memory_clock_obs_trg_arg0_right == memory_clock_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_req_bits_addr_trg = memory_io_core_ports_0_req_bits_addr_obs_trg_cond_right == memory_io_core_ports_0_req_bits_addr_obs_trg_cond_left && (! memory_io_core_ports_0_req_bits_addr_obs_trg_cond_right || ( memory_io_core_ports_0_req_bits_addr_obs_trg_arg0_right == memory_io_core_ports_0_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_req_bits_data_trg = memory_io_core_ports_0_req_bits_data_obs_trg_cond_right == memory_io_core_ports_0_req_bits_data_obs_trg_cond_left && (! memory_io_core_ports_0_req_bits_data_obs_trg_cond_right || ( memory_io_core_ports_0_req_bits_data_obs_trg_arg0_right == memory_io_core_ports_0_req_bits_data_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_req_bits_fcn_trg = memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_right == memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_left && (! memory_io_core_ports_0_req_bits_fcn_obs_trg_cond_right || ( memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0_right == memory_io_core_ports_0_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_req_bits_typ_trg = memory_io_core_ports_0_req_bits_typ_obs_trg_cond_right == memory_io_core_ports_0_req_bits_typ_obs_trg_cond_left && (! memory_io_core_ports_0_req_bits_typ_obs_trg_cond_right || ( memory_io_core_ports_0_req_bits_typ_obs_trg_arg0_right == memory_io_core_ports_0_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_req_valid_trg = memory_io_core_ports_0_req_valid_obs_trg_cond_right == memory_io_core_ports_0_req_valid_obs_trg_cond_left && (! memory_io_core_ports_0_req_valid_obs_trg_cond_right || ( memory_io_core_ports_0_req_valid_obs_trg_arg0_right == memory_io_core_ports_0_req_valid_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_resp_bits_data_trg = memory_io_core_ports_0_resp_bits_data_obs_trg_cond_right == memory_io_core_ports_0_resp_bits_data_obs_trg_cond_left && (! memory_io_core_ports_0_resp_bits_data_obs_trg_cond_right || ( memory_io_core_ports_0_resp_bits_data_obs_trg_arg0_right == memory_io_core_ports_0_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_0_resp_valid_trg = memory_io_core_ports_0_resp_valid_obs_trg_cond_right == memory_io_core_ports_0_resp_valid_obs_trg_cond_left && (! memory_io_core_ports_0_resp_valid_obs_trg_cond_right || ( memory_io_core_ports_0_resp_valid_obs_trg_arg0_right == memory_io_core_ports_0_resp_valid_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_1_req_bits_addr_trg = memory_io_core_ports_1_req_bits_addr_obs_trg_cond_right == memory_io_core_ports_1_req_bits_addr_obs_trg_cond_left && (! memory_io_core_ports_1_req_bits_addr_obs_trg_cond_right || ( memory_io_core_ports_1_req_bits_addr_obs_trg_arg0_right == memory_io_core_ports_1_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_1_req_bits_typ_trg = memory_io_core_ports_1_req_bits_typ_obs_trg_cond_right == memory_io_core_ports_1_req_bits_typ_obs_trg_cond_left && (! memory_io_core_ports_1_req_bits_typ_obs_trg_cond_right || ( memory_io_core_ports_1_req_bits_typ_obs_trg_arg0_right == memory_io_core_ports_1_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_1_req_valid_trg = memory_io_core_ports_1_req_valid_obs_trg_cond_right == memory_io_core_ports_1_req_valid_obs_trg_cond_left && (! memory_io_core_ports_1_req_valid_obs_trg_cond_right || ( memory_io_core_ports_1_req_valid_obs_trg_arg0_right == memory_io_core_ports_1_req_valid_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_1_resp_bits_data_trg = memory_io_core_ports_1_resp_bits_data_obs_trg_cond_right == memory_io_core_ports_1_resp_bits_data_obs_trg_cond_left && (! memory_io_core_ports_1_resp_bits_data_obs_trg_cond_right || ( memory_io_core_ports_1_resp_bits_data_obs_trg_arg0_right == memory_io_core_ports_1_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire memory_io_core_ports_1_resp_valid_trg = memory_io_core_ports_1_resp_valid_obs_trg_cond_right == memory_io_core_ports_1_resp_valid_obs_trg_cond_left && (! memory_io_core_ports_1_resp_valid_obs_trg_cond_right || ( memory_io_core_ports_1_resp_valid_obs_trg_arg0_right == memory_io_core_ports_1_resp_valid_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_req_bits_addr_trg = memory_io_debug_port_req_bits_addr_obs_trg_cond_right == memory_io_debug_port_req_bits_addr_obs_trg_cond_left && (! memory_io_debug_port_req_bits_addr_obs_trg_cond_right || ( memory_io_debug_port_req_bits_addr_obs_trg_arg0_right == memory_io_debug_port_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_req_bits_data_trg = memory_io_debug_port_req_bits_data_obs_trg_cond_right == memory_io_debug_port_req_bits_data_obs_trg_cond_left && (! memory_io_debug_port_req_bits_data_obs_trg_cond_right || ( memory_io_debug_port_req_bits_data_obs_trg_arg0_right == memory_io_debug_port_req_bits_data_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_req_bits_fcn_trg = memory_io_debug_port_req_bits_fcn_obs_trg_cond_right == memory_io_debug_port_req_bits_fcn_obs_trg_cond_left && (! memory_io_debug_port_req_bits_fcn_obs_trg_cond_right || ( memory_io_debug_port_req_bits_fcn_obs_trg_arg0_right == memory_io_debug_port_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_req_bits_typ_trg = memory_io_debug_port_req_bits_typ_obs_trg_cond_right == memory_io_debug_port_req_bits_typ_obs_trg_cond_left && (! memory_io_debug_port_req_bits_typ_obs_trg_cond_right || ( memory_io_debug_port_req_bits_typ_obs_trg_arg0_right == memory_io_debug_port_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_req_valid_trg = memory_io_debug_port_req_valid_obs_trg_cond_right == memory_io_debug_port_req_valid_obs_trg_cond_left && (! memory_io_debug_port_req_valid_obs_trg_cond_right || ( memory_io_debug_port_req_valid_obs_trg_arg0_right == memory_io_debug_port_req_valid_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_resp_bits_data_trg = memory_io_debug_port_resp_bits_data_obs_trg_cond_right == memory_io_debug_port_resp_bits_data_obs_trg_cond_left && (! memory_io_debug_port_resp_bits_data_obs_trg_cond_right || ( memory_io_debug_port_resp_bits_data_obs_trg_arg0_right == memory_io_debug_port_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire memory_io_debug_port_resp_valid_trg = memory_io_debug_port_resp_valid_obs_trg_cond_right == memory_io_debug_port_resp_valid_obs_trg_cond_left && (! memory_io_debug_port_resp_valid_obs_trg_cond_right || ( memory_io_debug_port_resp_valid_obs_trg_arg0_right == memory_io_debug_port_resp_valid_obs_trg_arg0_left ) ) ;
	wire reset_trg = reset_obs_trg_cond_right == reset_obs_trg_cond_left && (! reset_obs_trg_cond_right || ( reset_obs_trg_arg0_right == reset_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_req_bits_addr_trg = router_1_io_corePort_req_bits_addr_obs_trg_cond_right == router_1_io_corePort_req_bits_addr_obs_trg_cond_left && (! router_1_io_corePort_req_bits_addr_obs_trg_cond_right || ( router_1_io_corePort_req_bits_addr_obs_trg_arg0_right == router_1_io_corePort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_req_bits_data_trg = router_1_io_corePort_req_bits_data_obs_trg_cond_right == router_1_io_corePort_req_bits_data_obs_trg_cond_left && (! router_1_io_corePort_req_bits_data_obs_trg_cond_right || ( router_1_io_corePort_req_bits_data_obs_trg_arg0_right == router_1_io_corePort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_req_bits_fcn_trg = router_1_io_corePort_req_bits_fcn_obs_trg_cond_right == router_1_io_corePort_req_bits_fcn_obs_trg_cond_left && (! router_1_io_corePort_req_bits_fcn_obs_trg_cond_right || ( router_1_io_corePort_req_bits_fcn_obs_trg_arg0_right == router_1_io_corePort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_req_bits_typ_trg = router_1_io_corePort_req_bits_typ_obs_trg_cond_right == router_1_io_corePort_req_bits_typ_obs_trg_cond_left && (! router_1_io_corePort_req_bits_typ_obs_trg_cond_right || ( router_1_io_corePort_req_bits_typ_obs_trg_arg0_right == router_1_io_corePort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_req_valid_trg = router_1_io_corePort_req_valid_obs_trg_cond_right == router_1_io_corePort_req_valid_obs_trg_cond_left && (! router_1_io_corePort_req_valid_obs_trg_cond_right || ( router_1_io_corePort_req_valid_obs_trg_arg0_right == router_1_io_corePort_req_valid_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_resp_bits_data_trg = router_1_io_corePort_resp_bits_data_obs_trg_cond_right == router_1_io_corePort_resp_bits_data_obs_trg_cond_left && (! router_1_io_corePort_resp_bits_data_obs_trg_cond_right || ( router_1_io_corePort_resp_bits_data_obs_trg_arg0_right == router_1_io_corePort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire router_1_io_corePort_resp_valid_trg = router_1_io_corePort_resp_valid_obs_trg_cond_right == router_1_io_corePort_resp_valid_obs_trg_cond_left && (! router_1_io_corePort_resp_valid_obs_trg_cond_right || ( router_1_io_corePort_resp_valid_obs_trg_arg0_right == router_1_io_corePort_resp_valid_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_req_bits_addr_trg = router_1_io_masterPort_req_bits_addr_obs_trg_cond_right == router_1_io_masterPort_req_bits_addr_obs_trg_cond_left && (! router_1_io_masterPort_req_bits_addr_obs_trg_cond_right || ( router_1_io_masterPort_req_bits_addr_obs_trg_arg0_right == router_1_io_masterPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_req_bits_data_trg = router_1_io_masterPort_req_bits_data_obs_trg_cond_right == router_1_io_masterPort_req_bits_data_obs_trg_cond_left && (! router_1_io_masterPort_req_bits_data_obs_trg_cond_right || ( router_1_io_masterPort_req_bits_data_obs_trg_arg0_right == router_1_io_masterPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_req_bits_fcn_trg = router_1_io_masterPort_req_bits_fcn_obs_trg_cond_right == router_1_io_masterPort_req_bits_fcn_obs_trg_cond_left && (! router_1_io_masterPort_req_bits_fcn_obs_trg_cond_right || ( router_1_io_masterPort_req_bits_fcn_obs_trg_arg0_right == router_1_io_masterPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_req_bits_typ_trg = router_1_io_masterPort_req_bits_typ_obs_trg_cond_right == router_1_io_masterPort_req_bits_typ_obs_trg_cond_left && (! router_1_io_masterPort_req_bits_typ_obs_trg_cond_right || ( router_1_io_masterPort_req_bits_typ_obs_trg_arg0_right == router_1_io_masterPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_req_valid_trg = router_1_io_masterPort_req_valid_obs_trg_cond_right == router_1_io_masterPort_req_valid_obs_trg_cond_left && (! router_1_io_masterPort_req_valid_obs_trg_cond_right || ( router_1_io_masterPort_req_valid_obs_trg_arg0_right == router_1_io_masterPort_req_valid_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_resp_bits_data_trg = router_1_io_masterPort_resp_bits_data_obs_trg_cond_right == router_1_io_masterPort_resp_bits_data_obs_trg_cond_left && (! router_1_io_masterPort_resp_bits_data_obs_trg_cond_right || ( router_1_io_masterPort_resp_bits_data_obs_trg_arg0_right == router_1_io_masterPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire router_1_io_masterPort_resp_valid_trg = router_1_io_masterPort_resp_valid_obs_trg_cond_right == router_1_io_masterPort_resp_valid_obs_trg_cond_left && (! router_1_io_masterPort_resp_valid_obs_trg_cond_right || ( router_1_io_masterPort_resp_valid_obs_trg_arg0_right == router_1_io_masterPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire router_1_io_respAddress_trg = router_1_io_respAddress_obs_trg_cond_right == router_1_io_respAddress_obs_trg_cond_left && (! router_1_io_respAddress_obs_trg_cond_right || ( router_1_io_respAddress_obs_trg_arg0_right == router_1_io_respAddress_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_req_bits_addr_trg = router_1_io_scratchPort_req_bits_addr_obs_trg_cond_right == router_1_io_scratchPort_req_bits_addr_obs_trg_cond_left && (! router_1_io_scratchPort_req_bits_addr_obs_trg_cond_right || ( router_1_io_scratchPort_req_bits_addr_obs_trg_arg0_right == router_1_io_scratchPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_req_bits_data_trg = router_1_io_scratchPort_req_bits_data_obs_trg_cond_right == router_1_io_scratchPort_req_bits_data_obs_trg_cond_left && (! router_1_io_scratchPort_req_bits_data_obs_trg_cond_right || ( router_1_io_scratchPort_req_bits_data_obs_trg_arg0_right == router_1_io_scratchPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_req_bits_fcn_trg = router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_right == router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_left && (! router_1_io_scratchPort_req_bits_fcn_obs_trg_cond_right || ( router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0_right == router_1_io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_req_bits_typ_trg = router_1_io_scratchPort_req_bits_typ_obs_trg_cond_right == router_1_io_scratchPort_req_bits_typ_obs_trg_cond_left && (! router_1_io_scratchPort_req_bits_typ_obs_trg_cond_right || ( router_1_io_scratchPort_req_bits_typ_obs_trg_arg0_right == router_1_io_scratchPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_req_valid_trg = router_1_io_scratchPort_req_valid_obs_trg_cond_right == router_1_io_scratchPort_req_valid_obs_trg_cond_left && (! router_1_io_scratchPort_req_valid_obs_trg_cond_right || ( router_1_io_scratchPort_req_valid_obs_trg_arg0_right == router_1_io_scratchPort_req_valid_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_resp_bits_data_trg = router_1_io_scratchPort_resp_bits_data_obs_trg_cond_right == router_1_io_scratchPort_resp_bits_data_obs_trg_cond_left && (! router_1_io_scratchPort_resp_bits_data_obs_trg_cond_right || ( router_1_io_scratchPort_resp_bits_data_obs_trg_arg0_right == router_1_io_scratchPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire router_1_io_scratchPort_resp_valid_trg = router_1_io_scratchPort_resp_valid_obs_trg_cond_right == router_1_io_scratchPort_resp_valid_obs_trg_cond_left && (! router_1_io_scratchPort_resp_valid_obs_trg_cond_right || ( router_1_io_scratchPort_resp_valid_obs_trg_arg0_right == router_1_io_scratchPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_req_bits_addr_trg = router_io_corePort_req_bits_addr_obs_trg_cond_right == router_io_corePort_req_bits_addr_obs_trg_cond_left && (! router_io_corePort_req_bits_addr_obs_trg_cond_right || ( router_io_corePort_req_bits_addr_obs_trg_arg0_right == router_io_corePort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_req_bits_data_trg = router_io_corePort_req_bits_data_obs_trg_cond_right == router_io_corePort_req_bits_data_obs_trg_cond_left && (! router_io_corePort_req_bits_data_obs_trg_cond_right || ( router_io_corePort_req_bits_data_obs_trg_arg0_right == router_io_corePort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_req_bits_fcn_trg = router_io_corePort_req_bits_fcn_obs_trg_cond_right == router_io_corePort_req_bits_fcn_obs_trg_cond_left && (! router_io_corePort_req_bits_fcn_obs_trg_cond_right || ( router_io_corePort_req_bits_fcn_obs_trg_arg0_right == router_io_corePort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_req_bits_typ_trg = router_io_corePort_req_bits_typ_obs_trg_cond_right == router_io_corePort_req_bits_typ_obs_trg_cond_left && (! router_io_corePort_req_bits_typ_obs_trg_cond_right || ( router_io_corePort_req_bits_typ_obs_trg_arg0_right == router_io_corePort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_req_valid_trg = router_io_corePort_req_valid_obs_trg_cond_right == router_io_corePort_req_valid_obs_trg_cond_left && (! router_io_corePort_req_valid_obs_trg_cond_right || ( router_io_corePort_req_valid_obs_trg_arg0_right == router_io_corePort_req_valid_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_resp_bits_data_trg = router_io_corePort_resp_bits_data_obs_trg_cond_right == router_io_corePort_resp_bits_data_obs_trg_cond_left && (! router_io_corePort_resp_bits_data_obs_trg_cond_right || ( router_io_corePort_resp_bits_data_obs_trg_arg0_right == router_io_corePort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire router_io_corePort_resp_valid_trg = router_io_corePort_resp_valid_obs_trg_cond_right == router_io_corePort_resp_valid_obs_trg_cond_left && (! router_io_corePort_resp_valid_obs_trg_cond_right || ( router_io_corePort_resp_valid_obs_trg_arg0_right == router_io_corePort_resp_valid_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_req_bits_addr_trg = router_io_masterPort_req_bits_addr_obs_trg_cond_right == router_io_masterPort_req_bits_addr_obs_trg_cond_left && (! router_io_masterPort_req_bits_addr_obs_trg_cond_right || ( router_io_masterPort_req_bits_addr_obs_trg_arg0_right == router_io_masterPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_req_bits_data_trg = router_io_masterPort_req_bits_data_obs_trg_cond_right == router_io_masterPort_req_bits_data_obs_trg_cond_left && (! router_io_masterPort_req_bits_data_obs_trg_cond_right || ( router_io_masterPort_req_bits_data_obs_trg_arg0_right == router_io_masterPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_req_bits_fcn_trg = router_io_masterPort_req_bits_fcn_obs_trg_cond_right == router_io_masterPort_req_bits_fcn_obs_trg_cond_left && (! router_io_masterPort_req_bits_fcn_obs_trg_cond_right || ( router_io_masterPort_req_bits_fcn_obs_trg_arg0_right == router_io_masterPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_req_bits_typ_trg = router_io_masterPort_req_bits_typ_obs_trg_cond_right == router_io_masterPort_req_bits_typ_obs_trg_cond_left && (! router_io_masterPort_req_bits_typ_obs_trg_cond_right || ( router_io_masterPort_req_bits_typ_obs_trg_arg0_right == router_io_masterPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_req_valid_trg = router_io_masterPort_req_valid_obs_trg_cond_right == router_io_masterPort_req_valid_obs_trg_cond_left && (! router_io_masterPort_req_valid_obs_trg_cond_right || ( router_io_masterPort_req_valid_obs_trg_arg0_right == router_io_masterPort_req_valid_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_resp_bits_data_trg = router_io_masterPort_resp_bits_data_obs_trg_cond_right == router_io_masterPort_resp_bits_data_obs_trg_cond_left && (! router_io_masterPort_resp_bits_data_obs_trg_cond_right || ( router_io_masterPort_resp_bits_data_obs_trg_arg0_right == router_io_masterPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire router_io_masterPort_resp_valid_trg = router_io_masterPort_resp_valid_obs_trg_cond_right == router_io_masterPort_resp_valid_obs_trg_cond_left && (! router_io_masterPort_resp_valid_obs_trg_cond_right || ( router_io_masterPort_resp_valid_obs_trg_arg0_right == router_io_masterPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire router_io_respAddress_trg = router_io_respAddress_obs_trg_cond_right == router_io_respAddress_obs_trg_cond_left && (! router_io_respAddress_obs_trg_cond_right || ( router_io_respAddress_obs_trg_arg0_right == router_io_respAddress_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_req_bits_addr_trg = router_io_scratchPort_req_bits_addr_obs_trg_cond_right == router_io_scratchPort_req_bits_addr_obs_trg_cond_left && (! router_io_scratchPort_req_bits_addr_obs_trg_cond_right || ( router_io_scratchPort_req_bits_addr_obs_trg_arg0_right == router_io_scratchPort_req_bits_addr_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_req_bits_data_trg = router_io_scratchPort_req_bits_data_obs_trg_cond_right == router_io_scratchPort_req_bits_data_obs_trg_cond_left && (! router_io_scratchPort_req_bits_data_obs_trg_cond_right || ( router_io_scratchPort_req_bits_data_obs_trg_arg0_right == router_io_scratchPort_req_bits_data_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_req_bits_fcn_trg = router_io_scratchPort_req_bits_fcn_obs_trg_cond_right == router_io_scratchPort_req_bits_fcn_obs_trg_cond_left && (! router_io_scratchPort_req_bits_fcn_obs_trg_cond_right || ( router_io_scratchPort_req_bits_fcn_obs_trg_arg0_right == router_io_scratchPort_req_bits_fcn_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_req_bits_typ_trg = router_io_scratchPort_req_bits_typ_obs_trg_cond_right == router_io_scratchPort_req_bits_typ_obs_trg_cond_left && (! router_io_scratchPort_req_bits_typ_obs_trg_cond_right || ( router_io_scratchPort_req_bits_typ_obs_trg_arg0_right == router_io_scratchPort_req_bits_typ_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_req_valid_trg = router_io_scratchPort_req_valid_obs_trg_cond_right == router_io_scratchPort_req_valid_obs_trg_cond_left && (! router_io_scratchPort_req_valid_obs_trg_cond_right || ( router_io_scratchPort_req_valid_obs_trg_arg0_right == router_io_scratchPort_req_valid_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_resp_bits_data_trg = router_io_scratchPort_resp_bits_data_obs_trg_cond_right == router_io_scratchPort_resp_bits_data_obs_trg_cond_left && (! router_io_scratchPort_resp_bits_data_obs_trg_cond_right || ( router_io_scratchPort_resp_bits_data_obs_trg_arg0_right == router_io_scratchPort_resp_bits_data_obs_trg_arg0_left ) ) ;
	wire router_io_scratchPort_resp_valid_trg = router_io_scratchPort_resp_valid_obs_trg_cond_right == router_io_scratchPort_resp_valid_obs_trg_cond_left && (! router_io_scratchPort_resp_valid_obs_trg_cond_right || ( router_io_scratchPort_resp_valid_obs_trg_arg0_right == router_io_scratchPort_resp_valid_obs_trg_arg0_left ) ) ;
	wire trg_equiv = RDATA_inv_trg && INSTR_inv_trg && \Core_2stage.DatPath_2stage.regfile_0_trg && \Core_2stage.DatPath_2stage.regfile_1_trg && \Core_2stage.DatPath_2stage.regfile_2_trg && \Core_2stage.DatPath_2stage.regfile_3_trg && \Core_2stage.DatPath_2stage.regfile_4_trg && \Core_2stage.DatPath_2stage.regfile_5_trg && \Core_2stage.DatPath_2stage.regfile_6_trg && \Core_2stage.DatPath_2stage.regfile_7_trg && \Core_2stage.DatPath_2stage.regfile_8_trg && \Core_2stage.DatPath_2stage.regfile_9_trg && \Core_2stage.DatPath_2stage.regfile_10_trg && \Core_2stage.DatPath_2stage.regfile_11_trg && \Core_2stage.DatPath_2stage.regfile_12_trg && \Core_2stage.DatPath_2stage.regfile_13_trg && \Core_2stage.DatPath_2stage.regfile_14_trg && \Core_2stage.DatPath_2stage.regfile_15_trg && \Core_2stage.DatPath_2stage.regfile_16_trg && \Core_2stage.DatPath_2stage.regfile_17_trg && \Core_2stage.DatPath_2stage.regfile_18_trg && \Core_2stage.DatPath_2stage.regfile_19_trg && \Core_2stage.DatPath_2stage.regfile_20_trg && \Core_2stage.DatPath_2stage.regfile_21_trg && \Core_2stage.DatPath_2stage.regfile_22_trg && \Core_2stage.DatPath_2stage.regfile_23_trg && \Core_2stage.DatPath_2stage.regfile_24_trg && \Core_2stage.DatPath_2stage.regfile_25_trg && \Core_2stage.DatPath_2stage.regfile_26_trg && \Core_2stage.DatPath_2stage.regfile_27_trg && \Core_2stage.DatPath_2stage.regfile_28_trg && \Core_2stage.DatPath_2stage.regfile_29_trg && \Core_2stage.DatPath_2stage.regfile_30_trg && \Core_2stage.DatPath_2stage.regfile_31_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._GEN_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._bytes_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_10_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_11_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_12_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_15_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_18_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_19_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_20_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_23_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_26_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_27_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_28_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_31_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_4_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._maskedVec_T_7_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_maskWithOffset_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._masks_mask_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._shiftedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0._sign_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.bytes_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_hi_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_data_lo_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_signed_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.io_size_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.maskedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_mask_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.masks_maskWithOffset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.s_offset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.shiftedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_0.sign_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._GEN_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._bytes_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_10_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_11_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_12_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_15_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_18_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_19_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_20_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_23_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_26_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_27_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_28_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_31_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_4_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._maskedVec_T_7_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_maskWithOffset_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._masks_mask_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._shiftedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1._sign_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.bytes_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_hi_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_data_lo_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_signed_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.io_size_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.maskedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_mask_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.masks_maskWithOffset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.s_offset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.shiftedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_1.sign_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._GEN_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._bytes_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_10_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_11_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_12_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_15_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_18_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_19_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_20_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_23_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_26_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_27_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_28_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_31_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_4_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._maskedVec_T_7_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_maskWithOffset_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._masks_mask_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._shiftedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2._sign_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.bytes_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_hi_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_data_lo_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_signed_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.io_size_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.maskedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_mask_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.masks_maskWithOffset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.s_offset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.shiftedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_2.sign_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._GEN_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._bytes_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_10_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_11_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_12_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_15_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_18_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_19_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_20_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_23_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_26_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_27_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_28_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_31_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_4_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._maskedVec_T_7_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_maskWithOffset_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._masks_mask_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._shiftedVec_T_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant._sign_T_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.bytes_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_hi_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_data_lo_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_addr_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_signed_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.io_size_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.maskedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_mask_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.masks_maskWithOffset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.s_offset_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_0_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_1_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_2_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.shiftedVec_3_trg && \AsyncScratchPadMemory_2stage.MemReader_2stage_state_invariant.sign_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._GEN_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_T_5_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_maskWithOffset_T_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._masks_mask_T_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0._shiftedVec_T_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_addr_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_data_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_en_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_addr_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_mem_masks_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.io_size_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_mask_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.masks_maskWithOffset_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.offset_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_hi_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_0.shiftedVec_lo_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._GEN_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_T_5_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_maskWithOffset_T_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._masks_mask_T_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1._shiftedVec_T_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_addr_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_data_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_en_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_addr_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_mem_masks_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.io_size_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_0_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_mask_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.masks_maskWithOffset_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.offset_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_hi_3_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_1_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_2_trg && \AsyncScratchPadMemory_2stage.MemWriter_2stage_1.shiftedVec_lo_3_trg && \AsyncScratchPadMemory_2stage._io_core_ports_0_resp_bits_data_T_1_trg && \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_trg && \AsyncScratchPadMemory_2stage._io_core_ports_1_resp_bits_data_T_1_state_invariant_trg && \AsyncScratchPadMemory_2stage._io_debug_port_resp_bits_data_T_1_trg && \AsyncScratchPadMemory_2stage.clock_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_addr_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_data_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_fcn_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_req_bits_typ_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_req_valid_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_addr_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_data_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_addr_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_signed_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_bits_data_module_io_size_trg && \AsyncScratchPadMemory_2stage.io_core_ports_0_resp_valid_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_addr_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_req_bits_typ_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_req_valid_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_addr_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_data_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_addr_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_signed_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_bits_data_module_io_size_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_core_ports_1_resp_valid_trg && \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_addr_trg && \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_data_trg && \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_fcn_trg && \AsyncScratchPadMemory_2stage.io_debug_port_req_bits_typ_trg && \AsyncScratchPadMemory_2stage.io_debug_port_req_valid_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_addr_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_data_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_addr_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_signed_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_bits_data_module_io_size_trg && \AsyncScratchPadMemory_2stage.io_debug_port_resp_valid_trg && \AsyncScratchPadMemory_2stage.io_imem_req_bits_addr_state_invariant_trg && \AsyncScratchPadMemory_2stage.io_imem_resp_bits_data_state_invariant_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_addr_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_data_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_en_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_1_mask_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_0_MPORT_mask_trg && \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_0_io_debug_port_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_addr_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_data_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_en_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_1_mask_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_1_MPORT_mask_trg && \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_1_io_debug_port_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_addr_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_data_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_en_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_1_mask_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_2_MPORT_mask_trg && \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_2_io_debug_port_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_addr_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_data_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_en_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_1_mask_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_3_MPORT_mask_trg && \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr_trg && \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_data_trg && \AsyncScratchPadMemory_2stage.mem_3_io_debug_port_resp_bits_data_MPORT_en_trg && \AsyncScratchPadMemory_2stage.module_1_io_addr_trg && \AsyncScratchPadMemory_2stage.module_1_io_data_trg && \AsyncScratchPadMemory_2stage.module_1_io_en_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_addr_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_0_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_1_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_2_trg && \AsyncScratchPadMemory_2stage.module_1_io_mem_masks_3_trg && \AsyncScratchPadMemory_2stage.module_1_io_size_trg && \AsyncScratchPadMemory_2stage.module__io_addr_trg && \AsyncScratchPadMemory_2stage.module__io_data_trg && \AsyncScratchPadMemory_2stage.module__io_en_trg && \AsyncScratchPadMemory_2stage.module__io_mem_addr_trg && \AsyncScratchPadMemory_2stage.module__io_mem_data_0_trg && \AsyncScratchPadMemory_2stage.module__io_mem_data_1_trg && \AsyncScratchPadMemory_2stage.module__io_mem_data_2_trg && \AsyncScratchPadMemory_2stage.module__io_mem_data_3_trg && \AsyncScratchPadMemory_2stage.module__io_mem_masks_0_trg && \AsyncScratchPadMemory_2stage.module__io_mem_masks_1_trg && \AsyncScratchPadMemory_2stage.module__io_mem_masks_2_trg && \AsyncScratchPadMemory_2stage.module__io_mem_masks_3_trg && \AsyncScratchPadMemory_2stage.module__io_size_trg && \Core_2stage.CtlPath_2stage._csignals_T_trg && \Core_2stage.CtlPath_2stage._csignals_T_1_trg && \Core_2stage.CtlPath_2stage._csignals_T_11_trg && \Core_2stage.CtlPath_2stage._csignals_T_13_trg && \Core_2stage.CtlPath_2stage._csignals_T_130_trg && \Core_2stage.CtlPath_2stage._csignals_T_15_trg && \Core_2stage.CtlPath_2stage._csignals_T_16_trg && \Core_2stage.CtlPath_2stage._csignals_T_162_trg && \Core_2stage.CtlPath_2stage._csignals_T_163_trg && \Core_2stage.CtlPath_2stage._csignals_T_164_trg && \Core_2stage.CtlPath_2stage._csignals_T_165_trg && \Core_2stage.CtlPath_2stage._csignals_T_166_trg && \Core_2stage.CtlPath_2stage._csignals_T_167_trg && \Core_2stage.CtlPath_2stage._csignals_T_168_trg && \Core_2stage.CtlPath_2stage._csignals_T_169_trg && \Core_2stage.CtlPath_2stage._csignals_T_17_trg && \Core_2stage.CtlPath_2stage._csignals_T_170_trg && \Core_2stage.CtlPath_2stage._csignals_T_171_trg && \Core_2stage.CtlPath_2stage._csignals_T_172_trg && \Core_2stage.CtlPath_2stage._csignals_T_173_trg && \Core_2stage.CtlPath_2stage._csignals_T_174_trg && \Core_2stage.CtlPath_2stage._csignals_T_175_trg && \Core_2stage.CtlPath_2stage._csignals_T_176_trg && \Core_2stage.CtlPath_2stage._csignals_T_177_trg && \Core_2stage.CtlPath_2stage._csignals_T_178_trg && \Core_2stage.CtlPath_2stage._csignals_T_179_trg && \Core_2stage.CtlPath_2stage._csignals_T_180_trg && \Core_2stage.CtlPath_2stage._csignals_T_181_trg && \Core_2stage.CtlPath_2stage._csignals_T_182_trg && \Core_2stage.CtlPath_2stage._csignals_T_183_trg && \Core_2stage.CtlPath_2stage._csignals_T_184_trg && \Core_2stage.CtlPath_2stage._csignals_T_185_trg && \Core_2stage.CtlPath_2stage._csignals_T_186_trg && \Core_2stage.CtlPath_2stage._csignals_T_187_trg && \Core_2stage.CtlPath_2stage._csignals_T_188_trg && \Core_2stage.CtlPath_2stage._csignals_T_189_trg && \Core_2stage.CtlPath_2stage._csignals_T_19_trg && \Core_2stage.CtlPath_2stage._csignals_T_190_trg && \Core_2stage.CtlPath_2stage._csignals_T_191_trg && \Core_2stage.CtlPath_2stage._csignals_T_192_trg && \Core_2stage.CtlPath_2stage._csignals_T_193_trg && \Core_2stage.CtlPath_2stage._csignals_T_194_trg && \Core_2stage.CtlPath_2stage._csignals_T_195_trg && \Core_2stage.CtlPath_2stage._csignals_T_196_trg && \Core_2stage.CtlPath_2stage._csignals_T_197_trg && \Core_2stage.CtlPath_2stage._csignals_T_205_trg && \Core_2stage.CtlPath_2stage._csignals_T_206_trg && \Core_2stage.CtlPath_2stage._csignals_T_207_trg && \Core_2stage.CtlPath_2stage._csignals_T_208_trg && \Core_2stage.CtlPath_2stage._csignals_T_209_trg && \Core_2stage.CtlPath_2stage._csignals_T_21_trg && \Core_2stage.CtlPath_2stage._csignals_T_210_trg && \Core_2stage.CtlPath_2stage._csignals_T_211_trg && \Core_2stage.CtlPath_2stage._csignals_T_212_trg && \Core_2stage.CtlPath_2stage._csignals_T_213_trg && \Core_2stage.CtlPath_2stage._csignals_T_214_trg && \Core_2stage.CtlPath_2stage._csignals_T_215_trg && \Core_2stage.CtlPath_2stage._csignals_T_216_trg && \Core_2stage.CtlPath_2stage._csignals_T_217_trg && \Core_2stage.CtlPath_2stage._csignals_T_218_trg && \Core_2stage.CtlPath_2stage._csignals_T_219_trg && \Core_2stage.CtlPath_2stage._csignals_T_220_trg && \Core_2stage.CtlPath_2stage._csignals_T_221_trg && \Core_2stage.CtlPath_2stage._csignals_T_222_trg && \Core_2stage.CtlPath_2stage._csignals_T_223_trg && \Core_2stage.CtlPath_2stage._csignals_T_224_trg && \Core_2stage.CtlPath_2stage._csignals_T_225_trg && \Core_2stage.CtlPath_2stage._csignals_T_226_trg && \Core_2stage.CtlPath_2stage._csignals_T_227_trg && \Core_2stage.CtlPath_2stage._csignals_T_228_trg && \Core_2stage.CtlPath_2stage._csignals_T_229_trg && \Core_2stage.CtlPath_2stage._csignals_T_23_trg && \Core_2stage.CtlPath_2stage._csignals_T_230_trg && \Core_2stage.CtlPath_2stage._csignals_T_231_trg && \Core_2stage.CtlPath_2stage._csignals_T_232_trg && \Core_2stage.CtlPath_2stage._csignals_T_233_trg && \Core_2stage.CtlPath_2stage._csignals_T_234_trg && \Core_2stage.CtlPath_2stage._csignals_T_235_trg && \Core_2stage.CtlPath_2stage._csignals_T_236_trg && \Core_2stage.CtlPath_2stage._csignals_T_237_trg && \Core_2stage.CtlPath_2stage._csignals_T_238_trg && \Core_2stage.CtlPath_2stage._csignals_T_239_trg && \Core_2stage.CtlPath_2stage._csignals_T_240_trg && \Core_2stage.CtlPath_2stage._csignals_T_241_trg && \Core_2stage.CtlPath_2stage._csignals_T_242_trg && \Core_2stage.CtlPath_2stage._csignals_T_243_trg && \Core_2stage.CtlPath_2stage._csignals_T_244_trg && \Core_2stage.CtlPath_2stage._csignals_T_245_trg && \Core_2stage.CtlPath_2stage._csignals_T_246_trg && \Core_2stage.CtlPath_2stage._csignals_T_25_trg && \Core_2stage.CtlPath_2stage._csignals_T_266_trg && \Core_2stage.CtlPath_2stage._csignals_T_267_trg && \Core_2stage.CtlPath_2stage._csignals_T_268_trg && \Core_2stage.CtlPath_2stage._csignals_T_269_trg && \Core_2stage.CtlPath_2stage._csignals_T_27_trg && \Core_2stage.CtlPath_2stage._csignals_T_270_trg && \Core_2stage.CtlPath_2stage._csignals_T_271_trg && \Core_2stage.CtlPath_2stage._csignals_T_272_trg && \Core_2stage.CtlPath_2stage._csignals_T_273_trg && \Core_2stage.CtlPath_2stage._csignals_T_274_trg && \Core_2stage.CtlPath_2stage._csignals_T_275_trg && \Core_2stage.CtlPath_2stage._csignals_T_276_trg && \Core_2stage.CtlPath_2stage._csignals_T_277_trg && \Core_2stage.CtlPath_2stage._csignals_T_278_trg && \Core_2stage.CtlPath_2stage._csignals_T_279_trg && \Core_2stage.CtlPath_2stage._csignals_T_280_trg && \Core_2stage.CtlPath_2stage._csignals_T_281_trg && \Core_2stage.CtlPath_2stage._csignals_T_282_trg && \Core_2stage.CtlPath_2stage._csignals_T_283_trg && \Core_2stage.CtlPath_2stage._csignals_T_284_trg && \Core_2stage.CtlPath_2stage._csignals_T_285_trg && \Core_2stage.CtlPath_2stage._csignals_T_286_trg && \Core_2stage.CtlPath_2stage._csignals_T_287_trg && \Core_2stage.CtlPath_2stage._csignals_T_288_trg && \Core_2stage.CtlPath_2stage._csignals_T_289_trg && \Core_2stage.CtlPath_2stage._csignals_T_29_trg && \Core_2stage.CtlPath_2stage._csignals_T_290_trg && \Core_2stage.CtlPath_2stage._csignals_T_291_trg && \Core_2stage.CtlPath_2stage._csignals_T_292_trg && \Core_2stage.CtlPath_2stage._csignals_T_293_trg && \Core_2stage.CtlPath_2stage._csignals_T_294_trg && \Core_2stage.CtlPath_2stage._csignals_T_295_trg && \Core_2stage.CtlPath_2stage._csignals_T_3_trg && \Core_2stage.CtlPath_2stage._csignals_T_303_trg && \Core_2stage.CtlPath_2stage._csignals_T_304_trg && \Core_2stage.CtlPath_2stage._csignals_T_305_trg && \Core_2stage.CtlPath_2stage._csignals_T_306_trg && \Core_2stage.CtlPath_2stage._csignals_T_307_trg && \Core_2stage.CtlPath_2stage._csignals_T_308_trg && \Core_2stage.CtlPath_2stage._csignals_T_309_trg && \Core_2stage.CtlPath_2stage._csignals_T_31_trg && \Core_2stage.CtlPath_2stage._csignals_T_310_trg && \Core_2stage.CtlPath_2stage._csignals_T_311_trg && \Core_2stage.CtlPath_2stage._csignals_T_312_trg && \Core_2stage.CtlPath_2stage._csignals_T_313_trg && \Core_2stage.CtlPath_2stage._csignals_T_314_trg && \Core_2stage.CtlPath_2stage._csignals_T_315_trg && \Core_2stage.CtlPath_2stage._csignals_T_316_trg && \Core_2stage.CtlPath_2stage._csignals_T_317_trg && \Core_2stage.CtlPath_2stage._csignals_T_318_trg && \Core_2stage.CtlPath_2stage._csignals_T_319_trg && \Core_2stage.CtlPath_2stage._csignals_T_32_trg && \Core_2stage.CtlPath_2stage._csignals_T_320_trg && \Core_2stage.CtlPath_2stage._csignals_T_321_trg && \Core_2stage.CtlPath_2stage._csignals_T_322_trg && \Core_2stage.CtlPath_2stage._csignals_T_323_trg && \Core_2stage.CtlPath_2stage._csignals_T_324_trg && \Core_2stage.CtlPath_2stage._csignals_T_325_trg && \Core_2stage.CtlPath_2stage._csignals_T_326_trg && \Core_2stage.CtlPath_2stage._csignals_T_327_trg && \Core_2stage.CtlPath_2stage._csignals_T_328_trg && \Core_2stage.CtlPath_2stage._csignals_T_329_trg && \Core_2stage.CtlPath_2stage._csignals_T_33_trg && \Core_2stage.CtlPath_2stage._csignals_T_330_trg && \Core_2stage.CtlPath_2stage._csignals_T_331_trg && \Core_2stage.CtlPath_2stage._csignals_T_332_trg && \Core_2stage.CtlPath_2stage._csignals_T_333_trg && \Core_2stage.CtlPath_2stage._csignals_T_334_trg && \Core_2stage.CtlPath_2stage._csignals_T_335_trg && \Core_2stage.CtlPath_2stage._csignals_T_336_trg && \Core_2stage.CtlPath_2stage._csignals_T_337_trg && \Core_2stage.CtlPath_2stage._csignals_T_338_trg && \Core_2stage.CtlPath_2stage._csignals_T_339_trg && \Core_2stage.CtlPath_2stage._csignals_T_340_trg && \Core_2stage.CtlPath_2stage._csignals_T_341_trg && \Core_2stage.CtlPath_2stage._csignals_T_342_trg && \Core_2stage.CtlPath_2stage._csignals_T_343_trg && \Core_2stage.CtlPath_2stage._csignals_T_344_trg && \Core_2stage.CtlPath_2stage._csignals_T_35_trg && \Core_2stage.CtlPath_2stage._csignals_T_352_trg && \Core_2stage.CtlPath_2stage._csignals_T_353_trg && \Core_2stage.CtlPath_2stage._csignals_T_354_trg && \Core_2stage.CtlPath_2stage._csignals_T_355_trg && \Core_2stage.CtlPath_2stage._csignals_T_356_trg && \Core_2stage.CtlPath_2stage._csignals_T_357_trg && \Core_2stage.CtlPath_2stage._csignals_T_358_trg && \Core_2stage.CtlPath_2stage._csignals_T_359_trg && \Core_2stage.CtlPath_2stage._csignals_T_360_trg && \Core_2stage.CtlPath_2stage._csignals_T_361_trg && \Core_2stage.CtlPath_2stage._csignals_T_362_trg && \Core_2stage.CtlPath_2stage._csignals_T_363_trg && \Core_2stage.CtlPath_2stage._csignals_T_364_trg && \Core_2stage.CtlPath_2stage._csignals_T_365_trg && \Core_2stage.CtlPath_2stage._csignals_T_366_trg && \Core_2stage.CtlPath_2stage._csignals_T_367_trg && \Core_2stage.CtlPath_2stage._csignals_T_368_trg && \Core_2stage.CtlPath_2stage._csignals_T_369_trg && \Core_2stage.CtlPath_2stage._csignals_T_37_trg && \Core_2stage.CtlPath_2stage._csignals_T_370_trg && \Core_2stage.CtlPath_2stage._csignals_T_371_trg && \Core_2stage.CtlPath_2stage._csignals_T_372_trg && \Core_2stage.CtlPath_2stage._csignals_T_373_trg && \Core_2stage.CtlPath_2stage._csignals_T_374_trg && \Core_2stage.CtlPath_2stage._csignals_T_375_trg && \Core_2stage.CtlPath_2stage._csignals_T_376_trg && \Core_2stage.CtlPath_2stage._csignals_T_377_trg && \Core_2stage.CtlPath_2stage._csignals_T_378_trg && \Core_2stage.CtlPath_2stage._csignals_T_379_trg && \Core_2stage.CtlPath_2stage._csignals_T_38_trg && \Core_2stage.CtlPath_2stage._csignals_T_380_trg && \Core_2stage.CtlPath_2stage._csignals_T_381_trg && \Core_2stage.CtlPath_2stage._csignals_T_382_trg && \Core_2stage.CtlPath_2stage._csignals_T_383_trg && \Core_2stage.CtlPath_2stage._csignals_T_384_trg && \Core_2stage.CtlPath_2stage._csignals_T_385_trg && \Core_2stage.CtlPath_2stage._csignals_T_386_trg && \Core_2stage.CtlPath_2stage._csignals_T_387_trg && \Core_2stage.CtlPath_2stage._csignals_T_388_trg && \Core_2stage.CtlPath_2stage._csignals_T_389_trg && \Core_2stage.CtlPath_2stage._csignals_T_39_trg && \Core_2stage.CtlPath_2stage._csignals_T_390_trg && \Core_2stage.CtlPath_2stage._csignals_T_391_trg && \Core_2stage.CtlPath_2stage._csignals_T_392_trg && \Core_2stage.CtlPath_2stage._csignals_T_393_trg && \Core_2stage.CtlPath_2stage._csignals_T_407_trg && \Core_2stage.CtlPath_2stage._csignals_T_408_trg && \Core_2stage.CtlPath_2stage._csignals_T_409_trg && \Core_2stage.CtlPath_2stage._csignals_T_41_trg && \Core_2stage.CtlPath_2stage._csignals_T_410_trg && \Core_2stage.CtlPath_2stage._csignals_T_411_trg && \Core_2stage.CtlPath_2stage._csignals_T_412_trg && \Core_2stage.CtlPath_2stage._csignals_T_43_trg && \Core_2stage.CtlPath_2stage._csignals_T_436_trg && \Core_2stage.CtlPath_2stage._csignals_T_437_trg && \Core_2stage.CtlPath_2stage._csignals_T_438_trg && \Core_2stage.CtlPath_2stage._csignals_T_45_trg && \Core_2stage.CtlPath_2stage._csignals_T_47_trg && \Core_2stage.CtlPath_2stage._csignals_T_49_trg && \Core_2stage.CtlPath_2stage._csignals_T_5_trg && \Core_2stage.CtlPath_2stage._csignals_T_51_trg && \Core_2stage.CtlPath_2stage._csignals_T_53_trg && \Core_2stage.CtlPath_2stage._csignals_T_537_trg && \Core_2stage.CtlPath_2stage._csignals_T_538_trg && \Core_2stage.CtlPath_2stage._csignals_T_539_trg && \Core_2stage.CtlPath_2stage._csignals_T_540_trg && \Core_2stage.CtlPath_2stage._csignals_T_55_trg && \Core_2stage.CtlPath_2stage._csignals_T_57_trg && \Core_2stage.CtlPath_2stage._csignals_T_583_trg && \Core_2stage.CtlPath_2stage._csignals_T_584_trg && \Core_2stage.CtlPath_2stage._csignals_T_585_trg && \Core_2stage.CtlPath_2stage._csignals_T_586_trg && \Core_2stage.CtlPath_2stage._csignals_T_587_trg && \Core_2stage.CtlPath_2stage._csignals_T_588_trg && \Core_2stage.CtlPath_2stage._csignals_T_589_trg && \Core_2stage.CtlPath_2stage._csignals_T_59_trg && \Core_2stage.CtlPath_2stage._csignals_T_593_trg && \Core_2stage.CtlPath_2stage._csignals_T_594_trg && \Core_2stage.CtlPath_2stage._csignals_T_595_trg && \Core_2stage.CtlPath_2stage._csignals_T_596_trg && \Core_2stage.CtlPath_2stage._csignals_T_597_trg && \Core_2stage.CtlPath_2stage._csignals_T_598_trg && \Core_2stage.CtlPath_2stage._csignals_T_599_trg && \Core_2stage.CtlPath_2stage._csignals_T_600_trg && \Core_2stage.CtlPath_2stage._csignals_T_601_trg && \Core_2stage.CtlPath_2stage._csignals_T_602_trg && \Core_2stage.CtlPath_2stage._csignals_T_603_trg && \Core_2stage.CtlPath_2stage._csignals_T_604_trg && \Core_2stage.CtlPath_2stage._csignals_T_605_trg && \Core_2stage.CtlPath_2stage._csignals_T_606_trg && \Core_2stage.CtlPath_2stage._csignals_T_607_trg && \Core_2stage.CtlPath_2stage._csignals_T_608_trg && \Core_2stage.CtlPath_2stage._csignals_T_609_trg && \Core_2stage.CtlPath_2stage._csignals_T_61_trg && \Core_2stage.CtlPath_2stage._csignals_T_610_trg && \Core_2stage.CtlPath_2stage._csignals_T_611_trg && \Core_2stage.CtlPath_2stage._csignals_T_612_trg && \Core_2stage.CtlPath_2stage._csignals_T_613_trg && \Core_2stage.CtlPath_2stage._csignals_T_614_trg && \Core_2stage.CtlPath_2stage._csignals_T_615_trg && \Core_2stage.CtlPath_2stage._csignals_T_616_trg && \Core_2stage.CtlPath_2stage._csignals_T_617_trg && \Core_2stage.CtlPath_2stage._csignals_T_618_trg && \Core_2stage.CtlPath_2stage._csignals_T_619_trg && \Core_2stage.CtlPath_2stage._csignals_T_620_trg && \Core_2stage.CtlPath_2stage._csignals_T_621_trg && \Core_2stage.CtlPath_2stage._csignals_T_622_trg && \Core_2stage.CtlPath_2stage._csignals_T_623_trg && \Core_2stage.CtlPath_2stage._csignals_T_624_trg && \Core_2stage.CtlPath_2stage._csignals_T_625_trg && \Core_2stage.CtlPath_2stage._csignals_T_626_trg && \Core_2stage.CtlPath_2stage._csignals_T_627_trg && \Core_2stage.CtlPath_2stage._csignals_T_628_trg && \Core_2stage.CtlPath_2stage._csignals_T_629_trg && \Core_2stage.CtlPath_2stage._csignals_T_63_trg && \Core_2stage.CtlPath_2stage._csignals_T_630_trg && \Core_2stage.CtlPath_2stage._csignals_T_631_trg && \Core_2stage.CtlPath_2stage._csignals_T_632_trg && \Core_2stage.CtlPath_2stage._csignals_T_633_trg && \Core_2stage.CtlPath_2stage._csignals_T_634_trg && \Core_2stage.CtlPath_2stage._csignals_T_635_trg && \Core_2stage.CtlPath_2stage._csignals_T_636_trg && \Core_2stage.CtlPath_2stage._csignals_T_637_trg && \Core_2stage.CtlPath_2stage._csignals_T_638_trg && \Core_2stage.CtlPath_2stage._csignals_T_65_trg && \Core_2stage.CtlPath_2stage._csignals_T_67_trg && \Core_2stage.CtlPath_2stage._csignals_T_69_trg && \Core_2stage.CtlPath_2stage._csignals_T_7_trg && \Core_2stage.CtlPath_2stage._csignals_T_71_trg && \Core_2stage.CtlPath_2stage._csignals_T_73_trg && \Core_2stage.CtlPath_2stage._csignals_T_75_trg && \Core_2stage.CtlPath_2stage._csignals_T_77_trg && \Core_2stage.CtlPath_2stage._csignals_T_79_trg && \Core_2stage.CtlPath_2stage._csignals_T_81_trg && \Core_2stage.CtlPath_2stage._csignals_T_83_trg && \Core_2stage.CtlPath_2stage._csignals_T_85_trg && \Core_2stage.CtlPath_2stage._csignals_T_87_trg && \Core_2stage.CtlPath_2stage._csignals_T_89_trg && \Core_2stage.CtlPath_2stage._csignals_T_9_trg && \Core_2stage.CtlPath_2stage._csignals_T_91_trg && \Core_2stage.CtlPath_2stage._csignals_T_93_trg && \Core_2stage.CtlPath_2stage._csignals_T_95_trg && \Core_2stage.CtlPath_2stage._csignals_T_97_trg && \Core_2stage.CtlPath_2stage._csignals_T_99_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_11_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_13_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_15_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_18_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_19_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_20_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_21_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_22_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_23_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_24_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_25_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_26_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_3_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_5_trg && \Core_2stage.CtlPath_2stage._ctrl_pc_sel_no_xept_T_8_trg && \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_trg && \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_1_trg && \Core_2stage.CtlPath_2stage._io_ctl_exception_cause_T_2_trg && \Core_2stage.CtlPath_2stage.cs0_0_trg && \Core_2stage.CtlPath_2stage.cs0_1_trg && \Core_2stage.CtlPath_2stage.cs0_2_trg && \Core_2stage.CtlPath_2stage.cs0_4_trg && \Core_2stage.CtlPath_2stage.cs_alu_fun_trg && \Core_2stage.CtlPath_2stage.cs_br_type_trg && \Core_2stage.CtlPath_2stage.cs_val_inst_trg && \Core_2stage.CtlPath_2stage.csr_cmd_trg && \Core_2stage.CtlPath_2stage.csr_ren_trg && \Core_2stage.CtlPath_2stage.ctrl_pc_sel_trg && \Core_2stage.CtlPath_2stage.ctrl_pc_sel_no_xept_trg && \Core_2stage.CtlPath_2stage.illegal_trg && \Core_2stage.CtlPath_2stage.io_ctl_alu_fun_trg && \Core_2stage.CtlPath_2stage.io_ctl_csr_cmd_trg && \Core_2stage.CtlPath_2stage.io_ctl_exception_trg && \Core_2stage.CtlPath_2stage.io_ctl_exception_cause_trg && \Core_2stage.CtlPath_2stage.io_ctl_if_kill_trg && \Core_2stage.CtlPath_2stage.io_ctl_mem_fcn_trg && \Core_2stage.CtlPath_2stage.io_ctl_mem_typ_trg && \Core_2stage.CtlPath_2stage.io_ctl_mem_val_trg && \Core_2stage.CtlPath_2stage.io_ctl_op1_sel_trg && \Core_2stage.CtlPath_2stage.io_ctl_op2_sel_trg && \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_trg && \Core_2stage.CtlPath_2stage.io_ctl_pc_sel_no_xept_trg && \Core_2stage.CtlPath_2stage.io_ctl_rf_wen_trg && \Core_2stage.CtlPath_2stage.io_ctl_stall_trg && \Core_2stage.CtlPath_2stage.io_ctl_wb_sel_trg && \Core_2stage.CtlPath_2stage.io_dat_br_eq_trg && \Core_2stage.CtlPath_2stage.io_dat_br_lt_trg && \Core_2stage.CtlPath_2stage.io_dat_br_ltu_trg && \Core_2stage.CtlPath_2stage.io_dat_csr_eret_trg && \Core_2stage.CtlPath_2stage.io_dat_csr_interrupt_trg && \Core_2stage.CtlPath_2stage.io_dat_data_misaligned_trg && \Core_2stage.CtlPath_2stage.io_dat_if_valid_resp_trg && \Core_2stage.CtlPath_2stage.io_dat_inst_trg && \Core_2stage.CtlPath_2stage.io_dat_inst_misaligned_trg && \Core_2stage.CtlPath_2stage.io_dat_mem_store_trg && \Core_2stage.CtlPath_2stage.io_dmem_req_bits_fcn_trg && \Core_2stage.CtlPath_2stage.io_dmem_req_bits_typ_trg && \Core_2stage.CtlPath_2stage.io_dmem_req_valid_trg && \Core_2stage.CtlPath_2stage.io_dmem_resp_valid_trg && \Core_2stage.CtlPath_2stage.io_imem_resp_valid_trg && \Core_2stage.CtlPath_2stage.rs1_addr_trg && \Core_2stage.CtlPath_2stage.stall_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_0_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_145_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_146_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_170_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_174_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_175_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_176_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_178_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_180_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_182_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_183_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_2_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_207_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_211_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_212_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_213_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_215_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_217_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_239_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_241_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_242_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_273_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_274_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_279_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_293_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_294_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_296_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_298_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_3_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_300_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_315_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_316_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_318_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_34_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_341_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_342_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_343_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_344_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_345_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_346_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_35_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_40_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_41_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_46_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_48_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_51_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_52_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._GEN_73_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_14_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_15_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1714_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1717_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1719_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_172_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_1722_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_173_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_174_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_176_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_177_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_179_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_18_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_180_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_182_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_183_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_185_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_186_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_21_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_214_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_216_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_218_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_22_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_222_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_23_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_24_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_27_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_28_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_366_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_367_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._T_368_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._any_T_78_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_3_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugBreak_T_4_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugInt_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._causeIsDebugTrigger_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._cause_T_5_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._debugTVec_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_12_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_122_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_14_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_18_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_20_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_214_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_22_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_26_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_28_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_30_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_32_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_34_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_36_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_38_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._decoded_T_8_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._epc_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_decode_0_read_illegal_T_16_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_eret_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_interrupt_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_10_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_107_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_108_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_11_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_115_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_116_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_117_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_118_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_119_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_12_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_120_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_121_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_122_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_123_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_124_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_125_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_126_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_127_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_128_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_129_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_13_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_130_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_14_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_15_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_16_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_17_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_18_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_19_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_218_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_219_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_4_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_5_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_6_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_7_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_8_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._io_rw_rdata_T_9_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._large_r_T_3_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_3_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._m_interrupts_T_5_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._new_mstatus_WIRE_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._notDebugTVec_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mip_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mstatus_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_3_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._read_mtvec_T_4_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_dcsr_cause_T_2_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcause_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mcountinhibit_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mepc_T_2_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._reg_mie_T_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_2_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_5_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._wdata_T_6_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_100_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_101_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_102_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_103_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_104_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_105_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_106_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_107_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_108_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_109_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_111_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_112_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_113_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_114_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_115_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_116_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_117_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_118_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_119_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_120_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_121_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_122_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_123_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_124_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_95_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_96_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_97_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_98_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage._which_T_99_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.addr_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.anyInterrupt_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugBreak_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugInt_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.causeIsDebugTrigger_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.cause_lsbs_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.clock_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.csr_wen_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.d_interrupts_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.debugTVec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_10_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_107_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_108_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_11_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_12_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_13_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_14_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_15_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_16_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_17_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_18_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_19_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_4_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_5_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_6_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_7_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_8_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.decoded_9_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.epc_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.exception_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_break_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_call_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_cease_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_ret_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.insn_wfi_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_cause_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_csr_stall_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_eret_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_evec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_exception_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_hartid_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupt_cause_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_debug_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_meip_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_msip_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_interrupts_mtip_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_pc_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_retire_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_addr_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_cmd_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_rdata_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_rw_wdata_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_singleStep_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_cease_r_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_debug_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dprv_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_dv_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_fs_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_gva_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_hie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_isa_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mbe_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpp_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mprv_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mpv_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_mxr_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_prv_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sbe_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sd_rv32_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_spp_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sum_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_sxl_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tsr_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tvm_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_tw_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_ube_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_upie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_uxl_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_v_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_vs_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_wfi_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_xs_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_status_zero2_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_time_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_tval_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.io_ungated_clock_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.large__trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.large_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.m_interrupts_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.new_dcsr_ebreakm_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.new_mstatus_mpie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.nextSmall_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_doVector_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptOffset_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.notDebugTVec_interruptVec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.pending_interrupts_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mip_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_hi_hi_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mstatus_lo_lo_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.read_mtvec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_cause_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_ebreakm_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dcsr_step_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_debug_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dpc_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_dscratch_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcause_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mcountinhibit_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mepc_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mscratch_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_mpie_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mstatus_spp_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtval_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_mtvec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_singleStepped_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reg_wfi_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.reset_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.small__trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.small_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.system_insn_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.trapToDebug_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.tvec_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.value_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.value_1_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.wdata_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.whichInterrupt_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.x79_trg && \Core_2stage.DatPath_2stage.CSRFile_2stage.x86_trg && \Core_2stage.DatPath_2stage._GEN_1_trg && \Core_2stage.DatPath_2stage._GEN_11_trg && \Core_2stage.DatPath_2stage._GEN_3_trg && \Core_2stage.DatPath_2stage._T_trg && \Core_2stage.DatPath_2stage._T_1_trg && \Core_2stage.DatPath_2stage._T_10_trg && \Core_2stage.DatPath_2stage._T_12_trg && \Core_2stage.DatPath_2stage._T_14_trg && \Core_2stage.DatPath_2stage._T_16_trg && \Core_2stage.DatPath_2stage._T_17_trg && \Core_2stage.DatPath_2stage._T_4_trg && \Core_2stage.DatPath_2stage._T_5_trg && \Core_2stage.DatPath_2stage._T_6_trg && \Core_2stage.DatPath_2stage._T_8_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_1_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_2_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_3_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_4_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_5_trg && \Core_2stage.DatPath_2stage._csr_io_tval_T_6_trg && \Core_2stage.DatPath_2stage._exe_alu_op1_T_trg && \Core_2stage.DatPath_2stage._exe_alu_op1_T_1_trg && \Core_2stage.DatPath_2stage._exe_alu_op1_T_2_trg && \Core_2stage.DatPath_2stage._exe_alu_op1_T_3_trg && \Core_2stage.DatPath_2stage._exe_alu_op1_T_4_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_1_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_2_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_3_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_4_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_5_trg && \Core_2stage.DatPath_2stage._exe_alu_op2_T_6_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_10_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_11_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_12_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_13_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_14_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_15_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_16_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_17_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_18_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_19_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_2_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_21_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_24_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_25_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_26_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_27_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_28_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_29_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_3_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_30_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_31_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_32_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_33_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_34_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_35_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_36_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_37_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_5_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_6_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_7_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_8_trg && \Core_2stage.DatPath_2stage._exe_alu_out_T_9_trg && \Core_2stage.DatPath_2stage._exe_jump_reg_target_T_1_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_1_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_2_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_3_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_4_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_5_trg && \Core_2stage.DatPath_2stage._exe_wbdata_T_6_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_1_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_2_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_3_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_4_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_5_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_6_trg && \Core_2stage.DatPath_2stage._if_pc_next_T_7_trg && \Core_2stage.DatPath_2stage._imm_b_sext_T_2_trg && \Core_2stage.DatPath_2stage._imm_i_sext_T_2_trg && \Core_2stage.DatPath_2stage._imm_j_sext_T_2_trg && \Core_2stage.DatPath_2stage._imm_s_sext_T_2_trg && \Core_2stage.DatPath_2stage._io_dat_br_lt_T_trg && \Core_2stage.DatPath_2stage._io_dat_br_lt_T_1_trg && \Core_2stage.DatPath_2stage._io_dat_data_misaligned_T_1_trg && \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_11_trg && \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_12_trg && \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_2_trg && \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_6_trg && \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_7_trg && \Core_2stage.DatPath_2stage._io_dat_inst_misaligned_T_8_trg && \Core_2stage.DatPath_2stage._misaligned_mask_T_1_trg && \Core_2stage.DatPath_2stage._misaligned_mask_T_3_trg && \Core_2stage.DatPath_2stage._misaligned_mask_T_4_trg && \Core_2stage.DatPath_2stage._tval_inst_ma_T_3_trg && \Core_2stage.DatPath_2stage._tval_inst_ma_T_4_trg && \Core_2stage.DatPath_2stage.alu_shamt_trg && \Core_2stage.DatPath_2stage.clock_trg && \Core_2stage.DatPath_2stage.csr_clock_trg && \Core_2stage.DatPath_2stage.csr_io_cause_trg && \Core_2stage.DatPath_2stage.csr_io_csr_stall_trg && \Core_2stage.DatPath_2stage.csr_io_eret_trg && \Core_2stage.DatPath_2stage.csr_io_evec_trg && \Core_2stage.DatPath_2stage.csr_io_exception_trg && \Core_2stage.DatPath_2stage.csr_io_hartid_trg && \Core_2stage.DatPath_2stage.csr_io_interrupt_trg && \Core_2stage.DatPath_2stage.csr_io_interrupt_cause_trg && \Core_2stage.DatPath_2stage.csr_io_interrupts_debug_trg && \Core_2stage.DatPath_2stage.csr_io_interrupts_meip_trg && \Core_2stage.DatPath_2stage.csr_io_interrupts_msip_trg && \Core_2stage.DatPath_2stage.csr_io_interrupts_mtip_trg && \Core_2stage.DatPath_2stage.csr_io_pc_trg && \Core_2stage.DatPath_2stage.csr_io_retire_trg && \Core_2stage.DatPath_2stage.csr_io_rw_addr_trg && \Core_2stage.DatPath_2stage.csr_io_rw_cmd_trg && \Core_2stage.DatPath_2stage.csr_io_rw_rdata_trg && \Core_2stage.DatPath_2stage.csr_io_rw_wdata_trg && \Core_2stage.DatPath_2stage.csr_io_singleStep_trg && \Core_2stage.DatPath_2stage.csr_io_status_cease_trg && \Core_2stage.DatPath_2stage.csr_io_status_debug_trg && \Core_2stage.DatPath_2stage.csr_io_status_dprv_trg && \Core_2stage.DatPath_2stage.csr_io_status_dv_trg && \Core_2stage.DatPath_2stage.csr_io_status_fs_trg && \Core_2stage.DatPath_2stage.csr_io_status_gva_trg && \Core_2stage.DatPath_2stage.csr_io_status_hie_trg && \Core_2stage.DatPath_2stage.csr_io_status_isa_trg && \Core_2stage.DatPath_2stage.csr_io_status_mbe_trg && \Core_2stage.DatPath_2stage.csr_io_status_mie_trg && \Core_2stage.DatPath_2stage.csr_io_status_mpie_trg && \Core_2stage.DatPath_2stage.csr_io_status_mpp_trg && \Core_2stage.DatPath_2stage.csr_io_status_mprv_trg && \Core_2stage.DatPath_2stage.csr_io_status_mpv_trg && \Core_2stage.DatPath_2stage.csr_io_status_mxr_trg && \Core_2stage.DatPath_2stage.csr_io_status_prv_trg && \Core_2stage.DatPath_2stage.csr_io_status_sbe_trg && \Core_2stage.DatPath_2stage.csr_io_status_sd_trg && \Core_2stage.DatPath_2stage.csr_io_status_sd_rv32_trg && \Core_2stage.DatPath_2stage.csr_io_status_sie_trg && \Core_2stage.DatPath_2stage.csr_io_status_spie_trg && \Core_2stage.DatPath_2stage.csr_io_status_spp_trg && \Core_2stage.DatPath_2stage.csr_io_status_sum_trg && \Core_2stage.DatPath_2stage.csr_io_status_sxl_trg && \Core_2stage.DatPath_2stage.csr_io_status_tsr_trg && \Core_2stage.DatPath_2stage.csr_io_status_tvm_trg && \Core_2stage.DatPath_2stage.csr_io_status_tw_trg && \Core_2stage.DatPath_2stage.csr_io_status_ube_trg && \Core_2stage.DatPath_2stage.csr_io_status_uie_trg && \Core_2stage.DatPath_2stage.csr_io_status_upie_trg && \Core_2stage.DatPath_2stage.csr_io_status_uxl_trg && \Core_2stage.DatPath_2stage.csr_io_status_v_trg && \Core_2stage.DatPath_2stage.csr_io_status_vs_trg && \Core_2stage.DatPath_2stage.csr_io_status_wfi_trg && \Core_2stage.DatPath_2stage.csr_io_status_xs_trg && \Core_2stage.DatPath_2stage.csr_io_status_zero1_trg && \Core_2stage.DatPath_2stage.csr_io_status_zero2_trg && \Core_2stage.DatPath_2stage.csr_io_time_trg && \Core_2stage.DatPath_2stage.csr_io_tval_trg && \Core_2stage.DatPath_2stage.csr_io_ungated_clock_trg && \Core_2stage.DatPath_2stage.csr_reset_trg && \Core_2stage.DatPath_2stage.decode_trg && \Core_2stage.DatPath_2stage.exception_target_trg && \Core_2stage.DatPath_2stage.exe_alu_op1_trg && \Core_2stage.DatPath_2stage.exe_alu_op2_trg && \Core_2stage.DatPath_2stage.exe_alu_out_trg && \Core_2stage.DatPath_2stage.exe_br_target_trg && \Core_2stage.DatPath_2stage.exe_jmp_target_trg && \Core_2stage.DatPath_2stage.exe_jump_reg_target_trg && \Core_2stage.DatPath_2stage.exe_reg_inst_trg && \Core_2stage.DatPath_2stage.exe_reg_pc_trg && \Core_2stage.DatPath_2stage.exe_reg_pc_plus4_trg && \Core_2stage.DatPath_2stage.exe_reg_valid_trg && \Core_2stage.DatPath_2stage.exe_rs1_addr_trg && \Core_2stage.DatPath_2stage.exe_rs1_data_trg && \Core_2stage.DatPath_2stage.exe_rs2_addr_trg && \Core_2stage.DatPath_2stage.exe_rs2_data_trg && \Core_2stage.DatPath_2stage.exe_wbaddr_trg && \Core_2stage.DatPath_2stage.exe_wbdata_trg && \Core_2stage.DatPath_2stage.exe_wben_trg && \Core_2stage.DatPath_2stage.if_inst_buffer_trg && \Core_2stage.DatPath_2stage.if_inst_buffer_valid_trg && \Core_2stage.DatPath_2stage.if_pc_plus4_trg && \Core_2stage.DatPath_2stage.if_reg_pc_trg && \Core_2stage.DatPath_2stage.imm_b_trg && \Core_2stage.DatPath_2stage.imm_b_sext_trg && \Core_2stage.DatPath_2stage.imm_i_trg && \Core_2stage.DatPath_2stage.imm_i_sext_trg && \Core_2stage.DatPath_2stage.imm_j_trg && \Core_2stage.DatPath_2stage.imm_j_sext_trg && \Core_2stage.DatPath_2stage.imm_s_trg && \Core_2stage.DatPath_2stage.imm_s_sext_trg && \Core_2stage.DatPath_2stage.imm_u_trg && \Core_2stage.DatPath_2stage.imm_u_sext_trg && \Core_2stage.DatPath_2stage.imm_z_trg && \Core_2stage.DatPath_2stage.io_ctl_alu_fun_trg && \Core_2stage.DatPath_2stage.io_ctl_csr_cmd_trg && \Core_2stage.DatPath_2stage.io_ctl_exception_trg && \Core_2stage.DatPath_2stage.io_ctl_exception_cause_trg && \Core_2stage.DatPath_2stage.io_ctl_if_kill_trg && \Core_2stage.DatPath_2stage.io_ctl_if_kill_r_trg && \Core_2stage.DatPath_2stage.io_ctl_mem_fcn_trg && \Core_2stage.DatPath_2stage.io_ctl_mem_typ_trg && \Core_2stage.DatPath_2stage.io_ctl_mem_val_trg && \Core_2stage.DatPath_2stage.io_ctl_op1_sel_trg && \Core_2stage.DatPath_2stage.io_ctl_op2_sel_trg && \Core_2stage.DatPath_2stage.io_ctl_pc_sel_trg && \Core_2stage.DatPath_2stage.io_ctl_pc_sel_no_xept_trg && \Core_2stage.DatPath_2stage.io_ctl_rf_wen_trg && \Core_2stage.DatPath_2stage.io_ctl_stall_trg && \Core_2stage.DatPath_2stage.io_ctl_wb_sel_trg && \Core_2stage.DatPath_2stage.io_dat_br_eq_trg && \Core_2stage.DatPath_2stage.io_dat_br_lt_trg && \Core_2stage.DatPath_2stage.io_dat_br_ltu_trg && \Core_2stage.DatPath_2stage.io_dat_csr_eret_trg && \Core_2stage.DatPath_2stage.io_dat_csr_interrupt_trg && \Core_2stage.DatPath_2stage.io_dat_data_misaligned_trg && \Core_2stage.DatPath_2stage.io_dat_if_valid_resp_trg && \Core_2stage.DatPath_2stage.io_dat_inst_trg && \Core_2stage.DatPath_2stage.io_dat_inst_misaligned_trg && \Core_2stage.DatPath_2stage.io_dat_mem_store_trg && \Core_2stage.DatPath_2stage.io_dmem_req_bits_addr_trg && \Core_2stage.DatPath_2stage.io_dmem_req_bits_data_trg && \Core_2stage.DatPath_2stage.io_dmem_resp_bits_data_trg && \Core_2stage.DatPath_2stage.io_hartid_trg && \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_trg && \Core_2stage.DatPath_2stage.io_imem_req_bits_addr_state_invariant_trg && \Core_2stage.DatPath_2stage.io_imem_req_valid_trg && \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_trg && \Core_2stage.DatPath_2stage.io_imem_resp_bits_data_state_invariant_trg && \Core_2stage.DatPath_2stage.io_imem_resp_valid_trg && \Core_2stage.DatPath_2stage.io_interrupt_debug_trg && \Core_2stage.DatPath_2stage.io_interrupt_meip_trg && \Core_2stage.DatPath_2stage.io_interrupt_msip_trg && \Core_2stage.DatPath_2stage.io_interrupt_mtip_trg && \Core_2stage.DatPath_2stage.io_reset_vector_trg && \Core_2stage.DatPath_2stage.misaligned_mask_trg && \Core_2stage.DatPath_2stage.pc_x_trg && \Core_2stage.DatPath_2stage.reg_interrupt_handled_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_1_addr_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_1_data_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_1_en_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_1_mask_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_addr_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_data_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_en_trg && \Core_2stage.DatPath_2stage.regfile_MPORT_mask_trg && \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_addr_trg && \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_data_trg && \Core_2stage.DatPath_2stage.regfile_exe_rs1_data_MPORT_en_trg && \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_addr_trg && \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_data_trg && \Core_2stage.DatPath_2stage.regfile_exe_rs2_data_MPORT_en_trg && \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_addr_trg && \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_data_trg && \Core_2stage.DatPath_2stage.regfile_io_ddpath_rdata_MPORT_en_trg && \Core_2stage.DatPath_2stage.reset_trg && \Core_2stage.DatPath_2stage.tval_inst_ma_trg && \Core_2stage.c_io_ctl_alu_fun_trg && \Core_2stage.c_io_ctl_csr_cmd_trg && \Core_2stage.c_io_ctl_exception_trg && \Core_2stage.c_io_ctl_exception_cause_trg && \Core_2stage.c_io_ctl_if_kill_trg && \Core_2stage.c_io_ctl_mem_fcn_trg && \Core_2stage.c_io_ctl_mem_typ_trg && \Core_2stage.c_io_ctl_mem_val_trg && \Core_2stage.c_io_ctl_op1_sel_trg && \Core_2stage.c_io_ctl_op2_sel_trg && \Core_2stage.c_io_ctl_pc_sel_trg && \Core_2stage.c_io_ctl_pc_sel_no_xept_trg && \Core_2stage.c_io_ctl_rf_wen_trg && \Core_2stage.c_io_ctl_stall_trg && \Core_2stage.c_io_ctl_wb_sel_trg && \Core_2stage.c_io_dat_br_eq_trg && \Core_2stage.c_io_dat_br_lt_trg && \Core_2stage.c_io_dat_br_ltu_trg && \Core_2stage.c_io_dat_csr_eret_trg && \Core_2stage.c_io_dat_csr_interrupt_trg && \Core_2stage.c_io_dat_data_misaligned_trg && \Core_2stage.c_io_dat_if_valid_resp_trg && \Core_2stage.c_io_dat_inst_trg && \Core_2stage.c_io_dat_inst_misaligned_trg && \Core_2stage.c_io_dat_mem_store_trg && \Core_2stage.c_io_dmem_req_bits_fcn_trg && \Core_2stage.c_io_dmem_req_bits_typ_trg && \Core_2stage.c_io_dmem_req_valid_trg && \Core_2stage.c_io_dmem_resp_valid_trg && \Core_2stage.c_io_imem_resp_valid_trg && \Core_2stage.clock_trg && \Core_2stage.d_clock_trg && \Core_2stage.d_io_ctl_alu_fun_trg && \Core_2stage.d_io_ctl_csr_cmd_trg && \Core_2stage.d_io_ctl_exception_trg && \Core_2stage.d_io_ctl_exception_cause_trg && \Core_2stage.d_io_ctl_if_kill_trg && \Core_2stage.d_io_ctl_mem_fcn_trg && \Core_2stage.d_io_ctl_mem_typ_trg && \Core_2stage.d_io_ctl_mem_val_trg && \Core_2stage.d_io_ctl_op1_sel_trg && \Core_2stage.d_io_ctl_op2_sel_trg && \Core_2stage.d_io_ctl_pc_sel_trg && \Core_2stage.d_io_ctl_pc_sel_no_xept_trg && \Core_2stage.d_io_ctl_rf_wen_trg && \Core_2stage.d_io_ctl_stall_trg && \Core_2stage.d_io_ctl_wb_sel_trg && \Core_2stage.d_io_dat_br_eq_trg && \Core_2stage.d_io_dat_br_lt_trg && \Core_2stage.d_io_dat_br_ltu_trg && \Core_2stage.d_io_dat_csr_eret_trg && \Core_2stage.d_io_dat_csr_interrupt_trg && \Core_2stage.d_io_dat_data_misaligned_trg && \Core_2stage.d_io_dat_if_valid_resp_trg && \Core_2stage.d_io_dat_inst_trg && \Core_2stage.d_io_dat_inst_misaligned_trg && \Core_2stage.d_io_dat_mem_store_trg && \Core_2stage.d_io_dmem_req_bits_addr_trg && \Core_2stage.d_io_dmem_req_bits_data_trg && \Core_2stage.d_io_dmem_resp_bits_data_trg && \Core_2stage.d_io_hartid_trg && \Core_2stage.d_io_imem_req_bits_addr_trg && \Core_2stage.d_io_imem_req_valid_trg && \Core_2stage.d_io_imem_resp_bits_data_trg && \Core_2stage.d_io_imem_resp_valid_trg && \Core_2stage.d_io_interrupt_debug_trg && \Core_2stage.d_io_interrupt_meip_trg && \Core_2stage.d_io_interrupt_msip_trg && \Core_2stage.d_io_interrupt_mtip_trg && \Core_2stage.d_io_reset_vector_trg && \Core_2stage.d_reset_trg && \Core_2stage.io_dmem_req_bits_addr_trg && \Core_2stage.io_dmem_req_bits_data_trg && \Core_2stage.io_dmem_req_bits_fcn_trg && \Core_2stage.io_dmem_req_bits_typ_trg && \Core_2stage.io_dmem_req_valid_trg && \Core_2stage.io_dmem_resp_bits_data_trg && \Core_2stage.io_dmem_resp_valid_trg && \Core_2stage.io_hartid_trg && \Core_2stage.io_imem_req_bits_addr_trg && \Core_2stage.io_imem_req_bits_addr_state_invariant_trg && \Core_2stage.io_imem_req_valid_trg && \Core_2stage.io_imem_resp_bits_data_trg && \Core_2stage.io_imem_resp_bits_data_state_invariant_trg && \Core_2stage.io_imem_resp_valid_trg && \Core_2stage.io_interrupt_debug_trg && \Core_2stage.io_interrupt_meip_trg && \Core_2stage.io_interrupt_msip_trg && \Core_2stage.io_interrupt_mtip_trg && \Core_2stage.io_reset_vector_trg && \Core_2stage.reset_trg && \SodorRequestRouter_2stage_0._in_range_T_trg && \SodorRequestRouter_2stage_0._in_range_T_1_trg && \SodorRequestRouter_2stage_0._in_range_T_3_trg && \SodorRequestRouter_2stage_0._resp_in_range_T_trg && \SodorRequestRouter_2stage_0._resp_in_range_T_1_trg && \SodorRequestRouter_2stage_0._resp_in_range_T_3_trg && \SodorRequestRouter_2stage_0.in_range_trg && \SodorRequestRouter_2stage_0.io_corePort_req_bits_addr_trg && \SodorRequestRouter_2stage_0.io_corePort_req_bits_data_trg && \SodorRequestRouter_2stage_0.io_corePort_req_bits_fcn_trg && \SodorRequestRouter_2stage_0.io_corePort_req_bits_typ_trg && \SodorRequestRouter_2stage_0.io_corePort_req_valid_trg && \SodorRequestRouter_2stage_0.io_corePort_resp_bits_data_trg && \SodorRequestRouter_2stage_0.io_corePort_resp_valid_trg && \SodorRequestRouter_2stage_0.io_masterPort_req_bits_addr_trg && \SodorRequestRouter_2stage_0.io_masterPort_req_bits_data_trg && \SodorRequestRouter_2stage_0.io_masterPort_req_bits_fcn_trg && \SodorRequestRouter_2stage_0.io_masterPort_req_bits_typ_trg && \SodorRequestRouter_2stage_0.io_masterPort_req_valid_trg && \SodorRequestRouter_2stage_0.io_masterPort_resp_bits_data_trg && \SodorRequestRouter_2stage_0.io_masterPort_resp_valid_trg && \SodorRequestRouter_2stage_0.io_respAddress_trg && \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_addr_trg && \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_data_trg && \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_fcn_trg && \SodorRequestRouter_2stage_0.io_scratchPort_req_bits_typ_trg && \SodorRequestRouter_2stage_0.io_scratchPort_req_valid_trg && \SodorRequestRouter_2stage_0.io_scratchPort_resp_bits_data_trg && \SodorRequestRouter_2stage_0.io_scratchPort_resp_valid_trg && \SodorRequestRouter_2stage_0.resp_in_range_trg && \SodorRequestRouter_2stage_1._in_range_T_trg && \SodorRequestRouter_2stage_1._in_range_T_1_trg && \SodorRequestRouter_2stage_1._in_range_T_3_trg && \SodorRequestRouter_2stage_1._resp_in_range_T_trg && \SodorRequestRouter_2stage_1._resp_in_range_T_1_trg && \SodorRequestRouter_2stage_1._resp_in_range_T_3_trg && \SodorRequestRouter_2stage_1.in_range_trg && \SodorRequestRouter_2stage_1.io_corePort_req_bits_addr_trg && \SodorRequestRouter_2stage_1.io_corePort_req_bits_data_trg && \SodorRequestRouter_2stage_1.io_corePort_req_bits_fcn_trg && \SodorRequestRouter_2stage_1.io_corePort_req_bits_typ_trg && \SodorRequestRouter_2stage_1.io_corePort_req_valid_trg && \SodorRequestRouter_2stage_1.io_corePort_resp_bits_data_trg && \SodorRequestRouter_2stage_1.io_corePort_resp_valid_trg && \SodorRequestRouter_2stage_1.io_masterPort_req_bits_addr_trg && \SodorRequestRouter_2stage_1.io_masterPort_req_bits_data_trg && \SodorRequestRouter_2stage_1.io_masterPort_req_bits_fcn_trg && \SodorRequestRouter_2stage_1.io_masterPort_req_bits_typ_trg && \SodorRequestRouter_2stage_1.io_masterPort_req_valid_trg && \SodorRequestRouter_2stage_1.io_masterPort_resp_bits_data_trg && \SodorRequestRouter_2stage_1.io_masterPort_resp_valid_trg && \SodorRequestRouter_2stage_1.io_respAddress_trg && \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_addr_trg && \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_data_trg && \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_fcn_trg && \SodorRequestRouter_2stage_1.io_scratchPort_req_bits_typ_trg && \SodorRequestRouter_2stage_1.io_scratchPort_req_valid_trg && \SodorRequestRouter_2stage_1.io_scratchPort_resp_bits_data_trg && \SodorRequestRouter_2stage_1.io_scratchPort_resp_valid_trg && \SodorRequestRouter_2stage_1.resp_in_range_trg && clock_trg && core_clock_trg && core_io_dmem_req_bits_addr_trg && core_io_dmem_req_bits_data_trg && core_io_dmem_req_bits_fcn_trg && core_io_dmem_req_bits_typ_trg && core_io_dmem_req_valid_trg && core_io_dmem_resp_bits_data_trg && core_io_dmem_resp_valid_trg && core_io_hartid_trg && core_io_imem_req_bits_addr_trg && core_io_imem_req_valid_trg && core_io_imem_resp_bits_data_trg && core_io_imem_resp_valid_trg && core_io_interrupt_debug_trg && core_io_interrupt_meip_trg && core_io_interrupt_msip_trg && core_io_interrupt_mtip_trg && core_io_reset_vector_trg && core_reset_trg && io_debug_port_req_bits_addr_trg && io_debug_port_req_bits_data_trg && io_debug_port_req_bits_fcn_trg && io_debug_port_req_bits_typ_trg && io_debug_port_req_valid_trg && io_debug_port_resp_bits_data_trg && io_debug_port_resp_valid_trg && io_hartid_trg && io_imem_req_bits_addr_state_invariant_trg && io_imem_resp_bits_data_state_invariant_trg && io_interrupt_debug_trg && io_interrupt_meip_trg && io_interrupt_msip_trg && io_interrupt_mtip_trg && io_master_port_0_req_bits_addr_trg && io_master_port_0_req_bits_data_trg && io_master_port_0_req_bits_fcn_trg && io_master_port_0_req_bits_typ_trg && io_master_port_0_req_valid_trg && io_master_port_0_resp_bits_data_trg && io_master_port_0_resp_valid_trg && io_master_port_1_req_bits_addr_trg && io_master_port_1_req_bits_data_trg && io_master_port_1_req_bits_fcn_trg && io_master_port_1_req_bits_typ_trg && io_master_port_1_req_valid_trg && io_master_port_1_resp_bits_data_trg && io_master_port_1_resp_valid_trg && io_reset_vector_trg && memory_clock_trg && memory_io_core_ports_0_req_bits_addr_trg && memory_io_core_ports_0_req_bits_data_trg && memory_io_core_ports_0_req_bits_fcn_trg && memory_io_core_ports_0_req_bits_typ_trg && memory_io_core_ports_0_req_valid_trg && memory_io_core_ports_0_resp_bits_data_trg && memory_io_core_ports_0_resp_valid_trg && memory_io_core_ports_1_req_bits_addr_trg && memory_io_core_ports_1_req_bits_typ_trg && memory_io_core_ports_1_req_valid_trg && memory_io_core_ports_1_resp_bits_data_trg && memory_io_core_ports_1_resp_valid_trg && memory_io_debug_port_req_bits_addr_trg && memory_io_debug_port_req_bits_data_trg && memory_io_debug_port_req_bits_fcn_trg && memory_io_debug_port_req_bits_typ_trg && memory_io_debug_port_req_valid_trg && memory_io_debug_port_resp_bits_data_trg && memory_io_debug_port_resp_valid_trg && reset_trg && router_1_io_corePort_req_bits_addr_trg && router_1_io_corePort_req_bits_data_trg && router_1_io_corePort_req_bits_fcn_trg && router_1_io_corePort_req_bits_typ_trg && router_1_io_corePort_req_valid_trg && router_1_io_corePort_resp_bits_data_trg && router_1_io_corePort_resp_valid_trg && router_1_io_masterPort_req_bits_addr_trg && router_1_io_masterPort_req_bits_data_trg && router_1_io_masterPort_req_bits_fcn_trg && router_1_io_masterPort_req_bits_typ_trg && router_1_io_masterPort_req_valid_trg && router_1_io_masterPort_resp_bits_data_trg && router_1_io_masterPort_resp_valid_trg && router_1_io_respAddress_trg && router_1_io_scratchPort_req_bits_addr_trg && router_1_io_scratchPort_req_bits_data_trg && router_1_io_scratchPort_req_bits_fcn_trg && router_1_io_scratchPort_req_bits_typ_trg && router_1_io_scratchPort_req_valid_trg && router_1_io_scratchPort_resp_bits_data_trg && router_1_io_scratchPort_resp_valid_trg && router_io_corePort_req_bits_addr_trg && router_io_corePort_req_bits_data_trg && router_io_corePort_req_bits_fcn_trg && router_io_corePort_req_bits_typ_trg && router_io_corePort_req_valid_trg && router_io_corePort_resp_bits_data_trg && router_io_corePort_resp_valid_trg && router_io_masterPort_req_bits_addr_trg && router_io_masterPort_req_bits_data_trg && router_io_masterPort_req_bits_fcn_trg && router_io_masterPort_req_bits_typ_trg && router_io_masterPort_req_valid_trg && router_io_masterPort_resp_bits_data_trg && router_io_masterPort_resp_valid_trg && router_io_respAddress_trg && router_io_scratchPort_req_bits_addr_trg && router_io_scratchPort_req_bits_data_trg && router_io_scratchPort_req_bits_fcn_trg && router_io_scratchPort_req_bits_typ_trg && router_io_scratchPort_req_valid_trg && router_io_scratchPort_resp_bits_data_trg && router_io_scratchPort_resp_valid_trg ;

	reg trg_equiv0 = 1;
	always @ (posedge clock) begin
		if (trg_counter > 0) begin
			trg_equiv0 <= trg_equiv0 && trg_equiv;
		end
	end
	wire trg_equiv1 = (cycle_counter > 1) || (trg_equiv0) ;
	assert property (trg_equiv1);


endmodule