Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct  6 21:44:28 2023
| Host         : ALWINSHAJUE438 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      996         
DFX-1      Warning           Multiple Reconfigurable Modules Share Driver     48          
LUTAR-1    Warning           LUT drives async reset alert                     4           
PDRC-190   Warning           Suboptimally placed synchronized register chain  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (996)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1051)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (996)
--------------------------
 There are 996 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1051)
---------------------------------------------------
 There are 1051 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.738        0.000                      0                 1036        0.030        0.000                      0                 1028       15.250        0.000                       0                   483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.738        0.000                      0                  928        0.030        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.570        0.000                      0                  100        0.366        0.000                      0                  100  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   31.415        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 2.226ns (35.782%)  route 3.995ns (64.218%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.634     9.270    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.602 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.602    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.326    36.343                     
                         clock uncertainty           -0.035    36.308                     
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.031    36.339    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.339                     
                         arrival time                          -9.602                     
  -------------------------------------------------------------------
                         slack                                 26.738                     

Slack (MET) :             26.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.226ns (35.810%)  route 3.990ns (64.190%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.630     9.265    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.332     9.597 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.597    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.326    36.341                     
                         clock uncertainty           -0.035    36.306                     
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.031    36.337    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.337                     
                         arrival time                          -9.597                     
  -------------------------------------------------------------------
                         slack                                 26.741                     

Slack (MET) :             26.808ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 2.226ns (36.218%)  route 3.920ns (63.782%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.560     9.195    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.332     9.527 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.527    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.326    36.341                     
                         clock uncertainty           -0.035    36.306                     
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.029    36.335    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.335                     
                         arrival time                          -9.527                     
  -------------------------------------------------------------------
                         slack                                 26.808                     

Slack (MET) :             26.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.226ns (36.643%)  route 3.849ns (63.357%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.488     9.123    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.332     9.455 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.455    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.326    36.341                     
                         clock uncertainty           -0.035    36.306                     
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.031    36.337    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.337                     
                         arrival time                          -9.455                     
  -------------------------------------------------------------------
                         slack                                 26.882                     

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 2.226ns (36.883%)  route 3.809ns (63.117%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.449     9.084    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I2_O)        0.332     9.416 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.416    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.365    36.381                     
                         clock uncertainty           -0.035    36.345                     
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.029    36.374    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.374                     
                         arrival time                          -9.416                     
  -------------------------------------------------------------------
                         slack                                 26.958                     

Slack (MET) :             27.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 2.226ns (37.443%)  route 3.719ns (62.557%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.358     8.994    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.326 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.326    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.326    36.343                     
                         clock uncertainty           -0.035    36.308                     
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.029    36.337    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.337                     
                         arrival time                          -9.326                     
  -------------------------------------------------------------------
                         slack                                 27.012                     

Slack (MET) :             27.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 2.226ns (37.462%)  route 3.716ns (62.538%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.047     8.485    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.150     8.635 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.355     8.991    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.332     9.323 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.323    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.326    36.343                     
                         clock uncertainty           -0.035    36.308                     
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.031    36.339    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.339                     
                         arrival time                          -9.323                     
  -------------------------------------------------------------------
                         slack                                 27.017                     

Slack (MET) :             27.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.992ns (34.568%)  route 3.771ns (65.432%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.730     5.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.327     5.857 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.583     6.440    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X30Y28         LUT6 (Prop_lut6_I4_O)        0.348     6.788 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.788    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.321 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.321    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.787     8.225    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.349 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.670     9.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.143 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.143    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.015    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.343    36.358                     
                         clock uncertainty           -0.035    36.323                     
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.081    36.404    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.404                     
                         arrival time                          -9.143                     
  -------------------------------------------------------------------
                         slack                                 27.261                     

Slack (MET) :             27.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.704ns (14.549%)  route 4.135ns (85.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.842 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          2.317     6.159    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.283 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.017     7.300    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.424 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.801     8.225    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X30Y53         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y53         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.246    36.259                     
                         clock uncertainty           -0.035    36.223                     
    SLICE_X30Y53         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    35.690    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         35.690                     
                         arrival time                          -8.225                     
  -------------------------------------------------------------------
                         slack                                 27.465                     

Slack (MET) :             27.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.704ns (14.549%)  route 4.135ns (85.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.842 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          2.317     6.159    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.283 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.017     7.300    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X29Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.424 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.801     8.225    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X30Y53         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y53         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.246    36.259                     
                         clock uncertainty           -0.035    36.223                     
    SLICE_X30Y53         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    35.690    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         35.690                     
                         arrival time                          -8.225                     
  -------------------------------------------------------------------
                         slack                                 27.465                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.000%)  route 0.163ns (56.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.403 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.163     1.566    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                         clock pessimism             -0.109     1.543                     
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)        -0.007     1.536    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536                     
                         arrival time                           1.566                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.137%)  route 0.255ns (57.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X33Y42         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.414 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.255     1.669    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.714 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.714    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X37Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.114     1.536                     
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092     1.628    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628                     
                         arrival time                           1.714                     
  -------------------------------------------------------------------
                         slack                                  0.086                     

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.488%)  route 0.128ns (47.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.128     1.540    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.343     1.307                     
    SLICE_X30Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.454    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.454                     
                         arrival time                           1.540                     
  -------------------------------------------------------------------
                         slack                                  0.087                     

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.569%)  route 0.132ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X28Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y54         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.132     1.545    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X30Y54         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y54         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.343     1.307                     
    SLICE_X30Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.431    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.431                     
                         arrival time                           1.545                     
  -------------------------------------------------------------------
                         slack                                  0.114                     

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.604%)  route 0.284ns (60.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X32Y40         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.414 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.284     1.697    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[1]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.742 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X36Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -0.114     1.536                     
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092     1.628    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628                     
                         arrival time                           1.742                     
  -------------------------------------------------------------------
                         slack                                  0.115                     

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.129     1.542    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.343     1.307                     
    SLICE_X30Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.427    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           1.542                     
  -------------------------------------------------------------------
                         slack                                  0.115                     

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.470    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378     1.273                     
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.078     1.351    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.351                     
                         arrival time                           1.470                     
  -------------------------------------------------------------------
                         slack                                  0.119                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.470    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.378     1.273                     
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.076     1.349    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.349                     
                         arrival time                           1.470                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.470    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.378     1.273                     
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.075     1.348    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348                     
                         arrival time                           1.470                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y63         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.409 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.465    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X29Y63         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y63         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.378     1.268                     
    SLICE_X29Y63         FDPE (Hold_fdpe_C_D)         0.075     1.343    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.343                     
                         arrival time                           1.465                     
  -------------------------------------------------------------------
                         slack                                  0.122                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.361    35.949    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.949                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.570                     

Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.361    35.949    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.949                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.570                     

Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.361    35.949    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.949                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.570                     

Slack (MET) :             28.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319    35.991    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.991                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.612                     

Slack (MET) :             28.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319    35.991    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.991                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.612                     

Slack (MET) :             28.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319    35.991    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.991                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.612                     

Slack (MET) :             28.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.062ns (26.562%)  route 2.936ns (73.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.773     7.380    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y37         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y37         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.345                     
                         clock uncertainty           -0.035    36.310                     
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319    35.991    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.991                     
                         arrival time                          -7.380                     
  -------------------------------------------------------------------
                         slack                                 28.612                     

Slack (MET) :             28.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.062ns (27.515%)  route 2.798ns (72.485%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.241    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y36         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y36         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.344                     
                         clock uncertainty           -0.035    36.309                     
    SLICE_X30Y36         FDCE (Recov_fdce_C_CLR)     -0.319    35.990    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.990                     
                         arrival time                          -7.241                     
  -------------------------------------------------------------------
                         slack                                 28.749                     

Slack (MET) :             28.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.062ns (27.515%)  route 2.798ns (72.485%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.241    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y36         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y36         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.344                     
                         clock uncertainty           -0.035    36.309                     
    SLICE_X30Y36         FDCE (Recov_fdce_C_CLR)     -0.319    35.990    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.990                     
                         arrival time                          -7.241                     
  -------------------------------------------------------------------
                         slack                                 28.749                     

Slack (MET) :             28.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.062ns (27.515%)  route 2.798ns (72.485%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y32         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     3.837 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.698    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.822 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.683     5.505    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.150     5.655 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.620     6.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.607 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.241    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y36         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y36         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.344                     
                         clock uncertainty           -0.035    36.309                     
    SLICE_X30Y36         FDCE (Recov_fdce_C_CLR)     -0.319    35.990    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.990                     
                         arrival time                          -7.241                     
  -------------------------------------------------------------------
                         slack                                 28.749                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y41         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     1.587    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y42         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.362     1.289                     
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.222    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222                     
                         arrival time                           1.587                     
  -------------------------------------------------------------------
                         slack                                  0.366                     

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y41         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     1.587    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y42         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.362     1.289                     
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.222    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222                     
                         arrival time                           1.587                     
  -------------------------------------------------------------------
                         slack                                  0.366                     

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y41         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     1.587    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y42         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.362     1.289                     
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.222    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222                     
                         arrival time                           1.587                     
  -------------------------------------------------------------------
                         slack                                  0.366                     

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y41         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     1.587    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y42         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.362     1.289                     
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.222    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222                     
                         arrival time                           1.587                     
  -------------------------------------------------------------------
                         slack                                  0.366                     

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y41         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     1.587    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y42         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.362     1.289                     
    SLICE_X38Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.222    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222                     
                         arrival time                           1.587                     
  -------------------------------------------------------------------
                         slack                                  0.366                     

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.865%)  route 0.385ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.439 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.385     1.824    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X29Y54         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.109     1.542                     
    SLICE_X29Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450                     
                         arrival time                           1.824                     
  -------------------------------------------------------------------
                         slack                                  0.374                     

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.865%)  route 0.385ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.439 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.385     1.824    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X29Y54         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.109     1.542                     
    SLICE_X29Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.450                     
                         arrival time                           1.824                     
  -------------------------------------------------------------------
                         slack                                  0.374                     

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.865%)  route 0.385ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.439 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.385     1.824    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X29Y54         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.109     1.542                     
    SLICE_X29Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.450                     
                         arrival time                           1.824                     
  -------------------------------------------------------------------
                         slack                                  0.374                     

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.865%)  route 0.385ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.439 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.385     1.824    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X29Y54         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.109     1.542                     
    SLICE_X29Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.450                     
                         arrival time                           1.824                     
  -------------------------------------------------------------------
                         slack                                  0.374                     

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.865%)  route 0.385ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.439 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.385     1.824    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X29Y54         FDCE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.109     1.542                     
    SLICE_X29Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.450                     
                         arrival time                           1.824                     
  -------------------------------------------------------------------
                         slack                                  0.374                     





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       31.415ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.356ns  (logic 0.478ns (35.261%)  route 0.878ns (64.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y58                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.878     1.356    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y56         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X30Y56         FDCE (Setup_fdce_C_D)       -0.229    32.771    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.771                     
                         arrival time                          -1.356                     
  -------------------------------------------------------------------
                         slack                                 31.415                     

Slack (MET) :             31.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.024%)  route 0.584ns (54.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y42                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.584     1.062    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)       -0.264    32.736    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.736                     
                         arrival time                          -1.062                     
  -------------------------------------------------------------------
                         slack                                 31.674                     

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.195%)  route 0.580ns (52.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y44                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     1.098    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y45         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)       -0.095    32.905    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905                     
                         arrival time                          -1.098                     
  -------------------------------------------------------------------
                         slack                                 31.807                     

Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.783ns  (logic 0.478ns (61.057%)  route 0.305ns (38.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y44                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.305     0.783    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)       -0.266    32.734    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.734                     
                         arrival time                          -0.783                     
  -------------------------------------------------------------------
                         slack                                 31.951                     

Slack (MET) :             31.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.372%)  route 0.453ns (46.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y58                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.453     0.971    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y56         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X30Y56         FDCE (Setup_fdce_C_D)       -0.043    32.957    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957                     
                         arrival time                          -0.971                     
  -------------------------------------------------------------------
                         slack                                 31.986                     

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.809ns  (logic 0.518ns (63.997%)  route 0.291ns (36.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y44                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.291     0.809    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)       -0.093    32.907    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907                     
                         arrival time                          -0.809                     
  -------------------------------------------------------------------
                         slack                                 32.098                     

Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y58                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.825    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y57         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X30Y57         FDCE (Setup_fdce_C_D)       -0.047    32.953    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953                     
                         arrival time                          -0.825                     
  -------------------------------------------------------------------
                         slack                                 32.128                     

Slack (MET) :             32.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.760ns  (logic 0.456ns (60.035%)  route 0.304ns (39.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y58                                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.304     0.760    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y57         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   33.000    33.000                   
    SLICE_X28Y57         FDCE (Setup_fdce_C_D)       -0.095    32.905    static           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905                     
                         arrival time                          -0.760                     
  -------------------------------------------------------------------
                         slack                                 32.145                     





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 name/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[37]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 0.642ns (17.091%)  route 3.114ns (82.909%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/Hold_probe_in_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  static         name/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.521     1.039    static         name/inst/DECODER_INST/Hold_probe_in
    SLICE_X30Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  static         name/inst/DECODER_INST/probe_in_reg[63]_i_1/O
                         net (fo=64, routed)          2.593     3.756    static         name/inst/PROBE_IN_INST/E[0]
    SLICE_X62Y46         FDRE                                         r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[37]/CE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[53]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 0.642ns (17.091%)  route 3.114ns (82.909%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/Hold_probe_in_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  static         name/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.521     1.039    static         name/inst/DECODER_INST/Hold_probe_in
    SLICE_X30Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  static         name/inst/DECODER_INST/probe_in_reg[63]_i_1/O
                         net (fo=64, routed)          2.593     3.756    static         name/inst/PROBE_IN_INST/E[0]
    SLICE_X62Y46         FDRE                                         r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[53]/CE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[33]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.706ns  (logic 0.642ns (23.729%)  route 2.064ns (76.271%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/Hold_probe_in_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  static         name/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.521     1.039    static         name/inst/DECODER_INST/Hold_probe_in
    SLICE_X30Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  static         name/inst/DECODER_INST/probe_in_reg[63]_i_1/O
                         net (fo=64, routed)          1.542     2.706    static         name/inst/PROBE_IN_INST/E[0]
    SLICE_X39Y44         FDRE                                         r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[33]/CE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[49]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.706ns  (logic 0.642ns (23.729%)  route 2.064ns (76.271%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/Hold_probe_in_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  static         name/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.521     1.039    static         name/inst/DECODER_INST/Hold_probe_in
    SLICE_X30Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  static         name/inst/DECODER_INST/probe_in_reg[63]_i_1/O
                         net (fo=64, routed)          1.542     2.706    static         name/inst/PROBE_IN_INST/E[0]
    SLICE_X39Y44         FDRE                                         r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[49]/CE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[50]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.706ns  (logic 0.642ns (23.729%)  route 2.064ns (76.271%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/Hold_probe_in_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  static         name/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.521     1.039    static         name/inst/DECODER_INST/Hold_probe_in
    SLICE_X30Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  static         name/inst/DECODER_INST/probe_in_reg[63]_i_1/O
                         net (fo=64, routed)          1.542     2.706    static         name/inst/PROBE_IN_INST/E[0]
    SLICE_X39Y44         FDRE                                         r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[50]/CE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.518ns (19.505%)  route 2.138ns (80.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/clear_int_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         name/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=113, routed)         2.138     2.656    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X34Y52         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.518ns (19.505%)  route 2.138ns (80.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/clear_int_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         name/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=113, routed)         2.138     2.656    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X34Y52         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.518ns (19.505%)  route 2.138ns (80.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/clear_int_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         name/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=113, routed)         2.138     2.656    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X34Y52         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.518ns (19.505%)  route 2.138ns (80.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/clear_int_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         name/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=113, routed)         2.138     2.656    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X34Y52         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.518ns (19.505%)  route 2.138ns (80.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y51         FDRE                         0.000     0.000 r  static         name/inst/DECODER_INST/clear_int_reg/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         name/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=113, routed)         2.138     2.656    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X34Y52         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/probe_in_reg_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync1_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.617%)  route 0.115ns (47.383%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[55]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[55]/Q
                         net (fo=1, routed)           0.115     0.243    static         name/inst/PROBE_IN_INST/probe_in_reg[55]
    SLICE_X39Y50         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[55]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.422%)  route 0.105ns (42.578%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y54         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[12]/C
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[12]/Q
                         net (fo=2, routed)           0.105     0.246    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[12]
    SLICE_X39Y53         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.104%)  route 0.118ns (47.896%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y54         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]/C
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[9]/Q
                         net (fo=2, routed)           0.118     0.246    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[9]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.692%)  route 0.120ns (48.308%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[14]/C
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[14]/Q
                         net (fo=2, routed)           0.120     0.248    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Q[14]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[9]/C
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[9]/Q
                         net (fo=2, routed)           0.120     0.248    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Q[9]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.613%)  route 0.120ns (48.387%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y54         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[9]/C
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[9]/Q
                         net (fo=2, routed)           0.120     0.248    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[9]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.770%)  route 0.107ns (43.230%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y54         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[10]/C
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[10]/Q
                         net (fo=2, routed)           0.107     0.248    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[10]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/probe_in_reg_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync1_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y46         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[37]/C
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_IN_INST/probe_in_reg_reg[37]/Q
                         net (fo=1, routed)           0.109     0.250    static         name/inst/PROBE_IN_INST/probe_in_reg[37]
    SLICE_X63Y46         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[37]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.331%)  route 0.109ns (43.669%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y54         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[13]/C
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[13]/Q
                         net (fo=2, routed)           0.109     0.250    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[13]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.923%)  route 0.111ns (44.077%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y54         FDRE                         0.000     0.000 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]/C
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[14]/Q
                         net (fo=2, routed)           0.111     0.252    static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[14]
    SLICE_X39Y54         FDRE                                         r  static         name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 0.518ns (24.483%)  route 1.598ns (75.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     3.908 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.598     5.506    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y63         FDPE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 0.518ns (24.483%)  route 1.598ns (75.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y47         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     3.908 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.598     5.506    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y63         FDPE                                         f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.931ns  (logic 1.309ns (67.795%)  route 0.622ns (32.205%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.686 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.622     5.308    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X31Y55         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.925ns  (logic 1.317ns (68.421%)  route 0.608ns (31.579%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.694 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.608     5.302    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X31Y55         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.892ns  (logic 1.343ns (70.970%)  route 0.549ns (29.030%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y54         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.720 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.549     5.269    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X29Y55         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.861ns  (logic 1.343ns (72.167%)  route 0.518ns (27.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y53         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.720 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.518     5.238    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X28Y53         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.839ns  (logic 1.344ns (73.091%)  route 0.495ns (26.909%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y54         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.721 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.495     5.216    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X28Y53         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.828ns  (logic 1.344ns (73.526%)  route 0.484ns (26.474%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y55         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.721 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.484     5.205    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X31Y55         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.789ns  (logic 1.336ns (74.663%)  route 0.453ns (25.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y54         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.713 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.453     5.166    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X28Y53         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.755ns  (logic 1.309ns (74.594%)  route 0.446ns (25.406%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553     3.377    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y53         RAMD32                                       r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.686 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.446     5.132    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X28Y53         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.148ns (60.193%)  route 0.098ns (39.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y44         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.148     1.422 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.098     1.520    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.816%)  route 0.119ns (48.184%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X31Y41         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     1.401 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.119     1.520    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X32Y41         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.174%)  route 0.115ns (44.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X29Y58         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.141     1.412 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.115     1.526    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y57         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.598%)  route 0.130ns (50.402%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y36         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.128     1.398 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.130     1.528    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[2]
    SLICE_X34Y37         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.164ns (63.959%)  route 0.092ns (36.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y44         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.092     1.530    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.816%)  route 0.129ns (50.184%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.403 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.129     1.532    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X29Y48         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.119     1.535    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X29Y48         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.116%)  route 0.133ns (50.884%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.403 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.133     1.535    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X31Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.148ns (55.747%)  route 0.117ns (44.253%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.148     1.420 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.117     1.537    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X31Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.502%)  route 0.119ns (44.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.148     1.420 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.119     1.538    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X31Y40         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 0.456ns (15.890%)  route 2.414ns (84.110%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.414     2.870    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y50         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.571ns  (logic 0.456ns (17.739%)  route 2.115ns (82.261%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.115     2.571    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.448     3.026    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.571ns  (logic 0.456ns (17.739%)  route 2.115ns (82.261%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.115     2.571    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.448     3.026    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y49         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y38         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X35Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X35Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X32Y40         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X32Y40         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y40         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.113     0.261    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X34Y41         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X34Y41         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y38         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     0.261    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X34Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y39         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y35         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     0.261    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X34Y36         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X34Y36         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     0.302    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X33Y42         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X33Y42         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y37         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     0.302    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X33Y38         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X33Y38         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.176     0.304    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X35Y41         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X35Y41         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y39         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     0.304    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X33Y40         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X33Y40         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y35         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     0.304    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X35Y36         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X35Y36         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1415 Endpoints
Min Delay          1415 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        91.783ns  (logic 12.238ns (13.334%)  route 79.545ns (86.666%))
  Logic Levels:           93  (FDRE=1 LUT5=9 LUT6=83)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          1.247    90.049    reconfigurable                      M15/M1/M16/c_16
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    90.173 r  reconfigurable pblock_M15           M15/R[24]_INST_0/O
                         net (fo=1, routed)           1.610    91.783    boundary                            name/inst/PROBE_IN_INST/D[56]
    SLICE_X38Y48         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        91.765ns  (logic 12.238ns (13.336%)  route 79.527ns (86.664%))
  Logic Levels:           93  (FDRE=1 LUT5=9 LUT6=83)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          1.580    90.383    reconfigurable                      M15/M1/M16/c_16
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124    90.507 r  reconfigurable pblock_M15           M15/R[23]_INST_0/O
                         net (fo=1, routed)           1.259    91.765    boundary                            name/inst/PROBE_IN_INST/D[55]
    SLICE_X39Y48         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        91.613ns  (logic 12.238ns (13.358%)  route 79.375ns (86.642%))
  Logic Levels:           93  (FDRE=1 LUT5=9 LUT6=83)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          1.241    90.043    reconfigurable                      M15/M1/M16/c_16
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.124    90.167 r  reconfigurable pblock_M15           M15/R[21]_INST_0/O
                         net (fo=1, routed)           1.446    91.613    boundary                            name/inst/PROBE_IN_INST/D[53]
    SLICE_X62Y46         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        91.548ns  (logic 12.238ns (13.368%)  route 79.310ns (86.632%))
  Logic Levels:           93  (FDRE=1 LUT5=9 LUT6=83)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          1.241    90.043    reconfigurable                      M15/M1/M16/c_16
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124    90.167 r  reconfigurable pblock_M15           M15/R[22]_INST_0/O
                         net (fo=1, routed)           1.381    91.548    boundary                            name/inst/PROBE_IN_INST/D[54]
    SLICE_X38Y49         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        91.342ns  (logic 12.238ns (13.398%)  route 79.104ns (86.602%))
  Logic Levels:           93  (FDRE=1 LUT5=9 LUT6=83)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          0.823    89.625    reconfigurable                      M15/M1/M16/c_16
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    89.749 r  reconfigurable pblock_M15           M15/R[26]_INST_0/O
                         net (fo=1, routed)           1.593    91.342    boundary                            name/inst/PROBE_IN_INST/D[58]
    SLICE_X38Y48         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        91.252ns  (logic 12.238ns (13.411%)  route 79.014ns (86.589%))
  Logic Levels:           93  (FDRE=1 LUT3=1 LUT5=9 LUT6=82)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          1.080    89.882    reconfigurable                      M15/M1/M16/c_16
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    90.006 r  reconfigurable pblock_M15           M15/R[27]_INST_0/O
                         net (fo=1, routed)           1.246    91.252    boundary                            name/inst/PROBE_IN_INST/D[59]
    SLICE_X38Y48         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.899ns  (logic 12.238ns (13.463%)  route 78.661ns (86.537%))
  Logic Levels:           93  (FDRE=1 LUT5=10 LUT6=82)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          0.643    89.445    reconfigurable                      M15/M1/M16/c_16
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.124    89.569 r  reconfigurable pblock_M15           M15/R[18]_INST_0/O
                         net (fo=1, routed)           1.330    90.899    boundary                            name/inst/PROBE_IN_INST/D[50]
    SLICE_X39Y44         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.896ns  (logic 12.238ns (13.464%)  route 78.658ns (86.536%))
  Logic Levels:           93  (FDRE=1 LUT5=9 LUT6=83)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          1.075    89.877    reconfigurable                      M15/M1/M16/c_16
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    90.001 r  reconfigurable pblock_M15           M15/R[25]_INST_0/O
                         net (fo=1, routed)           0.895    90.896    boundary                            name/inst/PROBE_IN_INST/D[57]
    SLICE_X38Y45         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.860ns  (logic 12.238ns (13.469%)  route 78.622ns (86.531%))
  Logic Levels:           93  (FDRE=1 LUT4=1 LUT5=9 LUT6=82)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.798    88.678    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    88.802 r  reconfigurable pblock_M15           M15/R[27]_INST_0_i_1/O
                         net (fo=11, routed)          0.680    89.483    reconfigurable                      M15/M1/M16/c_16
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124    89.607 r  reconfigurable pblock_M15           M15/R[17]_INST_0/O
                         net (fo=1, routed)           1.253    90.860    boundary                            name/inst/PROBE_IN_INST/D[49]
    SLICE_X39Y44         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/probe_in_reg_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.839ns  (logic 12.455ns (13.711%)  route 78.384ns (86.289%))
  Logic Levels:           93  (FDRE=1 LUT4=1 LUT5=10 LUT6=81)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static                              name/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=94, routed)          3.885     4.304    boundary                            M15/A[6]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.299     4.603 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_266/O
                         net (fo=3, routed)           0.521     5.124    reconfigurable                      M15/M1/M2/c_6
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_250/O
                         net (fo=3, routed)           0.907     6.155    reconfigurable                      M15/M1/M2/c_8
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_228/O
                         net (fo=3, routed)           0.457     6.737    reconfigurable                      M15/M1/M2/c_10
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_205/O
                         net (fo=4, routed)           0.730     7.590    reconfigurable                      M15/M1/M2/c_12
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_178/O
                         net (fo=4, routed)           0.693     8.407    reconfigurable                      M15/M1/M2/c_14
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_230/O
                         net (fo=9, routed)           1.240     9.771    reconfigurable                      M15/M1/M2/c_16
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_271/O
                         net (fo=3, routed)           0.684    10.579    reconfigurable                      M15/M1/M3/c_4
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.703 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_255/O
                         net (fo=3, routed)           0.749    11.452    reconfigurable                      M15/M1/M3/c_6
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_235/O
                         net (fo=4, routed)           0.853    12.429    reconfigurable                      M15/M1/M3/c_8
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.553 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_209/O
                         net (fo=4, routed)           0.449    13.002    reconfigurable                      M15/M1/M3/c_10
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_181/O
                         net (fo=4, routed)           0.475    13.601    reconfigurable                      M15/M1/M3/c_12
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.725 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_152/O
                         net (fo=7, routed)           1.077    14.802    reconfigurable                      M15/M1/M3/c_14
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_257/O
                         net (fo=2, routed)           0.772    15.698    reconfigurable                      M15/M1/s_15[5]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    15.822 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_239/O
                         net (fo=3, routed)           0.816    16.638    reconfigurable                      M15/M1/M4/c_6
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.762 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_213/O
                         net (fo=4, routed)           0.753    17.516    reconfigurable                      M15/M1/M4/c_8
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_186/O
                         net (fo=4, routed)           0.823    18.463    reconfigurable                      M15/M1/M4/c_10
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.587 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_155/O
                         net (fo=4, routed)           0.818    19.405    reconfigurable                      M15/M1/M4/c_12
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    19.529 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_124/O
                         net (fo=7, routed)           0.553    20.082    reconfigurable                      M15/M1/M4/c_14
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.206 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_125/O
                         net (fo=8, routed)           1.139    21.344    reconfigurable                      M15/M1/M4/c_16
    SLICE_X51Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.468 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_216/O
                         net (fo=3, routed)           0.830    22.298    reconfigurable                      M15/M1/s_30[6]
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    22.422 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_190/O
                         net (fo=4, routed)           0.798    23.220    reconfigurable                      M15/M1/M5/c_8
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    23.344 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_159/O
                         net (fo=4, routed)           0.336    23.679    reconfigurable                      M15/M1/M5/c_10
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_128/O
                         net (fo=4, routed)           0.702    24.505    reconfigurable                      M15/M1/M5/c_12
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.629 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_96/O
                         net (fo=7, routed)           1.047    25.676    reconfigurable                      M15/M1/M5/c_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.124    25.800 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_97/O
                         net (fo=8, routed)           0.761    26.560    reconfigurable                      M15/M1/M5/c_16
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_192/O
                         net (fo=2, routed)           1.161    27.845    reconfigurable                      M15/M1/s_45[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.124    27.969 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_163/O
                         net (fo=4, routed)           0.963    28.932    reconfigurable                      M15/M1/M6/c_8
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_132/O
                         net (fo=4, routed)           0.696    29.752    reconfigurable                      M15/M1/M6/c_10
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.876 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_100/O
                         net (fo=4, routed)           0.845    30.721    reconfigurable                      M15/M1/M6/c_12
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    30.845 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_74/O
                         net (fo=7, routed)           1.022    31.867    reconfigurable                      M15/M1/M6/c_14
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    31.991 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_75/O
                         net (fo=8, routed)           1.038    33.030    reconfigurable                      M15/M1/M6/c_16
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    33.154 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_165/O
                         net (fo=2, routed)           0.927    34.080    reconfigurable                      M15/M1/s_60[7]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124    34.204 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_136/O
                         net (fo=4, routed)           0.816    35.021    reconfigurable                      M15/M1/M7/c_8
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.145 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_104/O
                         net (fo=4, routed)           0.840    35.984    reconfigurable                      M15/M1/M7/c_10
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.124    36.108 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_78/O
                         net (fo=4, routed)           0.971    37.079    reconfigurable                      M15/M1/M7/c_12
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    37.203 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_56/O
                         net (fo=7, routed)           1.204    38.407    reconfigurable                      M15/M1/M7/c_14
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124    38.531 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_169/O
                         net (fo=2, routed)           0.781    39.312    reconfigurable                      M15/M1/s_75[5]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    39.436 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_140/O
                         net (fo=3, routed)           0.668    40.104    reconfigurable                      M15/M1/M8/c_6
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    40.228 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_108/O
                         net (fo=4, routed)           0.692    40.920    reconfigurable                      M15/M1/M8/c_8
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    41.044 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_82/O
                         net (fo=4, routed)           1.125    42.169    reconfigurable                      M15/M1/M8/c_10
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.293 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_60/O
                         net (fo=4, routed)           0.542    42.835    reconfigurable                      M15/M1/M8/c_12
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124    42.959 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_42/O
                         net (fo=7, routed)           1.218    44.177    reconfigurable                      M15/M1/M8/c_14
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.124    44.301 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_143/O
                         net (fo=3, routed)           1.158    45.459    reconfigurable                      M15/M1/s_90[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    45.583 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_112/O
                         net (fo=3, routed)           0.974    46.557    reconfigurable                      M15/M1/M9/c_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.681 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_86/O
                         net (fo=4, routed)           0.591    47.271    reconfigurable                      M15/M1/M9/c_8
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_64/O
                         net (fo=4, routed)           0.475    47.870    reconfigurable                      M15/M1/M9/c_10
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    47.994 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_46/O
                         net (fo=4, routed)           0.455    48.449    reconfigurable                      M15/M1/M9/c_12
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124    48.573 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_32/O
                         net (fo=7, routed)           0.990    49.563    reconfigurable                      M15/M1/M9/c_14
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124    49.687 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_33/O
                         net (fo=8, routed)           1.148    50.836    reconfigurable                      M15/M1/M9/c_16
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    50.960 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_89/O
                         net (fo=3, routed)           0.826    51.786    reconfigurable                      M15/M1/s_105[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124    51.910 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_68/O
                         net (fo=4, routed)           0.617    52.526    reconfigurable                      M15/M1/M10/c_8
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    52.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_50/O
                         net (fo=4, routed)           0.881    53.531    reconfigurable                      M15/M1/M10/c_10
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    53.655 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_36/O
                         net (fo=4, routed)           0.532    54.187    reconfigurable                      M15/M1/M10/c_12
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    54.311 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_26/O
                         net (fo=7, routed)           0.963    55.274    reconfigurable                      M15/M1/M10/c_14
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124    55.398 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_94/O
                         net (fo=3, routed)           0.898    56.296    reconfigurable                      M15/M1/M11/c_4
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    56.420 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_72/O
                         net (fo=3, routed)           0.626    57.046    reconfigurable                      M15/M1/M11/c_6
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.170 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_54/O
                         net (fo=4, routed)           0.304    57.474    reconfigurable                      M15/M1/M11/c_8
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124    57.598 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_40/O
                         net (fo=4, routed)           0.634    58.232    reconfigurable                      M15/M1/M11/c_10
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.356 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_30/O
                         net (fo=4, routed)           0.519    58.875    reconfigurable                      M15/M1/M11/c_12
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    58.999 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_22/O
                         net (fo=7, routed)           0.640    59.639    reconfigurable                      M15/M1/M11/c_14
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124    59.763 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_23/O
                         net (fo=8, routed)           1.049    60.812    reconfigurable                      M15/M1/M11/c_16
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    60.936 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_58/O
                         net (fo=3, routed)           0.821    61.756    reconfigurable                      M15/M1/s_135[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.124    61.880 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_51/O
                         net (fo=4, routed)           0.812    62.693    reconfigurable                      M15/M1/M12/c_8
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    62.817 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_37/O
                         net (fo=4, routed)           1.058    63.875    reconfigurable                      M15/M1/M12/c_10
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.999 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_25/O
                         net (fo=4, routed)           0.653    64.653    reconfigurable                      M15/M1/M12/c_12
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124    64.777 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_18/O
                         net (fo=7, routed)           1.297    66.074    reconfigurable                      M15/M1/M12/c_14
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    66.198 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_54/O
                         net (fo=3, routed)           0.804    67.002    reconfigurable                      M15/M1/s_150[4]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    67.126 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_41/O
                         net (fo=3, routed)           1.049    68.175    reconfigurable                      M15/M1/M13/c_6
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    68.299 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_29/O
                         net (fo=4, routed)           0.842    69.141    reconfigurable                      M15/M1/M13/c_8
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    69.265 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_18/O
                         net (fo=4, routed)           0.639    69.904    reconfigurable                      M15/M1/M13/c_10
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    70.028 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_13/O
                         net (fo=4, routed)           0.840    70.868    reconfigurable                      M15/M1/M13/c_12
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.124    70.992 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_14/O
                         net (fo=7, routed)           1.081    72.073    reconfigurable                      M15/M1/M13/c_14
    SLICE_X47Y41         LUT5 (Prop_lut5_I0_O)        0.124    72.197 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_15/O
                         net (fo=8, routed)           0.912    73.110    reconfigurable                      M15/M1/M13/c_16
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    73.234 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_21/O
                         net (fo=3, routed)           1.045    74.279    reconfigurable                      M15/M1/s_165[6]
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    74.403 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_10/O
                         net (fo=4, routed)           0.603    75.006    reconfigurable                      M15/M1/M14/c_8
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    75.130 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_8/O
                         net (fo=4, routed)           0.769    75.899    reconfigurable                      M15/M1/M14/c_10
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124    76.023 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_8/O
                         net (fo=4, routed)           0.971    76.994    reconfigurable                      M15/M1/M14/c_12
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    77.118 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.839    77.957    reconfigurable                      M15/M1/M14/c_14
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    78.109 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_10/O
                         net (fo=8, routed)           0.877    78.986    reconfigurable                      M15/M1/M14/c_16
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.332    79.318 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_12/O
                         net (fo=3, routed)           1.006    80.325    reconfigurable                      M15/M1/s_180[6]
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    80.449 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_11/O
                         net (fo=3, routed)           0.815    81.264    reconfigurable                      M15/M1/M15/c_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    81.388 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_11/O
                         net (fo=3, routed)           0.810    82.198    reconfigurable                      M15/M1/M15/c_10
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.322 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.433    82.755    reconfigurable                      M15/M1/M15/c_12
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    82.879 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_4/O
                         net (fo=7, routed)           0.986    83.865    reconfigurable                      M15/M1/M15/c_14
    SLICE_X42Y44         LUT5 (Prop_lut5_I0_O)        0.124    83.989 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_5/O
                         net (fo=10, routed)          0.676    84.665    reconfigurable                      M15/M1/M15/c_16
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    84.789 r  reconfigurable pblock_M15           M15/R[20]_INST_0_i_1/O
                         net (fo=4, routed)           0.696    85.485    reconfigurable                      M15/M1/s_195[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    85.609 r  reconfigurable pblock_M15           M15/R[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.784    86.393    reconfigurable                      M15/M1/M16/c_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    86.517 r  reconfigurable pblock_M15           M15/R[24]_INST_0_i_2/O
                         net (fo=4, routed)           0.648    87.165    reconfigurable                      M15/M1/M16/c_9
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    87.289 r  reconfigurable pblock_M15           M15/R[26]_INST_0_i_2/O
                         net (fo=4, routed)           0.467    87.757    reconfigurable                      M15/M1/M16/c_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124    87.881 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_7/O
                         net (fo=3, routed)           0.652    88.533    reconfigurable                      M15/M1/M16/c_13
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.117    88.650 r  reconfigurable pblock_M15           M15/R[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.535    89.185    reconfigurable                      M15/M1/M16/c_14
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.348    89.533 r  reconfigurable pblock_M15           M15/R[30]_INST_0/O
                         net (fo=1, routed)           1.306    90.839    boundary                            name/inst/PROBE_IN_INST/D[62]
    SLICE_X39Y48         FDRE                                         r  static                              name/inst/PROBE_IN_INST/probe_in_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     0.197    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     0.197    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X37Y43         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y63         FDPE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X31Y63         FDPE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X35Y37         FDRE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1[0]
    SLICE_X35Y37         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/data_int_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[1]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[1]/Q
                         net (fo=3, routed)           0.056     0.197    static         name/inst/PROBE_IN_INST/data_int_sync1[1]
    SLICE_X39Y45         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync2_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/data_int_sync1_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync2_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y45         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[33]/C
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[33]/Q
                         net (fo=3, routed)           0.056     0.197    static         name/inst/PROBE_IN_INST/data_int_sync1[33]
    SLICE_X37Y45         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync2_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/data_int_sync1_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync2_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[55]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[55]/Q
                         net (fo=3, routed)           0.056     0.197    static         name/inst/PROBE_IN_INST/data_int_sync1[55]
    SLICE_X39Y50         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync2_reg[55]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/data_int_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y46         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[5]/C
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[5]/Q
                         net (fo=3, routed)           0.056     0.197    static         name/inst/PROBE_IN_INST/data_int_sync1[5]
    SLICE_X63Y46         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync2_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 name/inst/PROBE_IN_INST/data_int_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            name/inst/PROBE_IN_INST/data_int_sync2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y57         FDRE                         0.000     0.000 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[8]/C
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  static         name/inst/PROBE_IN_INST/data_int_sync1_reg[8]/Q
                         net (fo=3, routed)           0.056     0.197    static         name/inst/PROBE_IN_INST/data_int_sync1[8]
    SLICE_X39Y57         FDRE                                         r  static         name/inst/PROBE_IN_INST/data_int_sync2_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.372ns (8.924%)  route 3.797ns (91.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.705     1.705    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.829 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.038     2.868    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.992 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.408    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.532 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     4.169    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.372ns (8.924%)  route 3.797ns (91.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.705     1.705    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.829 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.038     2.868    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.992 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.408    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.532 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     4.169    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.372ns (8.924%)  route 3.797ns (91.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.705     1.705    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.829 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.038     2.868    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.992 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.408    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.532 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     4.169    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.372ns (8.924%)  route 3.797ns (91.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.705     1.705    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.829 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.038     2.868    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.992 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.408    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.532 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     4.169    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.372ns (8.924%)  route 3.797ns (91.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.705     1.705    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.829 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.038     2.868    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.992 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.408    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.532 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     4.169    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 0.372ns (8.924%)  route 3.797ns (91.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.705     1.705    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.829 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.038     2.868    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.992 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.408    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.532 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     4.169    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 0.248ns (6.242%)  route 3.725ns (93.758%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.237     2.237    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.488     3.849    static         dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.973 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.000     3.973    static         dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X34Y34         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X34Y34         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.954ns  (logic 0.248ns (6.272%)  route 3.706ns (93.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.237     2.237    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.469     3.830    static         dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.954 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[16]_i_1/O
                         net (fo=1, routed)           0.000     3.954    static         dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[16]
    SLICE_X34Y34         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X34Y34         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.248ns (6.446%)  route 3.600ns (93.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.237     2.237    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.363     3.724    static         dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X35Y34         LUT4 (Prop_lut4_I1_O)        0.124     3.848 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1/O
                         net (fo=1, routed)           0.000     3.848    static         dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[20]
    SLICE_X35Y34         FDSE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X35Y34         FDSE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 0.248ns (6.521%)  route 3.555ns (93.479%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          2.237     2.237    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.318     3.679    static         dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.803 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[15]_i_1/O
                         net (fo=1, routed)           0.000     3.803    static         dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[15]
    SLICE_X34Y34         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.578 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438     3.016    static         dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X34Y34         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.710%)  route 0.161ns (53.290%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y43         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.161     0.302    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.025%)  route 0.177ns (57.975%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y56         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.177     0.305    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y58         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X28Y58         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.646%)  route 0.168ns (54.354%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y43         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.168     0.309    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.469%)  route 0.169ns (54.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y45         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.169     0.310    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.071%)  route 0.179ns (55.929%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y57         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X28Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.179     0.320    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y58         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X28Y58         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.351%)  route 0.206ns (61.649%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y45         FDCE                         0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.206     0.334    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y42         FDCE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.000ns (0.000%)  route 0.356ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.356     0.356    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.000ns (0.000%)  route 0.356ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.356     0.356    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.000ns (0.000%)  route 0.356ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.356     0.356    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y31         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.045ns (12.061%)  route 0.328ns (87.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.328     0.328    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X28Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.373 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.373    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r                 
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    static         dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.821     1.641    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y28         FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C





