<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.185747</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x115d1d0: i16 = rotl 0xf17458, 0xf17660
  0xf17458: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x1149b78, 0x115d030, undef:i64
    0x115d030: i64 = add 0xf179a0, 0x115cfc8
      0xf179a0: i64 = bitcast 0xf17798
        0xf17798: v2i32 = BUILD_VECTOR 0xf17590, 0xf17730
          0xf17590: i32 = extract_vector_elt 0x115d308, Constant:i32&lt;2&gt;
            0x115d308: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1149b78, 0xf17938, undef:i64
              0xf17938: i64 = AssertAlign 0xf17ce0
                0xf17ce0: i64,ch = CopyFromReg 0x1149b78, Register:i64 %3
                  0x115cae8: i64 = Register %3
              0xf17388: i64 = undef
            0xf17ba8: i32 = Constant&lt;2&gt;
          0xf17730: i32 = extract_vector_elt 0x115d308, Constant:i32&lt;3&gt;
            0x115d308: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1149b78, 0xf17938, undef:i64
              0xf17938: i64 = AssertAlign 0xf17ce0
                0xf17ce0: i64,ch = CopyFromReg 0x1149b78, Register:i64 %3
                  0x115cae8: i64 = Register %3
              0xf17388: i64 = undef
            0xf176c8: i32 = Constant&lt;3&gt;
      0x115cfc8: i64 = shl 0xf17320, Constant:i32&lt;1&gt;
        0xf17320: i64,i1 = MAD_U64_U32 0xf18020, 0xf17800, 0x115ce90
          0xf18020: i32 = and 0xf17f50, Constant:i32&lt;65535&gt;
            0xf17f50: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1149b78, 0xf17ee8, undef:i64
              0xf17ee8: i64 = add nuw 0xf17e18, Constant:i64&lt;4&gt;
                0xf17e18: i64 = AssertAlign 0x115d4a8
                  0x115d4a8: i64,ch = CopyFromReg 0x1149b78, Register:i64 %2

                0xf17e80: i64 = Constant&lt;4&gt;
              0xf17388: i64 = undef
            0xf17fb8: i32 = Constant&lt;65535&gt;
          0xf17800: i32,ch = CopyFromReg 0x1149b78, Register:i32 %4
            0x115cc20: i32 = Register %4
          0x115ce90: i64 = add nuw nsw 0xf17528, 0x115ce28
            0xf17528: i64 = zero_extend 0x115d168
              0x115d168: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1149b78, 0xf18158, undef:i64
                0xf18158: i64 = add 0x115c9b0, Constant:i64&lt;28&gt;
                  0x115c9b0: i64 = AssertAlign 0xf17ce0

                  0x115d440: i64 = Constant&lt;28&gt;
                0xf17388: i64 = undef
            0x115ce28: i64 = zero_extend 0x115cbb8
              0x115cbb8: i32 = AssertZext 0xf17c78, ValueType:ch:i10
                0xf17c78: i32,ch = CopyFromReg 0x1149b78, Register:i32 %0
                  0x115ccf0: i32 = Register %0
        0xf17ad8: i32 = Constant&lt;1&gt;
    0xf17388: i64 = undef
  0xf17660: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x1149b78, 0x115d100, undef:i64
    0x115d100: i64 = add 0xf174c0, 0x115cfc8
      0xf174c0: i64 = bitcast 0xf17c10
        0xf17c10: v2i32 = BUILD_VECTOR 0x115ca18, 0xf17b40
          0x115ca18: i32 = extract_vector_elt 0xf173f0, Constant:i32&lt;0&gt;
            0xf173f0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1149b78, 0xf172b8, undef:i64
              0xf172b8: i64 = add nuw 0xf17938, Constant:i64&lt;16&gt;
                0xf17938: i64 = AssertAlign 0xf17ce0
                  0xf17ce0: i64,ch = CopyFromReg 0x1149b78, Register:i64 %3

                0xf17250: i64 = Constant&lt;16&gt;
              0xf17388: i64 = undef
            0xf17a08: i32 = Constant&lt;0&gt;
          0xf17b40: i32 = extract_vector_elt 0xf173f0, Constant:i32&lt;1&gt;
            0xf173f0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1149b78, 0xf172b8, undef:i64
              0xf172b8: i64 = add nuw 0xf17938, Constant:i64&lt;16&gt;
                0xf17938: i64 = AssertAlign 0xf17ce0
                  0xf17ce0: i64,ch = CopyFromReg 0x1149b78, Register:i64 %3

                0xf17250: i64 = Constant&lt;16&gt;
              0xf17388: i64 = undef
            0xf17ad8: i32 = Constant&lt;1&gt;
      0x115cfc8: i64 = shl 0xf17320, Constant:i32&lt;1&gt;
        0xf17320: i64,i1 = MAD_U64_U32 0xf18020, 0xf17800, 0x115ce90
          0xf18020: i32 = and 0xf17f50, Constant:i32&lt;65535&gt;
            0xf17f50: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1149b78, 0xf17ee8, undef:i64
              0xf17ee8: i64 = add nuw 0xf17e18, Constant:i64&lt;4&gt;
                0xf17e18: i64 = AssertAlign 0x115d4a8
                  0x115d4a8: i64,ch = CopyFromReg 0x1149b78, Register:i64 %2

                0xf17e80: i64 = Constant&lt;4&gt;
              0xf17388: i64 = undef
            0xf17fb8: i32 = Constant&lt;65535&gt;
          0xf17800: i32,ch = CopyFromReg 0x1149b78, Register:i32 %4
            0x115cc20: i32 = Register %4
          0x115ce90: i64 = add nuw nsw 0xf17528, 0x115ce28
            0xf17528: i64 = zero_extend 0x115d168
              0x115d168: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1149b78, 0xf18158, undef:i64
                0xf18158: i64 = add 0x115c9b0, Constant:i64&lt;28&gt;
                  0x115c9b0: i64 = AssertAlign 0xf17ce0

                  0x115d440: i64 = Constant&lt;28&gt;
                0xf17388: i64 = undef
            0x115ce28: i64 = zero_extend 0x115cbb8
              0x115cbb8: i32 = AssertZext 0xf17c78, ValueType:ch:i10
                0xf17c78: i32,ch = CopyFromReg 0x1149b78, Register:i32 %0
                  0x115ccf0: i32 = Register %0
        0xf17ad8: i32 = Constant&lt;1&gt;
    0xf17388: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
