// Copyright (c) 2025 Michael Ivertowski
// Licensed under the MIT License. See LICENSE file in the project root for license information.

namespace DotCompute.Backends.CUDA.Execution.Graph.Types.Enums
{
    /// <summary>
    /// CUDA device attribute enumeration
    /// </summary>
    public enum CudaDeviceAttribute : uint
    {
        MaxThreadsPerBlock = 1,
        MaxBlockDimX = 2,
        MaxBlockDimY = 3,
        MaxBlockDimZ = 4,
        MaxGridDimX = 5,
        MaxGridDimY = 6,
        MaxGridDimZ = 7,
        MaxSharedMemoryPerBlock = 8,
        TotalConstantMemory = 9,
        WarpSize = 10,
        MaxPitch = 11,
        MaxRegistersPerBlock = 12,
        ClockRate = 13,
        TextureAlignment = 14,
        GpuOverlap = 15,
        MultiProcessorCount = 16,
        KernelExecTimeout = 17,
        Integrated = 18,
        CanMapHostMemory = 19,
        ComputeMode = 20,
        MaxTexture1DWidth = 21,
        MaxTexture2DWidth = 22,
        MaxTexture2DHeight = 23,
        MaxTexture3DWidth = 24,
        MaxTexture3DHeight = 25,
        MaxTexture3DDepth = 26,
        MaxTexture2DLayeredWidth = 27,
        MaxTexture2DLayeredHeight = 28,
        MaxTexture2DLayeredLayers = 29,
        SurfaceAlignment = 30,
        ConcurrentKernels = 31,
        EccEnabled = 32,
        PciBusId = 33,
        PciDeviceId = 34,
        TccDriver = 35,
        MemoryClockRate = 36,
        GlobalMemoryBusWidth = 37,
        L2CacheSize = 38,
        MaxThreadsPerMultiProcessor = 39,
        AsyncEngineCount = 40,
        UnifiedAddressing = 41,
        MaxTexture1DLayeredWidth = 42,
        MaxTexture1DLayeredLayers = 43,
        CanTex2DGather = 44,
        MaxTexture2DGatherWidth = 45,
        MaxTexture2DGatherHeight = 46,
        MaxTexture3DWidthAlt = 47,
        MaxTexture3DHeightAlt = 48,
        MaxTexture3DDepthAlt = 49,
        PciDomainId = 50,
        TexturePitchAlignment = 51,
        MaxTextureCubemapWidth = 52,
        MaxTextureCubemapLayeredWidth = 53,
        MaxTextureCubemapLayeredLayers = 54,
        MaxSurface1DWidth = 55,
        MaxSurface2DWidth = 56,
        MaxSurface2DHeight = 57,
        MaxSurface3DWidth = 58,
        MaxSurface3DHeight = 59,
        MaxSurface3DDepth = 60,
        MaxSurface1DLayeredWidth = 61,
        MaxSurface1DLayeredLayers = 62,
        MaxSurface2DLayeredWidth = 63,
        MaxSurface2DLayeredHeight = 64,
        MaxSurface2DLayeredLayers = 65,
        MaxSurfaceCubemapWidth = 66,
        MaxSurfaceCubemapLayeredWidth = 67,
        MaxSurfaceCubemapLayeredLayers = 68,
        MaxTexture1DLinearWidth = 69,
        MaxTexture2DLinearWidth = 70,
        MaxTexture2DLinearHeight = 71,
        MaxTexture2DLinearPitch = 72,
        MaxTexture2DMipmappedWidth = 73,
        MaxTexture2DMipmappedHeight = 74,
        ComputeCapabilityMajor = 75,
        ComputeCapabilityMinor = 76,
        MaxTexture1DMipmappedWidth = 77,
        StreamPrioritiesSupported = 78,
        GlobalL1CacheSupported = 79,
        LocalL1CacheSupported = 80,
        MaxSharedMemoryPerMultiprocessor = 81,
        MaxRegistersPerMultiprocessor = 82,
        ManagedMemory = 83,
        MultiGpuBoard = 84,
        MultiGpuBoardGroupId = 85,
        HostNativeAtomicSupported = 86,
        SingleToDoublePrecisionPerfRatio = 87,
        PageableMemoryAccess = 88,
        ConcurrentManagedAccess = 89,
        ComputePreemptionSupported = 90,
        CanUseHostPointerForRegisteredMem = 91,
        CooperativeLaunch = 92,
        CooperativeMultiDeviceLaunch = 93,
        MaxSharedMemoryPerBlockOptin = 94,
        CanFlushRemoteWrites = 95,
        HostRegisterSupported = 96,
        PageableMemoryAccessUsesHostPageTables = 97,
        DirectManagedMemAccessFromHost = 98,
        MaxBlocksPerMultiprocessor = 99,
        MaxPersistingL2CacheSize = 100,
        MaxAccessPolicyWindowSize = 101,
        ReservedSharedMemoryPerBlock = 102,
        SparseCudaArraySupported = 103,
        HostRegisterReadOnlySupported = 104,
        TimelineSemaphoreInteropSupported = 105,
        MemoryPoolsSupported = 106,
        GpuDirectRdmaSupported = 107,
        GpuDirectRdmaFlushWritesOptions = 108,
        GpuDirectRdmaWritesOrdering = 109,
        MempoolSupportedHandleTypes = 110,
        DeferredMappingCudaArraySupported = 111,
        IpcEventSupported = 112,
        ClusterLaunch = 113,
        UnifiedFunctionPointers = 114,
        NumaConfig = 115,
        NumaId = 116,
        MpsEnabled = 117,
        HostNumaId = 118
    }
}