
Loading design for application trce from file fxbox_impl1.ncd.
Design name: box_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Mon Oct 01 17:53:07 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -u 0 -gt -sethld -sp 4 -sphld m -o FxBox_impl1.twr -gui -msgset C:/fpga/projects/FxBox/promote.xml FxBox_impl1.ncd FxBox_impl1.prf 
Design file:     fxbox_impl1.ncd
Preference file: fxbox_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "M_CLK" 38.000000 MHz ;
            121 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 22.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i0  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i14  (to M_CLK +)

   Delay:               3.612ns  (81.8% logic, 18.2% route), 9 logic levels.

 Constraint Details:

      3.612ns physical path delay SLICE_7 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.538ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_7 (from M_CLK)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n15
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_7
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n2194
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF1_DE  ---     0.643    R10C10D.FCI to     R10C10D.F1 SLICE_0
ROUTE         1     0.000     R10C10D.F1 to    R10C10D.DI1 n66 (to M_CLK)
                  --------
                    3.612   (81.8% logic, 18.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9A.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i1  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i14  (to M_CLK +)

   Delay:               3.584ns  (81.7% logic, 18.3% route), 8 logic levels.

 Constraint Details:

      3.584ns physical path delay SLICE_6 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.566ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q0 SLICE_6 (from M_CLK)
ROUTE         1     0.656      R10C9B.Q0 to      R10C9B.A0 n14
C0TOFCO_DE  ---     1.023      R10C9B.A0 to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF1_DE  ---     0.643    R10C10D.FCI to     R10C10D.F1 SLICE_0
ROUTE         1     0.000     R10C10D.F1 to    R10C10D.DI1 n66 (to M_CLK)
                  --------
                    3.584   (81.7% logic, 18.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9B.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.596ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i0  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i13  (to M_CLK +)

   Delay:               3.554ns  (81.5% logic, 18.5% route), 9 logic levels.

 Constraint Details:

      3.554ns physical path delay SLICE_7 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.596ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_7 (from M_CLK)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n15
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_7
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n2194
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF0_DE  ---     0.585    R10C10D.FCI to     R10C10D.F0 SLICE_0
ROUTE         1     0.000     R10C10D.F0 to    R10C10D.DI0 n67 (to M_CLK)
                  --------
                    3.554   (81.5% logic, 18.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9A.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i1  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i13  (to M_CLK +)

   Delay:               3.526ns  (81.4% logic, 18.6% route), 8 logic levels.

 Constraint Details:

      3.526ns physical path delay SLICE_6 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.624ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q0 SLICE_6 (from M_CLK)
ROUTE         1     0.656      R10C9B.Q0 to      R10C9B.A0 n14
C0TOFCO_DE  ---     1.023      R10C9B.A0 to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF0_DE  ---     0.585    R10C10D.FCI to     R10C10D.F0 SLICE_0
ROUTE         1     0.000     R10C10D.F0 to    R10C10D.DI0 n67 (to M_CLK)
                  --------
                    3.526   (81.4% logic, 18.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9B.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.700ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i2  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i14  (to M_CLK +)

   Delay:               3.450ns  (81.0% logic, 19.0% route), 8 logic levels.

 Constraint Details:

      3.450ns physical path delay SLICE_6 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.700ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q1 SLICE_6 (from M_CLK)
ROUTE         1     0.656      R10C9B.Q1 to      R10C9B.A1 n13
C1TOFCO_DE  ---     0.889      R10C9B.A1 to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF1_DE  ---     0.643    R10C10D.FCI to     R10C10D.F1 SLICE_0
ROUTE         1     0.000     R10C10D.F1 to    R10C10D.DI1 n66 (to M_CLK)
                  --------
                    3.450   (81.0% logic, 19.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9B.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.700ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i0  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i12  (to M_CLK +)

   Delay:               3.450ns  (81.0% logic, 19.0% route), 8 logic levels.

 Constraint Details:

      3.450ns physical path delay SLICE_7 to SLICE_1 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.700ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_7 (from M_CLK)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n15
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_7
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n2194
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOF1_DE  ---     0.643    R10C10C.FCI to     R10C10C.F1 SLICE_1
ROUTE         1     0.000     R10C10C.F1 to    R10C10C.DI1 n68 (to M_CLK)
                  --------
                    3.450   (81.0% logic, 19.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9A.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i3  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i14  (to M_CLK +)

   Delay:               3.422ns  (80.8% logic, 19.2% route), 7 logic levels.

 Constraint Details:

      3.422ns physical path delay SLICE_5 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.728ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9C.CLK to      R10C9C.Q0 SLICE_5 (from M_CLK)
ROUTE         1     0.656      R10C9C.Q0 to      R10C9C.A0 n12
C0TOFCO_DE  ---     1.023      R10C9C.A0 to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF1_DE  ---     0.643    R10C10D.FCI to     R10C10D.F1 SLICE_0
ROUTE         1     0.000     R10C10D.F1 to    R10C10D.DI1 n66 (to M_CLK)
                  --------
                    3.422   (80.8% logic, 19.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9C.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i1  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i12  (to M_CLK +)

   Delay:               3.422ns  (80.8% logic, 19.2% route), 7 logic levels.

 Constraint Details:

      3.422ns physical path delay SLICE_6 to SLICE_1 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.728ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q0 SLICE_6 (from M_CLK)
ROUTE         1     0.656      R10C9B.Q0 to      R10C9B.A0 n14
C0TOFCO_DE  ---     1.023      R10C9B.A0 to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOF1_DE  ---     0.643    R10C10C.FCI to     R10C10C.F1 SLICE_1
ROUTE         1     0.000     R10C10C.F1 to    R10C10C.DI1 n68 (to M_CLK)
                  --------
                    3.422   (80.8% logic, 19.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9B.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.758ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i2  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i13  (to M_CLK +)

   Delay:               3.392ns  (80.7% logic, 19.3% route), 8 logic levels.

 Constraint Details:

      3.392ns physical path delay SLICE_6 to SLICE_0 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.758ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9B.CLK to      R10C9B.Q1 SLICE_6 (from M_CLK)
ROUTE         1     0.656      R10C9B.Q1 to      R10C9B.A1 n13
C1TOFCO_DE  ---     0.889      R10C9B.A1 to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOFCO_D  ---     0.162    R10C10C.FCI to    R10C10C.FCO SLICE_1
ROUTE         1     0.000    R10C10C.FCO to    R10C10D.FCI n2200
FCITOF0_DE  ---     0.585    R10C10D.FCI to     R10C10D.F0 SLICE_0
ROUTE         1     0.000     R10C10D.F0 to    R10C10D.DI0 n67 (to M_CLK)
                  --------
                    3.392   (80.7% logic, 19.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9B.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.758ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i0  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i11  (to M_CLK +)

   Delay:               3.392ns  (80.7% logic, 19.3% route), 8 logic levels.

 Constraint Details:

      3.392ns physical path delay SLICE_7 to SLICE_1 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 22.758ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C9A.CLK to      R10C9A.Q1 SLICE_7 (from M_CLK)
ROUTE         1     0.656      R10C9A.Q1 to      R10C9A.A1 n15
C1TOFCO_DE  ---     0.889      R10C9A.A1 to     R10C9A.FCO SLICE_7
ROUTE         1     0.000     R10C9A.FCO to     R10C9B.FCI n2194
FCITOFCO_D  ---     0.162     R10C9B.FCI to     R10C9B.FCO SLICE_6
ROUTE         1     0.000     R10C9B.FCO to     R10C9C.FCI n2195
FCITOFCO_D  ---     0.162     R10C9C.FCI to     R10C9C.FCO SLICE_5
ROUTE         1     0.000     R10C9C.FCO to     R10C9D.FCI n2196
FCITOFCO_D  ---     0.162     R10C9D.FCI to     R10C9D.FCO SLICE_4
ROUTE         1     0.000     R10C9D.FCO to    R10C10A.FCI n2197
FCITOFCO_D  ---     0.162    R10C10A.FCI to    R10C10A.FCO SLICE_3
ROUTE         1     0.000    R10C10A.FCO to    R10C10B.FCI n2198
FCITOFCO_D  ---     0.162    R10C10B.FCI to    R10C10B.FCO SLICE_2
ROUTE         1     0.000    R10C10B.FCO to    R10C10C.FCI n2199
FCITOF0_DE  ---     0.585    R10C10C.FCI to     R10C10C.F0 SLICE_1
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 n69 (to M_CLK)
                  --------
                    3.392   (80.7% logic, 19.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9A.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    3.959   (0.0% logic, 100.0% route), 0 logic levels.

Report:  264.690MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;
            116 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 89994.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i3  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_NORMAL_90  (to DD0/I2CC0/READY_I2CM +)

   Delay:               6.537ns  (37.2% logic, 62.8% route), 5 logic levels.

 Constraint Details:

      6.537ns physical path delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/SLICE_176 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89994.197ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29C.CLK to     R14C29C.Q0 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     2.112     R14C29C.Q0 to     R14C28B.C1 DD0/I2CC0/CTR_BUF_3
CTOF_DEL    ---     0.495     R14C28B.C1 to     R14C28B.F1 DD0/I2CC0/SLICE_175
ROUTE         2     0.324     R14C28B.F1 to     R14C28D.D0 DD0/I2CC0/n1767
CTOF_DEL    ---     0.495     R14C28D.D0 to     R14C28D.F0 DD0/I2CC0/SLICE_173
ROUTE         2     0.976     R14C28D.F0 to     R14C28A.A1 DD0/I2CC0/PULSE_EOF_INIT_N_252
CTOF_DEL    ---     0.495     R14C28A.A1 to     R14C28A.F1 DD0/I2CC0/SLICE_176
ROUTE         1     0.693     R14C28A.F1 to     R14C28A.B0 DD0/I2CC0/n2319
CTOF_DEL    ---     0.495     R14C28A.B0 to     R14C28A.F0 DD0/I2CC0/SLICE_176
ROUTE         1     0.000     R14C28A.F0 to    R14C28A.DI0 DD0/I2CC0/PULSE_LOAD_NORMAL_N_258 (to DD0/I2CC0/READY_I2CM)
                  --------
                    6.537   (37.2% logic, 62.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89994.869ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i4  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_NORMAL_90  (to DD0/I2CC0/READY_I2CM +)

   Delay:               5.865ns  (41.5% logic, 58.5% route), 5 logic levels.

 Constraint Details:

      5.865ns physical path delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/SLICE_176 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89994.869ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29C.CLK to     R14C29C.Q1 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.440     R14C29C.Q1 to     R14C28B.B1 DD0/I2CC0/CTR_BUF_4
CTOF_DEL    ---     0.495     R14C28B.B1 to     R14C28B.F1 DD0/I2CC0/SLICE_175
ROUTE         2     0.324     R14C28B.F1 to     R14C28D.D0 DD0/I2CC0/n1767
CTOF_DEL    ---     0.495     R14C28D.D0 to     R14C28D.F0 DD0/I2CC0/SLICE_173
ROUTE         2     0.976     R14C28D.F0 to     R14C28A.A1 DD0/I2CC0/PULSE_EOF_INIT_N_252
CTOF_DEL    ---     0.495     R14C28A.A1 to     R14C28A.F1 DD0/I2CC0/SLICE_176
ROUTE         1     0.693     R14C28A.F1 to     R14C28A.B0 DD0/I2CC0/n2319
CTOF_DEL    ---     0.495     R14C28A.B0 to     R14C28A.F0 DD0/I2CC0/SLICE_176
ROUTE         1     0.000     R14C28A.F0 to    R14C28A.DI0 DD0/I2CC0/PULSE_LOAD_NORMAL_N_258 (to DD0/I2CC0/READY_I2CM)
                  --------
                    5.865   (41.5% logic, 58.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89995.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i2  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_NORMAL_90  (to DD0/I2CC0/READY_I2CM +)

   Delay:               5.416ns  (44.9% logic, 55.1% route), 5 logic levels.

 Constraint Details:

      5.416ns physical path delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/SLICE_176 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89995.318ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29B.CLK to     R14C29B.Q1 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     0.991     R14C29B.Q1 to     R14C28B.A1 DD0/I2CC0/CTR_BUF_2
CTOF_DEL    ---     0.495     R14C28B.A1 to     R14C28B.F1 DD0/I2CC0/SLICE_175
ROUTE         2     0.324     R14C28B.F1 to     R14C28D.D0 DD0/I2CC0/n1767
CTOF_DEL    ---     0.495     R14C28D.D0 to     R14C28D.F0 DD0/I2CC0/SLICE_173
ROUTE         2     0.976     R14C28D.F0 to     R14C28A.A1 DD0/I2CC0/PULSE_EOF_INIT_N_252
CTOF_DEL    ---     0.495     R14C28A.A1 to     R14C28A.F1 DD0/I2CC0/SLICE_176
ROUTE         1     0.693     R14C28A.F1 to     R14C28A.B0 DD0/I2CC0/n2319
CTOF_DEL    ---     0.495     R14C28A.B0 to     R14C28A.F0 DD0/I2CC0/SLICE_176
ROUTE         1     0.000     R14C28A.F0 to    R14C28A.DI0 DD0/I2CC0/PULSE_LOAD_NORMAL_N_258 (to DD0/I2CC0/READY_I2CM)
                  --------
                    5.416   (44.9% logic, 55.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89995.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i1  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_NORMAL_90  (to DD0/I2CC0/READY_I2CM +)

   Delay:               5.075ns  (47.9% logic, 52.1% route), 5 logic levels.

 Constraint Details:

      5.075ns physical path delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/SLICE_176 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89995.659ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29B.CLK to     R14C29B.Q0 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     0.650     R14C29B.Q0 to     R14C28B.D1 DD0/I2CC0/CTR_BUF_1
CTOF_DEL    ---     0.495     R14C28B.D1 to     R14C28B.F1 DD0/I2CC0/SLICE_175
ROUTE         2     0.324     R14C28B.F1 to     R14C28D.D0 DD0/I2CC0/n1767
CTOF_DEL    ---     0.495     R14C28D.D0 to     R14C28D.F0 DD0/I2CC0/SLICE_173
ROUTE         2     0.976     R14C28D.F0 to     R14C28A.A1 DD0/I2CC0/PULSE_EOF_INIT_N_252
CTOF_DEL    ---     0.495     R14C28A.A1 to     R14C28A.F1 DD0/I2CC0/SLICE_176
ROUTE         1     0.693     R14C28A.F1 to     R14C28A.B0 DD0/I2CC0/n2319
CTOF_DEL    ---     0.495     R14C28A.B0 to     R14C28A.F0 DD0/I2CC0/SLICE_176
ROUTE         1     0.000     R14C28A.F0 to    R14C28A.DI0 DD0/I2CC0/PULSE_LOAD_NORMAL_N_258 (to DD0/I2CC0/READY_I2CM)
                  --------
                    5.075   (47.9% logic, 52.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89996.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i0  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_NORMAL_90  (to DD0/I2CC0/READY_I2CM +)

   Delay:               4.392ns  (44.1% logic, 55.9% route), 4 logic levels.

 Constraint Details:

      4.392ns physical path delay DD0/I2CC0/CTR0/SLICE_13 to DD0/I2CC0/SLICE_176 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89996.342ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_13 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29A.CLK to     R14C29A.Q1 DD0/I2CC0/CTR0/SLICE_13 (from DD0/I2CC0/READY_I2CM)
ROUTE         5     0.786     R14C29A.Q1 to     R14C28D.C0 DD0/I2CC0/CTR_BUF_0
CTOF_DEL    ---     0.495     R14C28D.C0 to     R14C28D.F0 DD0/I2CC0/SLICE_173
ROUTE         2     0.976     R14C28D.F0 to     R14C28A.A1 DD0/I2CC0/PULSE_EOF_INIT_N_252
CTOF_DEL    ---     0.495     R14C28A.A1 to     R14C28A.F1 DD0/I2CC0/SLICE_176
ROUTE         1     0.693     R14C28A.F1 to     R14C28A.B0 DD0/I2CC0/n2319
CTOF_DEL    ---     0.495     R14C28A.B0 to     R14C28A.F0 DD0/I2CC0/SLICE_176
ROUTE         1     0.000     R14C28A.F0 to    R14C28A.DI0 DD0/I2CC0/PULSE_LOAD_NORMAL_N_258 (to DD0/I2CC0/READY_I2CM)
                  --------
                    4.392   (44.1% logic, 55.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89996.537ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i0  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_EOF_NORMAL_88  (to DD0/I2CC0/READY_I2CM +)

   Delay:               4.197ns  (46.2% logic, 53.8% route), 4 logic levels.

 Constraint Details:

      4.197ns physical path delay DD0/I2CC0/CTR0/SLICE_13 to DD0/I2CC0/SLICE_174 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89996.537ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_13 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29A.CLK to     R14C29A.Q1 DD0/I2CC0/CTR0/SLICE_13 (from DD0/I2CC0/READY_I2CM)
ROUTE         5     1.077     R14C29A.Q1 to     R14C28D.D1 DD0/I2CC0/CTR_BUF_0
CTOF_DEL    ---     0.495     R14C28D.D1 to     R14C28D.F1 DD0/I2CC0/SLICE_173
ROUTE         1     0.747     R14C28D.F1 to     R14C28C.C1 DD0/I2CC0/n18
CTOF_DEL    ---     0.495     R14C28C.C1 to     R14C28C.F1 DD0/I2CC0/SLICE_174
ROUTE         1     0.436     R14C28C.F1 to     R14C28C.C0 DD0/I2CC0/n20
CTOF_DEL    ---     0.495     R14C28C.C0 to     R14C28C.F0 DD0/I2CC0/SLICE_174
ROUTE         1     0.000     R14C28C.F0 to    R14C28C.DI0 DD0/I2CC0/PULSE_EOF_NORMAL_N_256 (to DD0/I2CC0/READY_I2CM)
                  --------
                    4.197   (46.2% logic, 53.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89996.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i9  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_EOF_NORMAL_88  (to DD0/I2CC0/READY_I2CM +)

   Delay:               4.163ns  (46.5% logic, 53.5% route), 4 logic levels.

 Constraint Details:

      4.163ns physical path delay DD0/I2CC0/CTR0/SLICE_10 to DD0/I2CC0/SLICE_174 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89996.571ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_10 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C30B.CLK to     R14C30B.Q0 DD0/I2CC0/CTR0/SLICE_10 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.043     R14C30B.Q0 to     R14C28D.B1 DD0/I2CC0/CTR_BUF_9
CTOF_DEL    ---     0.495     R14C28D.B1 to     R14C28D.F1 DD0/I2CC0/SLICE_173
ROUTE         1     0.747     R14C28D.F1 to     R14C28C.C1 DD0/I2CC0/n18
CTOF_DEL    ---     0.495     R14C28C.C1 to     R14C28C.F1 DD0/I2CC0/SLICE_174
ROUTE         1     0.436     R14C28C.F1 to     R14C28C.C0 DD0/I2CC0/n20
CTOF_DEL    ---     0.495     R14C28C.C0 to     R14C28C.F0 DD0/I2CC0/SLICE_174
ROUTE         1     0.000     R14C28C.F0 to    R14C28C.DI0 DD0/I2CC0/PULSE_EOF_NORMAL_N_256 (to DD0/I2CC0/READY_I2CM)
                  --------
                    4.163   (46.5% logic, 53.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C30B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89996.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i2  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_EOF_NORMAL_88  (to DD0/I2CC0/READY_I2CM +)

   Delay:               4.111ns  (47.1% logic, 52.9% route), 4 logic levels.

 Constraint Details:

      4.111ns physical path delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/SLICE_174 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89996.623ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29B.CLK to     R14C29B.Q1 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     0.991     R14C29B.Q1 to     R14C28D.A1 DD0/I2CC0/CTR_BUF_2
CTOF_DEL    ---     0.495     R14C28D.A1 to     R14C28D.F1 DD0/I2CC0/SLICE_173
ROUTE         1     0.747     R14C28D.F1 to     R14C28C.C1 DD0/I2CC0/n18
CTOF_DEL    ---     0.495     R14C28C.C1 to     R14C28C.F1 DD0/I2CC0/SLICE_174
ROUTE         1     0.436     R14C28C.F1 to     R14C28C.C0 DD0/I2CC0/n20
CTOF_DEL    ---     0.495     R14C28C.C0 to     R14C28C.F0 DD0/I2CC0/SLICE_174
ROUTE         1     0.000     R14C28C.F0 to    R14C28C.DI0 DD0/I2CC0/PULSE_EOF_NORMAL_N_256 (to DD0/I2CC0/READY_I2CM)
                  --------
                    4.111   (47.1% logic, 52.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89996.735ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i3  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_INIT_91  (to DD0/I2CC0/READY_I2CM +)

   Delay:               3.999ns  (36.1% logic, 63.9% route), 3 logic levels.

 Constraint Details:

      3.999ns physical path delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/SLICE_175 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89996.735ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29C.CLK to     R14C29C.Q0 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     2.112     R14C29C.Q0 to     R14C28B.C1 DD0/I2CC0/CTR_BUF_3
CTOF_DEL    ---     0.495     R14C28B.C1 to     R14C28B.F1 DD0/I2CC0/SLICE_175
ROUTE         2     0.445     R14C28B.F1 to     R14C28B.C0 DD0/I2CC0/n1767
CTOF_DEL    ---     0.495     R14C28B.C0 to     R14C28B.F0 DD0/I2CC0/SLICE_175
ROUTE         1     0.000     R14C28B.F0 to    R14C28B.DI0 DD0/I2CC0/PULSE_LOAD_INIT_N_257 (to DD0/I2CC0/READY_I2CM)
                  --------
                    3.999   (36.1% logic, 63.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C29C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 89996.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/CTR0/CLOCK_R_506__i7  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_EOF_NORMAL_88  (to DD0/I2CC0/READY_I2CM +)

   Delay:               3.906ns  (49.6% logic, 50.4% route), 4 logic levels.

 Constraint Details:

      3.906ns physical path delay DD0/I2CC0/CTR0/SLICE_8 to DD0/I2CC0/SLICE_174 meets
    90000.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 90000.734ns) by 89996.828ns

 Physical Path Details:

      Data path DD0/I2CC0/CTR0/SLICE_8 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C30A.CLK to     R14C30A.Q0 DD0/I2CC0/CTR0/SLICE_8 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     0.786     R14C30A.Q0 to     R14C28D.C1 DD0/I2CC0/CTR_BUF_7
CTOF_DEL    ---     0.495     R14C28D.C1 to     R14C28D.F1 DD0/I2CC0/SLICE_173
ROUTE         1     0.747     R14C28D.F1 to     R14C28C.C1 DD0/I2CC0/n18
CTOF_DEL    ---     0.495     R14C28C.C1 to     R14C28C.F1 DD0/I2CC0/SLICE_174
ROUTE         1     0.436     R14C28C.F1 to     R14C28C.C0 DD0/I2CC0/n20
CTOF_DEL    ---     0.495     R14C28C.C0 to     R14C28C.F0 DD0/I2CC0/SLICE_174
ROUTE         1     0.000     R14C28C.F0 to    R14C28C.DI0 DD0/I2CC0/PULSE_EOF_NORMAL_N_256 (to DD0/I2CC0/READY_I2CM)
                  --------
                    3.906   (49.6% logic, 50.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/CTR0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C30A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path DD0/I2CC0/I2CM0/SLICE_177 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.064     R25C19D.Q0 to    R14C28C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    3.064   (0.0% logic, 100.0% route), 0 logic levels.

Report:  149.187MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 99997.500ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            DD0/I2CC0/SLICE_147

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 99999.021ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/INIT_R_80  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/CMD_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_ADDR +)

   Delay:               2.304ns  (41.1% logic, 58.9% route), 2 logic levels.

 Constraint Details:

      2.304ns physical path delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147 meets
    100000.000ns delay constraint less
     -1.491ns skew and
      0.166ns DIN_SET requirement (totaling 100001.325ns) by 99999.021ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3     1.357     R14C27A.Q1 to     R16C26A.B0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495     R16C26A.B0 to     R16C26A.F0 DD0/I2CC0/SLICE_147
ROUTE         1     0.000     R16C26A.F0 to    R16C26A.DI0 DD0/I2CC0/CMD_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_ADDR)
                  --------
                    2.304   (41.1% logic, 58.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R14C27A.CLK SYS_CLK_TREE[5]
                  --------
                    8.554   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R17C26D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q0 SLICE_155
ROUTE         4     1.039     R17C26D.Q0 to    R16C26A.CLK DD0/I2CC0/I2CM0/LOAD_ADDR
                  --------
                   10.045   (9.0% logic, 91.0% route), 2 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 89997.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i0  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i7  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.436ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.436ns physical path delay DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386 meets
    90000.900ns delay constraint less
      1.666ns skew and
      0.348ns M_SET requirement (totaling 89998.886ns) by 89997.450ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C29D.CLK to     R15C29D.Q1 DD0/I2CC0/SLICE_379 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.984     R15C29D.Q1 to     R15C27C.M0 DD0/I2CC0/DATA_W_I2CM_0 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R15C29D.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.361     R16C26B.Q0 to    R15C27C.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.367   (8.7% logic, 91.3% route), 2 logic levels.


Passed: The following path meets requirements by 89997.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i1  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i6  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.436ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.436ns physical path delay DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386 meets
    90000.900ns delay constraint less
      1.666ns skew and
      0.348ns M_SET requirement (totaling 89998.886ns) by 89997.450ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C29D.CLK to     R15C29D.Q0 DD0/I2CC0/SLICE_379 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.984     R15C29D.Q0 to     R15C27C.M1 DD0/I2CC0/DATA_W_I2CM_1 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R15C29D.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.361     R16C26B.Q0 to    R15C27C.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.367   (8.7% logic, 91.3% route), 2 logic levels.


Passed: The following path meets requirements by 89997.564ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i5  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i2  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.749ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      1.749ns physical path delay DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384 meets
    90000.900ns delay constraint less
      1.239ns skew and
      0.348ns M_SET requirement (totaling 89999.313ns) by 89997.564ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C29B.CLK to     R16C29B.Q0 DD0/I2CC0/SLICE_381 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     1.297     R16C29B.Q0 to     R16C27D.M1 DD0/I2CC0/DATA_W_I2CM_5 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.749   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R16C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.788     R16C26B.Q0 to    R16C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.794   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 89997.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i3  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i4  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.020ns  (44.3% logic, 55.7% route), 1 logic levels.

 Constraint Details:

      1.020ns physical path delay DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385 meets
    90000.900ns delay constraint less
      1.666ns skew and
      0.348ns M_SET requirement (totaling 89998.886ns) by 89997.866ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27B.CLK to     R15C27B.Q0 DD0/I2CC0/SLICE_380 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.568     R15C27B.Q0 to     R15C27D.M1 DD0/I2CC0/DATA_W_I2CM_3 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R15C27B.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.361     R16C26B.Q0 to    R15C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.367   (8.7% logic, 91.3% route), 2 logic levels.


Passed: The following path meets requirements by 89997.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i2  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i5  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.020ns  (44.3% logic, 55.7% route), 1 logic levels.

 Constraint Details:

      1.020ns physical path delay DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385 meets
    90000.900ns delay constraint less
      1.666ns skew and
      0.348ns M_SET requirement (totaling 89998.886ns) by 89997.866ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27B.CLK to     R15C27B.Q1 DD0/I2CC0/SLICE_380 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.568     R15C27B.Q1 to     R15C27D.M0 DD0/I2CC0/DATA_W_I2CM_2 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R15C27B.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.361     R16C26B.Q0 to    R15C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.367   (8.7% logic, 91.3% route), 2 logic levels.


Passed: The following path meets requirements by 89997.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i7  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i0  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.436ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.436ns physical path delay DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383 meets
    90000.900ns delay constraint less
      1.239ns skew and
      0.348ns M_SET requirement (totaling 89999.313ns) by 89997.877ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C28B.CLK to     R16C28B.Q0 DD0/I2CC0/SLICE_382 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.984     R16C28B.Q0 to     R16C27A.M1 DD0/I2CC0/DATA_W_I2CM_7 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R16C28B.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.788     R16C26B.Q0 to    R16C27A.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.794   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 89997.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i4  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i3  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.436ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.436ns physical path delay DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384 meets
    90000.900ns delay constraint less
      1.239ns skew and
      0.348ns M_SET requirement (totaling 89999.313ns) by 89997.877ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C29B.CLK to     R16C29B.Q1 DD0/I2CC0/SLICE_381 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.984     R16C29B.Q1 to     R16C27D.M0 DD0/I2CC0/DATA_W_I2CM_4 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R16C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.788     R16C26B.Q0 to    R16C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.794   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 89997.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i6  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               1.436ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      1.436ns physical path delay DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383 meets
    90000.900ns delay constraint less
      1.239ns skew and
      0.348ns M_SET requirement (totaling 89999.313ns) by 89997.877ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C28B.CLK to     R16C28B.Q1 DD0/I2CC0/SLICE_382 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.984     R16C28B.Q1 to     R16C27A.M0 DD0/I2CC0/DATA_W_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.106      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     3.064     R25C19D.Q0 to    R16C28B.CLK DD0/I2CC0/READY_I2CM
                  --------
                   12.033   (7.5% logic, 92.5% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     1.788     R16C26B.Q0 to    R16C27A.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                   10.794   (8.4% logic, 91.6% route), 2 logic levels.

Report:  289.855MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 999989.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN0/OUT_BUTTON_T_17  (to BTN0/IN_DEBOUNCE +)

   Delay:              14.726ns  (6.4% logic, 93.6% route), 2 logic levels.

 Constraint Details:

     14.726ns physical path delay SLICE_205 to BTN0/SLICE_62 meets
    1000000.000ns delay constraint less
     -4.490ns skew and
      0.733ns LSRREC_SET requirement (totaling 1000003.757ns) by 999989.031ns

 Physical Path Details:

      Data path SLICE_205 to BTN0/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23A.CLK to     R15C23A.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1     7.258     R15C23A.Q0 to     R16C22A.D1 DRV_BUSY
CTOF_DEL    ---     0.495     R16C22A.D1 to     R16C22A.F1 SLICE_298
ROUTE         2     6.521     R16C22A.F1 to    R15C22A.LSR BTN_CLR (to BTN0/IN_DEBOUNCE)
                  --------
                   14.726   (6.4% logic, 93.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R15C23A.CLK SYS_CLK_TREE[5]
                  --------
                    8.554   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to BTN0/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
REG_DEL     ---     0.452    R10C10D.CLK to     R10C10D.Q1 SLICE_0
ROUTE        31     4.487     R10C10D.Q1 to    R11C23D.CLK SYS_CLK_TREE[14]
REG_DEL     ---     0.452    R11C23D.CLK to     R11C23D.Q1 SLICE_300
ROUTE         1     0.645     R11C23D.Q1 to     R11C22C.D0 BTN0/IN_BUTTON_SR_19
CTOF_DEL    ---     0.495     R11C22C.D0 to     R11C22C.F0 BTN0/SLICE_301
ROUTE         1     0.626     R11C22C.F0 to     R11C22A.D0 BTN0/n34
CTOF_DEL    ---     0.495     R11C22A.D0 to     R11C22A.F0 BTN0/SLICE_288
ROUTE         1     1.433     R11C22A.F0 to    R15C22A.CLK BTN0/IN_DEBOUNCE
                  --------
                   13.044   (14.5% logic, 85.5% route), 4 logic levels.

Report:   91.166MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 999989.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN1/OUT_BUTTON_T_17  (to BTN1/IN_DEBOUNCE +)

   Delay:              14.726ns  (6.4% logic, 93.6% route), 2 logic levels.

 Constraint Details:

     14.726ns physical path delay SLICE_205 to BTN1/SLICE_64 meets
    1000000.000ns delay constraint less
     -4.951ns skew and
      0.733ns LSRREC_SET requirement (totaling 1000004.218ns) by 999989.492ns

 Physical Path Details:

      Data path SLICE_205 to BTN1/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23A.CLK to     R15C23A.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1     7.258     R15C23A.Q0 to     R16C22A.D1 DRV_BUSY
CTOF_DEL    ---     0.495     R16C22A.D1 to     R16C22A.F1 SLICE_298
ROUTE         2     6.521     R16C22A.F1 to    R15C22C.LSR BTN_CLR (to BTN1/IN_DEBOUNCE)
                  --------
                   14.726   (6.4% logic, 93.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.452     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     4.143      R10C9D.Q0 to    R15C23A.CLK SYS_CLK_TREE[5]
                  --------
                    8.554   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to BTN1/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.959        OSC.OSC to    R10C10D.CLK M_CLK
REG_DEL     ---     0.452    R10C10D.CLK to     R10C10D.Q1 SLICE_0
ROUTE        31     4.487     R10C10D.Q1 to    R10C23A.CLK SYS_CLK_TREE[14]
REG_DEL     ---     0.452    R10C23A.CLK to     R10C23A.Q1 SLICE_16
ROUTE         2     0.652     R10C23A.Q1 to     R11C23D.D1 BTN1/IN_BUTTON_SR_13
CTOF_DEL    ---     0.495     R11C23D.D1 to     R11C23D.F1 SLICE_300
ROUTE         1     0.626     R11C23D.F1 to     R11C23A.D0 BTN1/n25
CTOF_DEL    ---     0.495     R11C23A.D0 to     R11C23A.F0 SLICE_292
ROUTE         1     1.887     R11C23A.F0 to    R15C22C.CLK BTN1/IN_DEBOUNCE
                  --------
                   13.505   (14.0% logic, 86.0% route), 4 logic levels.

Report:   95.166MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;
            66 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 159.648ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/BIT_CTR_503__i0  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/BIT_CTR_503__i4  (to I2SM/BCLK_SR +)

   Delay:               2.946ns  (48.9% logic, 51.1% route), 3 logic levels.

 Constraint Details:

      2.946ns physical path delay I2SM/SLICE_210 to I2SM/SLICE_212 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.648ns

 Physical Path Details:

      Data path I2SM/SLICE_210 to I2SM/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q0 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         6     1.068     R21C24C.Q0 to     R21C24D.B1 I2SM/BIT_CTR_0
CTOF_DEL    ---     0.495     R21C24D.B1 to     R21C24D.F1 I2SM/SLICE_212
ROUTE         1     0.436     R21C24D.F1 to     R21C24D.C0 I2SM/n2657
CTOF_DEL    ---     0.495     R21C24D.C0 to     R21C24D.F0 I2SM/SLICE_212
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 I2SM/n26 (to I2SM/BCLK_SR)
                  --------
                    2.946   (48.9% logic, 51.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24D.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/BIT_CTR_503__i1  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/BIT_CTR_503__i4  (to I2SM/BCLK_SR +)

   Delay:               2.554ns  (56.5% logic, 43.5% route), 3 logic levels.

 Constraint Details:

      2.554ns physical path delay I2SM/SLICE_210 to I2SM/SLICE_212 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.040ns

 Physical Path Details:

      Data path I2SM/SLICE_210 to I2SM/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q1 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         5     0.676     R21C24C.Q1 to     R21C24D.D1 I2SM/BIT_CTR_1
CTOF_DEL    ---     0.495     R21C24D.D1 to     R21C24D.F1 I2SM/SLICE_212
ROUTE         1     0.436     R21C24D.F1 to     R21C24D.C0 I2SM/n2657
CTOF_DEL    ---     0.495     R21C24D.C0 to     R21C24D.F0 I2SM/SLICE_212
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 I2SM/n26 (to I2SM/BCLK_SR)
                  --------
                    2.554   (56.5% logic, 43.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24D.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_L_i22  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_L_i23  (to I2SM/BCLK_SR +)

   Delay:               2.246ns  (42.2% logic, 57.8% route), 2 logic levels.

 Constraint Details:

      2.246ns physical path delay I2SM/SLICE_237 to I2SM/SLICE_238 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.348ns

 Physical Path Details:

      Data path I2SM/SLICE_237 to I2SM/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C37B.CLK to     R21C37B.Q1 I2SM/SLICE_237 (from I2SM/BCLK_SR)
ROUTE         1     1.299     R21C37B.Q1 to     R21C40A.A0 I2SM/DATA_OUT_SR_L_22
CTOF_DEL    ---     0.495     R21C40A.A0 to     R21C40A.F0 I2SM/SLICE_238
ROUTE         1     0.000     R21C40A.F0 to    R21C40A.DI0 I2SM/DATA_OUT_SR_L_23_N_124_23 (to I2SM/BCLK_SR)
                  --------
                    2.246   (42.2% logic, 57.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C37B.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C40A.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_L_i23  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_L_i0  (to I2SM/BCLK_SR +)

   Delay:               1.994ns  (22.7% logic, 77.3% route), 1 logic levels.

 Constraint Details:

      1.994ns physical path delay I2SM/SLICE_238 to I2SM/SLICE_226 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.418ns

 Physical Path Details:

      Data path I2SM/SLICE_238 to I2SM/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C40A.CLK to     R21C40A.Q0 I2SM/SLICE_238 (from I2SM/BCLK_SR)
ROUTE         2     1.542     R21C40A.Q0 to     R21C34B.M0 I2SM/DATA_OUT_SR_L_23 (to I2SM/BCLK_SR)
                  --------
                    1.994   (22.7% logic, 77.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C40A.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C34B.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.558ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i4  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i5  (to I2SM/BCLK_SR +)

   Delay:               1.854ns  (24.4% logic, 75.6% route), 1 logic levels.

 Constraint Details:

      1.854ns physical path delay I2SM/SLICE_418 to I2SM/SLICE_418 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.558ns

 Physical Path Details:

      Data path I2SM/SLICE_418 to I2SM/SLICE_418:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C21D.CLK to     R22C21D.Q1 I2SM/SLICE_418 (from I2SM/BCLK_SR)
ROUTE         1     1.402     R22C21D.Q1 to     R22C21D.M0 I2SM/DATA_OUT_SR_R_4 (to I2SM/BCLK_SR)
                  --------
                    1.854   (24.4% logic, 75.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R22C21D.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R22C21D.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_L_i20  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_L_i21  (to I2SM/BCLK_SR +)

   Delay:               2.026ns  (46.7% logic, 53.3% route), 2 logic levels.

 Constraint Details:

      2.026ns physical path delay I2SM/SLICE_236 to I2SM/SLICE_237 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.568ns

 Physical Path Details:

      Data path I2SM/SLICE_236 to I2SM/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C36C.CLK to     R22C36C.Q1 I2SM/SLICE_236 (from I2SM/BCLK_SR)
ROUTE         1     1.079     R22C36C.Q1 to     R21C37B.C0 I2SM/DATA_OUT_SR_L_20
CTOF_DEL    ---     0.495     R21C37B.C0 to     R21C37B.F0 I2SM/SLICE_237
ROUTE         1     0.000     R21C37B.F0 to    R21C37B.DI0 I2SM/DATA_OUT_SR_L_23_N_124_21 (to I2SM/BCLK_SR)
                  --------
                    2.026   (46.7% logic, 53.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R22C36C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C37B.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/BIT_CTR_503__i0  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/BIT_CTR_503__i2  (to I2SM/BCLK_SR +)

   Delay:               2.015ns  (47.0% logic, 53.0% route), 2 logic levels.

 Constraint Details:

      2.015ns physical path delay I2SM/SLICE_210 to I2SM/SLICE_211 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.579ns

 Physical Path Details:

      Data path I2SM/SLICE_210 to I2SM/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q0 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         6     1.068     R21C24C.Q0 to     R21C24B.B0 I2SM/BIT_CTR_0
CTOF_DEL    ---     0.495     R21C24B.B0 to     R21C24B.F0 I2SM/SLICE_211
ROUTE         1     0.000     R21C24B.F0 to    R21C24B.DI0 I2SM/n28 (to I2SM/BCLK_SR)
                  --------
                    2.015   (47.0% logic, 53.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24B.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/BIT_CTR_503__i0  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/BIT_CTR_503__i3  (to I2SM/BCLK_SR +)

   Delay:               2.015ns  (47.0% logic, 53.0% route), 2 logic levels.

 Constraint Details:

      2.015ns physical path delay I2SM/SLICE_210 to I2SM/SLICE_211 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.579ns

 Physical Path Details:

      Data path I2SM/SLICE_210 to I2SM/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q0 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         6     1.068     R21C24C.Q0 to     R21C24B.B1 I2SM/BIT_CTR_0
CTOF_DEL    ---     0.495     R21C24B.B1 to     R21C24B.F1 I2SM/SLICE_211
ROUTE         1     0.000     R21C24B.F1 to    R21C24B.DI1 I2SM/n27 (to I2SM/BCLK_SR)
                  --------
                    2.015   (47.0% logic, 53.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24B.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/BIT_CTR_503__i0  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/BIT_CTR_503__i1  (to I2SM/BCLK_SR +)

   Delay:               2.015ns  (47.0% logic, 53.0% route), 2 logic levels.

 Constraint Details:

      2.015ns physical path delay I2SM/SLICE_210 to I2SM/SLICE_210 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.579ns

 Physical Path Details:

      Data path I2SM/SLICE_210 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q0 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         6     1.068     R21C24C.Q0 to     R21C24C.B1 I2SM/BIT_CTR_0
CTOF_DEL    ---     0.495     R21C24C.B1 to     R21C24C.F1 I2SM/SLICE_210
ROUTE         1     0.000     R21C24C.F1 to    R21C24C.DI1 I2SM/n29 (to I2SM/BCLK_SR)
                  --------
                    2.015   (47.0% logic, 53.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R21C24C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_L_i18  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_L_i19  (to I2SM/BCLK_SR +)

   Delay:               1.970ns  (48.1% logic, 51.9% route), 2 logic levels.

 Constraint Details:

      1.970ns physical path delay I2SM/SLICE_235 to I2SM/SLICE_236 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.624ns

 Physical Path Details:

      Data path I2SM/SLICE_235 to I2SM/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C34B.CLK to     R22C34B.Q1 I2SM/SLICE_235 (from I2SM/BCLK_SR)
ROUTE         1     1.023     R22C34B.Q1 to     R22C36C.B0 I2SM/DATA_OUT_SR_L_18
CTOF_DEL    ---     0.495     R22C36C.B0 to     R22C36C.F0 I2SM/SLICE_236
ROUTE         1     0.000     R22C36C.F0 to    R22C36C.DI0 I2SM/DATA_OUT_SR_L_23_N_124_19 (to I2SM/BCLK_SR)
                  --------
                    1.970   (48.1% logic, 51.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R22C34B.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     4.879     R21C40A.F1 to    R22C36C.CLK I2SM/BCLK_SR
                  --------
                    4.879   (0.0% logic, 100.0% route), 0 logic levels.

Report:  321.337MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz ;
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 159.832ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i21  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i22  (to I2SS/BCLK_SR_R +)

   Delay:               2.617ns  (17.3% logic, 82.7% route), 1 logic levels.

 Constraint Details:

      2.617ns physical path delay I2SS/SLICE_367 to SLICE_259 meets
    162.760ns delay constraint less
     -0.037ns skew and
      0.348ns M_SET requirement (totaling 162.449ns) by 159.832ns

 Physical Path Details:

      Data path I2SS/SLICE_367 to SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C36C.CLK to     R21C36C.Q1 I2SS/SLICE_367 (from I2SS/BCLK_SR_R)
ROUTE         2     2.165     R21C36C.Q1 to     R18C24A.M0 DATA_IN_R_T_21 (to I2SS/BCLK_SR_R)
                  --------
                    2.617   (17.3% logic, 82.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C36C.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454      R21C2C.F1 to    R18C24A.CLK I2SS/BCLK_SR_R
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i1  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i2  (to I2SS/BCLK_SR_R +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_366 to I2SS/SLICE_123 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      Data path I2SS/SLICE_366 to I2SS/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C35A.CLK to     R21C35A.Q0 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R21C35A.Q0 to     R21C36B.M1 DATA_IN_R_T_1 (to I2SS/BCLK_SR_R)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C35A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C36B.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i9  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i10  (to I2SS/BCLK_SR_R +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_370 to I2SS/SLICE_371 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      Data path I2SS/SLICE_370 to I2SS/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 I2SS/SLICE_370 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R21C32A.Q0 to     R22C32C.M1 DATA_IN_R_T_9 (to I2SS/BCLK_SR_R)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C32A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C32C.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i15  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i16  (to I2SS/BCLK_SR_R +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_373 to I2SS/SLICE_374 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      Data path I2SS/SLICE_373 to I2SS/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C33D.CLK to     R22C33D.Q0 I2SS/SLICE_373 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R22C33D.Q0 to     R22C34A.M1 DATA_IN_R_T_15 (to I2SS/BCLK_SR_R)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C33D.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C34A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i13  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i14  (to I2SS/BCLK_SR_R +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_372 to I2SS/SLICE_373 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      Data path I2SS/SLICE_372 to I2SS/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C32B.CLK to     R22C32B.Q0 I2SS/SLICE_372 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R22C32B.Q0 to     R22C33D.M1 DATA_IN_R_T_13 (to I2SS/BCLK_SR_R)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C32B.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C33D.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i5  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i6  (to I2SS/BCLK_SR_R +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_368 to I2SS/SLICE_369 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      Data path I2SS/SLICE_368 to I2SS/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34C.CLK to     R21C34C.Q0 I2SS/SLICE_368 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R21C34C.Q0 to     R21C33A.M1 DATA_IN_R_T_5 (to I2SS/BCLK_SR_R)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C34C.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C33A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 160.989ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i19  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i20  (to I2SS/BCLK_SR_R +)

   Delay:               1.423ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      1.423ns physical path delay I2SS/SLICE_375 to I2SS/SLICE_123 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.989ns

 Physical Path Details:

      Data path I2SS/SLICE_375 to I2SS/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C35A.CLK to     R22C35A.Q0 I2SS/SLICE_375 (from I2SS/BCLK_SR_R)
ROUTE         2     0.971     R22C35A.Q0 to     R21C36B.M0 DATA_IN_R_T_19 (to I2SS/BCLK_SR_R)
                  --------
                    1.423   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_375:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C35A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C36B.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 161.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i7  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i8  (to I2SS/BCLK_SR_R +)

   Delay:               1.046ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      1.046ns physical path delay I2SS/SLICE_369 to I2SS/SLICE_370 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.366ns

 Physical Path Details:

      Data path I2SS/SLICE_369 to I2SS/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C33A.CLK to     R21C33A.Q0 I2SS/SLICE_369 (from I2SS/BCLK_SR_R)
ROUTE         2     0.594     R21C33A.Q0 to     R21C32A.M1 DATA_IN_R_T_7 (to I2SS/BCLK_SR_R)
                  --------
                    1.046   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C33A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C32A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 161.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i3  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i4  (to I2SS/BCLK_SR_R +)

   Delay:               1.046ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      1.046ns physical path delay I2SS/SLICE_367 to I2SS/SLICE_368 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.366ns

 Physical Path Details:

      Data path I2SS/SLICE_367 to I2SS/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C36C.CLK to     R21C36C.Q0 I2SS/SLICE_367 (from I2SS/BCLK_SR_R)
ROUTE         2     0.594     R21C36C.Q0 to     R21C34C.M1 DATA_IN_R_T_3 (to I2SS/BCLK_SR_R)
                  --------
                    1.046   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C36C.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R21C34C.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 161.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i17  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i18  (to I2SS/BCLK_SR_R +)

   Delay:               1.046ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      1.046ns physical path delay I2SS/SLICE_374 to I2SS/SLICE_375 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.366ns

 Physical Path Details:

      Data path I2SS/SLICE_374 to I2SS/SLICE_375:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C34A.CLK to     R22C34A.Q0 I2SS/SLICE_374 (from I2SS/BCLK_SR_R)
ROUTE         2     0.594     R22C34A.Q0 to     R22C35A.M1 DATA_IN_R_T_17 (to I2SS/BCLK_SR_R)
                  --------
                    1.046   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C34A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_375:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.417      R21C2C.F1 to    R22C35A.CLK I2SS/BCLK_SR_R
                  --------
                    3.417   (0.0% logic, 100.0% route), 0 logic levels.

Report:  341.530MHz is the maximum frequency for this preference.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            1166 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   11.857ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (11.883ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.387   R14C24B.OFX0 to *R_R20C24.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.883   (48.0% logic, 52.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   11.764ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (11.897ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.401   R14C24B.OFX0 to *R_R20C24.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.897   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   11.337ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (11.470ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.974   R14C24B.OFX0 to *R_R20C27.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.470   (49.7% logic, 50.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   11.330ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (11.463ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.967   R14C24B.OFX0 to *R_R20C30.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.463   (49.7% logic, 50.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   11.323ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (11.456ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.960   R14C24B.OFX0 to *R_R20C21.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.456   (49.8% logic, 50.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   11.072ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (11.098ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.387   R14C24B.OFX0 to *R_R20C24.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.098   (51.4% logic, 48.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.979ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (11.112ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.401   R14C24B.OFX0 to *R_R20C24.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   11.112   (51.3% logic, 48.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.642ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.668ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.655   R14C24D.OFX0 to *R_R20C24.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.668   (53.4% logic, 46.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.613ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.639ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.143   R14C24B.OFX0 to *R_R20C30.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.639   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.600ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.626ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.130   R14C24B.OFX0 to *R_R20C27.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.626   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.599ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (10.625ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA0 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.796 *R_R13C16.DOA0 to     R14C24B.B0 DD0/DATA_ECHO_0
CTOOFX_DEL  ---     0.721     R14C24B.B0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.129   R14C24B.OFX0 to *R_R20C21.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.625   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.552ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.685ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.974   R14C24B.OFX0 to *R_R20C27.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.685   (53.3% logic, 46.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.545ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.678ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.967   R14C24B.OFX0 to *R_R20C30.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.678   (53.4% logic, 46.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.538ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (10.671ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.960   R14C24B.OFX0 to *R_R20C21.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.671   (53.4% logic, 46.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.520ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.653ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.661   R14C23B.OFX0 to *R_R20C30.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.653   (53.5% logic, 46.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.468ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.494ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.502   R14C23B.OFX0 to *R_R20C27.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.494   (54.3% logic, 45.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.452ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.478ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.655   R14C24D.OFX0 to *R_R20C24.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.478   (54.4% logic, 45.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.296ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.429ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.437   R14C23B.OFX0 to *R_R20C27.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.429   (54.7% logic, 45.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.230ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.256ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.264   R14C23B.OFX0 to *R_R20C30.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.256   (55.6% logic, 44.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.208ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.234ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.234   (55.7% logic, 44.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.202ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.228ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.228   (55.7% logic, 44.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.138ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.271ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.258   R14C24D.OFX0 to *R_R20C24.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.271   (55.5% logic, 44.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.101ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.234ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.234   (55.7% logic, 44.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.100ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.126ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.387   R14C24B.OFX0 to *R_R20C24.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.126   (56.3% logic, 43.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.095ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.228ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.228   (55.7% logic, 44.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.073ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (10.124ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB3 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.229 *R_R20C24.DOB3 to     R19C28A.A0 DD0/DATA_ASCII_48
CTOOFX_DEL  ---     0.721     R19C28A.A0 to   R19C28A.OFX0 DD0/i2028/SLICE_265
ROUTE         1     0.000   R19C28A.OFX0 to    R19C28A.FXB DD0/n2756
FXTOOFX_DE  ---     0.241    R19C28A.FXB to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                   10.124   (61.1% logic, 38.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.019ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.045ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                   10.045   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.019ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.045ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                   10.045   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.018ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.044ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.044   (56.8% logic, 43.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.012ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.038ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.038   (56.8% logic, 43.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:   10.007ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.140ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.401   R14C24B.OFX0 to *R_R20C24.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                   10.140   (56.2% logic, 43.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.961ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.094ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.661   R14C23B.OFX0 to *R_R20C30.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.094   (56.5% logic, 43.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.952ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.978ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.952ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.978ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.952ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.978ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.952ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.978ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.948ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.081ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.258   R14C24D.OFX0 to *R_R20C24.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.081   (56.5% logic, 43.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.912ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.045ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                   10.045   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.912ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.045ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                   10.045   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.911ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (10.044ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.044   (56.8% logic, 43.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.909ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.935ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.502   R14C23B.OFX0 to *R_R20C27.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.935   (57.4% logic, 42.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.905ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (10.038ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                   10.038   (56.8% logic, 43.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.904ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (10.037ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.045   R14C23B.OFX0 to *R_R20C24.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.037   (56.8% logic, 43.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.898ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (10.031ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.039   R14C23B.OFX0 to *R_R20C21.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                   10.031   (56.8% logic, 43.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.893ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.944ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB0 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.019 *R_R20C21.DOB0 to     R19C26B.A1 DD0/DATA_ASCII_27
CTOOFX_DEL  ---     0.721     R19C26B.A1 to   R19C26B.OFX0 DD0/i2055/SLICE_275
ROUTE         1     0.000   R19C26B.OFX0 to    R19C26A.FXA DD0/n2805
FXTOOFX_DE  ---     0.241    R19C26A.FXA to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    9.944   (62.2% logic, 37.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.869ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.920ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB8 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.995 *R_R20C21.DOB8 to     R19C26A.C0 DD0/DATA_ASCII_35
CTOOFX_DEL  ---     0.721     R19C26A.C0 to   R19C26A.OFX0 DD0/i2052/SLICE_263
ROUTE         1     0.000   R19C26A.OFX0 to    R19C26A.FXB DD0/n2802
FXTOOFX_DE  ---     0.241    R19C26A.FXB to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    9.920   (62.4% logic, 37.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.853ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.904ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB3 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.009 *R_R20C21.DOB3 to     R19C28D.C1 DD0/DATA_ASCII_30
CTOOFX_DEL  ---     0.721     R19C28D.C1 to   R19C28D.OFX0 DD0/i2039/SLICE_271
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28C.FXA DD0/n2770
FXTOOFX_DE  ---     0.241    R19C28C.FXA to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.904   (62.5% logic, 37.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.853ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.904ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB0 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.009 *R_R20C24.DOB0 to     R19C27C.C1 DD0/DATA_ASCII_45
CTOOFX_DEL  ---     0.721     R19C27C.C1 to   R19C27C.OFX0 DD0/i2019/SLICE_276
ROUTE         1     0.000   R19C27C.OFX0 to    R19C27C.FXB DD0/n2724
FXTOOFX_DE  ---     0.241    R19C27C.FXB to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.904   (62.5% logic, 37.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.845ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.978ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.845ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.978ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.845ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.978ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.845ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.978ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.978   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.839ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.890ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB5 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.995 *R_R20C21.DOB5 to     R19C28A.C0 DD0/DATA_ASCII_32
CTOOFX_DEL  ---     0.721     R19C28A.C0 to   R19C28A.OFX0 DD0/i2028/SLICE_265
ROUTE         1     0.000   R19C28A.OFX0 to    R19C28A.FXB DD0/n2756
FXTOOFX_DE  ---     0.241    R19C28A.FXB to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    9.890   (62.5% logic, 37.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.836ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.862ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.862   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.828ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.854ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.143   R14C24B.OFX0 to *R_R20C30.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    9.854   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.825ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.876ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB2 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.075 *R_R20C24.DOB2 to     R19C29C.D1 DD0/DATA_ASCII_47
CTOOFX_DEL  ---     0.721     R19C29C.D1 to   R19C29C.OFX0 DD0/i2082/SLICE_269
ROUTE         1     0.000   R19C29C.OFX0 to    R19C29C.FXB DD0/n2828
FXTOOFX_DE  ---     0.241    R19C29C.FXB to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    9.876   (62.6% logic, 37.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.815ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.841ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.130   R14C24B.OFX0 to *R_R20C27.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    9.841   (57.9% logic, 42.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.814ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.840ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA0 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.011 *R_R13C21.DOA0 to     R14C24B.C1 DD0/DATA_REVERB_0
CTOOFX_DEL  ---     0.721     R14C24B.C1 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.129   R14C24B.OFX0 to *R_R20C21.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    9.840   (57.9% logic, 42.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.814ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.840ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.840   (57.9% logic, 42.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.809ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.860ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA1 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.180 *R_R20C21.DOA1 to     R19C26B.B0 DD0/DATA_ASCII_19
CTOOFX_DEL  ---     0.721     R19C26B.B0 to   R19C26B.OFX0 DD0/i2055/SLICE_275
ROUTE         1     0.000   R19C26B.OFX0 to    R19C26A.FXA DD0/n2805
FXTOOFX_DE  ---     0.241    R19C26A.FXA to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    9.860   (60.3% logic, 39.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.807ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.833ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.833   (58.0% logic, 42.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.795ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.846ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB8 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.951 *R_R20C24.DOB8 to     R19C27C.B0 DD0/DATA_ASCII_53
CTOOFX_DEL  ---     0.721     R19C27C.B0 to   R19C27C.OFX0 DD0/i2019/SLICE_276
ROUTE         1     0.000   R19C27C.OFX0 to    R19C27C.FXB DD0/n2724
FXTOOFX_DE  ---     0.241    R19C27C.FXB to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.846   (62.8% logic, 37.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.779ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.830ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA4 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.180 *R_R20C30.DOA4 to     R19C26C.B1 DD0/DATA_ASCII_58
CTOOFX_DEL  ---     0.721     R19C26C.B1 to   R19C26C.OFX0 DD0/i2044/SLICE_268
ROUTE         1     0.000   R19C26C.OFX0 to    R19C26C.FXB DD0/n2792
FXTOOFX_DE  ---     0.241    R19C26C.FXB to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    9.830   (60.4% logic, 39.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.779ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.830ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA5 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     2.180 *R_R20C27.DOA5 to     R19C27D.B0 DD0/DATA_ASCII_5
CTOOFX_DEL  ---     0.721     R19C27D.B0 to   R19C27D.OFX0 DD0/i2022/SLICE_273
ROUTE         1     0.000   R19C27D.OFX0 to    R19C27C.FXA DD0/n2727
FXTOOFX_DE  ---     0.241    R19C27C.FXA to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.830   (60.4% logic, 39.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.769ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.820ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB4 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.019 *R_R20C21.DOB4 to     R19C29D.A1 DD0/DATA_ASCII_31
CTOOFX_DEL  ---     0.721     R19C29D.A1 to   R19C29D.OFX0 DD0/i2085/SLICE_264
ROUTE         1     0.000   R19C29D.OFX0 to    R19C29C.FXA DD0/n2831
FXTOOFX_DE  ---     0.241    R19C29C.FXA to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    9.820   (63.0% logic, 37.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.759ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.810ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB1 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.009 *R_R20C21.DOB1 to     R19C27B.C1 DD0/DATA_ASCII_28
CTOOFX_DEL  ---     0.721     R19C27B.C1 to   R19C27B.OFX0 DD0/i2063/SLICE_272
ROUTE         1     0.000   R19C27B.OFX0 to    R19C27A.FXA DD0/n2812
FXTOOFX_DE  ---     0.241    R19C27A.FXA to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.810   (63.1% logic, 36.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.753ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.779ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.779   (58.3% logic, 41.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.753ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.779ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.779   (58.3% logic, 41.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.742ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.793ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA8 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.143 *R_R20C30.DOA8 to     R19C28C.A1 DD0/DATA_ASCII_62
CTOOFX_DEL  ---     0.721     R19C28C.A1 to   R19C28C.OFX0 DD0/i2036/SLICE_278
ROUTE         1     0.000   R19C28C.OFX0 to    R19C28C.FXB DD0/n2767
FXTOOFX_DE  ---     0.241    R19C28C.FXB to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.793   (60.7% logic, 39.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.737ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.870ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.437   R14C23B.OFX0 to *R_R20C27.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.870   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.734ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.785ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA2 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.229 *R_R20C21.DOA2 to     R19C27B.A0 DD0/DATA_ASCII_20
CTOOFX_DEL  ---     0.721     R19C27B.A0 to   R19C27B.OFX0 DD0/i2063/SLICE_272
ROUTE         1     0.000   R19C27B.OFX0 to    R19C27A.FXA DD0/n2812
FXTOOFX_DE  ---     0.241    R19C27A.FXA to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.785   (60.7% logic, 39.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.729ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.862ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.862   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.707ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.840ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.840   (57.9% logic, 42.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.700ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.833ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.833   (58.0% logic, 42.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.695ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.721ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    9.721   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.685ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.736ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA6 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.180 *R_R20C30.DOA6 to     R19C27A.B1 DD0/DATA_ASCII_60
CTOOFX_DEL  ---     0.721     R19C27A.B1 to   R19C27A.OFX0 DD0/i2060/SLICE_274
ROUTE         1     0.000   R19C27A.OFX0 to    R19C27A.FXB DD0/n2809
FXTOOFX_DE  ---     0.241    R19C27A.FXB to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.736   (61.0% logic, 39.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.682ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.733ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB1 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.838 *R_R20C24.DOB1 to     R19C28C.C1 DD0/DATA_ASCII_46
CTOOFX_DEL  ---     0.721     R19C28C.C1 to   R19C28C.OFX0 DD0/i2036/SLICE_278
ROUTE         1     0.000   R19C28C.OFX0 to    R19C28C.FXB DD0/n2767
FXTOOFX_DE  ---     0.241    R19C28C.FXB to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.733   (63.6% logic, 36.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.675ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.726ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA4 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     2.170 *R_R20C27.DOA4 to     R19C27B.B0 DD0/DATA_ASCII_4
CTOOFX_DEL  ---     0.721     R19C27B.B0 to   R19C27B.OFX0 DD0/i2063/SLICE_272
ROUTE         1     0.000   R19C27B.OFX0 to    R19C27A.FXA DD0/n2812
FXTOOFX_DE  ---     0.241    R19C27A.FXA to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.726   (61.1% logic, 38.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.673ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.724ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB7 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.923 *R_R20C24.DOB7 to     R19C27A.C0 DD0/DATA_ASCII_52
CTOOFX_DEL  ---     0.721     R19C27A.C0 to   R19C27A.OFX0 DD0/i2060/SLICE_274
ROUTE         1     0.000   R19C27A.OFX0 to    R19C27A.FXB DD0/n2809
FXTOOFX_DE  ---     0.241    R19C27A.FXB to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.724   (63.6% logic, 36.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.671ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.697ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.264   R14C23B.OFX0 to *R_R20C30.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.697   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.657ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.708ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA1 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.058 *R_R20C24.DOA1 to     R19C27C.A0 DD0/DATA_ASCII_37
CTOOFX_DEL  ---     0.721     R19C27C.A0 to   R19C27C.OFX0 DD0/i2019/SLICE_276
ROUTE         1     0.000   R19C27C.OFX0 to    R19C27C.FXB DD0/n2724
FXTOOFX_DE  ---     0.241    R19C27C.FXB to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.708   (61.2% logic, 38.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.646ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.779ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.779   (58.3% logic, 41.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.646ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.779ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.779   (58.3% logic, 41.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.637ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.663ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.663   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.637ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.663ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.663   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.627ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.678ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB4 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.180 *R_R20C24.DOB4 to     R19C29A.B0 DD0/DATA_ASCII_49
CTOOFX_DEL  ---     0.721     R19C29A.B0 to   R19C29A.OFX0 DD0/i2011/SLICE_285
ROUTE         1     0.000   R19C29A.OFX0 to    R19C29A.FXB DD0/n2706
FXTOOFX_DE  ---     0.241    R19C29A.FXB to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    9.678   (63.9% logic, 36.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.614ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.640ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.648   R14C23B.OFX0 to *R_R20C24.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.640   (59.1% logic, 40.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.608ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.634ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA2 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.292 *R_R13C16.DOA2 to     R14C23B.B0 DD0/DATA_ECHO_2
CTOOFX_DEL  ---     0.721     R14C23B.B0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.642   R14C23B.OFX0 to *R_R20C21.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.634   (59.2% logic, 40.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.589ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.722ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.661   R14C23B.OFX0 to *R_R20C30.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.722   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.588ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.721ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA1 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.313 *R_R13C16.DOA1 to     R14C24D.B0 DD0/DATA_ECHO_1
CTOOFX_DEL  ---     0.721     R14C24D.B0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    9.721   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.580ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.713ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.974   R14C24B.OFX0 to *R_R20C27.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    9.713   (58.7% logic, 41.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.573ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.706ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.967   R14C24B.OFX0 to *R_R20C30.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    9.706   (58.7% logic, 41.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.568ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.619ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB7 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.724 *R_R20C21.DOB7 to     R19C26C.C0 DD0/DATA_ASCII_34
CTOOFX_DEL  ---     0.721     R19C26C.C0 to   R19C26C.OFX0 DD0/i2044/SLICE_268
ROUTE         1     0.000   R19C26C.OFX0 to    R19C26C.FXB DD0/n2792
FXTOOFX_DE  ---     0.241    R19C26C.FXB to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    9.619   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.566ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.699ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.960   R14C24B.OFX0 to *R_R20C21.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    9.699   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.561ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.612ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA3 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R20C24.DOA3 to     R19C29C.B0 DD0/DATA_ASCII_39
CTOOFX_DEL  ---     0.721     R19C29C.B0 to   R19C29C.OFX0 DD0/i2082/SLICE_269
ROUTE         1     0.000   R19C29C.OFX0 to    R19C29C.FXB DD0/n2828
FXTOOFX_DE  ---     0.241    R19C29C.FXB to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    9.612   (61.8% logic, 38.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.560ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.611ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB2 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.716 *R_R20C21.DOB2 to     R19C27D.A1 DD0/DATA_ASCII_29
CTOOFX_DEL  ---     0.721     R19C27D.A1 to   R19C27D.OFX0 DD0/i2022/SLICE_273
ROUTE         1     0.000   R19C27D.OFX0 to    R19C27C.FXA DD0/n2727
FXTOOFX_DE  ---     0.241    R19C27C.FXA to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.611   (64.4% logic, 35.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.550ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.601ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA6 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.951 *R_R20C27.DOA6 to     R19C28D.B0 DD0/DATA_ASCII_6
CTOOFX_DEL  ---     0.721     R19C28D.B0 to   R19C28D.OFX0 DD0/i2039/SLICE_271
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28C.FXA DD0/n2770
FXTOOFX_DE  ---     0.241    R19C28C.FXA to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.601   (61.9% logic, 38.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.543ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.594ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA4 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.944 *R_R20C24.DOA4 to     R19C28A.A1 DD0/DATA_ASCII_40
CTOOFX_DEL  ---     0.721     R19C28A.A1 to   R19C28A.OFX0 DD0/i2028/SLICE_265
ROUTE         1     0.000   R19C28A.OFX0 to    R19C28A.FXB DD0/n2756
FXTOOFX_DE  ---     0.241    R19C28A.FXB to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    9.594   (61.9% logic, 38.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.537ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.563ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.502   R14C23B.OFX0 to *R_R20C27.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.563   (59.6% logic, 40.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.530ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.663ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.663   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.530ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.663ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.663   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.527ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.553ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.553   (59.7% logic, 40.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.522ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.573ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA2 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.923 *R_R20C24.DOA2 to     R19C28C.C0 DD0/DATA_ASCII_38
CTOOFX_DEL  ---     0.721     R19C28C.C0 to   R19C28C.OFX0 DD0/i2036/SLICE_278
ROUTE         1     0.000   R19C28C.OFX0 to    R19C28C.FXB DD0/n2767
FXTOOFX_DE  ---     0.241    R19C28C.FXB to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.573   (62.1% logic, 37.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.512ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.538ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.538   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.512ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.538ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.538   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.512ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.563ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA2 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.913 *R_R20C30.DOA2 to     R19C28A.C1 DD0/DATA_ASCII_56
CTOOFX_DEL  ---     0.721     R19C28A.C1 to   R19C28A.OFX0 DD0/i2028/SLICE_265
ROUTE         1     0.000   R19C28A.OFX0 to    R19C28A.FXB DD0/n2756
FXTOOFX_DE  ---     0.241    R19C28A.FXB to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    9.563   (62.1% logic, 37.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.505ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.531ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    9.531   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.505ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.531ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.531   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.498ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.524ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.524   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.456ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.507ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C21.CLKB to *R_R20C21.DOB6 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     2.009 *R_R20C21.DOB6 to     R19C29A.C0 DD0/DATA_ASCII_33
CTOOFX_DEL  ---     0.721     R19C29A.C0 to   R19C29A.OFX0 DD0/i2011/SLICE_285
ROUTE         1     0.000   R19C29A.OFX0 to    R19C29A.FXB DD0/n2706
FXTOOFX_DE  ---     0.241    R19C29A.FXB to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    9.507   (65.1% logic, 34.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.453ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.479ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.479   (60.1% logic, 39.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.453ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.479ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.479   (60.1% logic, 39.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.445ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.471ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.471   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.445ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.471ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.471   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.431ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.482ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA5 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.802 *R_R20C30.DOA5 to     R19C26A.D1 DD0/DATA_ASCII_59
CTOOFX_DEL  ---     0.721     R19C26A.D1 to   R19C26A.OFX0 DD0/i2052/SLICE_263
ROUTE         1     0.000   R19C26A.OFX0 to    R19C26A.FXB DD0/n2802
FXTOOFX_DE  ---     0.241    R19C26A.FXB to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    9.482   (62.7% logic, 37.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.428ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.479ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA8 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.923 *R_R20C24.DOA8 to     R19C27A.C1 DD0/DATA_ASCII_44
CTOOFX_DEL  ---     0.721     R19C27A.C1 to   R19C27A.OFX0 DD0/i2060/SLICE_274
ROUTE         1     0.000   R19C27A.OFX0 to    R19C27A.FXB DD0/n2809
FXTOOFX_DE  ---     0.241    R19C27A.FXB to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.479   (62.7% logic, 37.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.422ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.448ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.448   (60.3% logic, 39.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.420ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.553ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.553   (59.7% logic, 40.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.418ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.469ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB3 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.668 *R_R20C27.DOB3 to     R19C27B.B1 DD0/DATA_ASCII_12
CTOOFX_DEL  ---     0.721     R19C27B.B1 to   R19C27B.OFX0 DD0/i2063/SLICE_272
ROUTE         1     0.000   R19C27B.OFX0 to    R19C27A.FXA DD0/n2812
FXTOOFX_DE  ---     0.241    R19C27A.FXA to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    9.469   (65.3% logic, 34.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.405ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.538ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.538   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.405ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.538ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA6 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C24.DOA6 to     R14C23C.A0 DD0/DATA_CLEAN_6
CTOOFX_DEL  ---     0.721     R14C23C.A0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.538   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.400ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.426ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.426   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.531ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA1 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.123 *R_R13C21.DOA1 to     R14C24D.A1 DD0/DATA_REVERB_1
CTOOFX_DEL  ---     0.721     R14C24D.A1 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    9.531   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.449ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB1 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.554 *R_R20C27.DOB1 to     R19C26D.B1 DD0/DATA_ASCII_10
CTOOFX_DEL  ---     0.721     R19C26D.B1 to   R19C26D.OFX0 DD0/i2047/SLICE_266
ROUTE         1     0.000   R19C26D.OFX0 to    R19C26C.FXA DD0/n2795
FXTOOFX_DE  ---     0.241    R19C26C.FXA to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    9.449   (65.5% logic, 34.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.449ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB7 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.554 *R_R20C27.DOB7 to     R19C28B.B0 DD0/DATA_ASCII_16
CTOOFX_DEL  ---     0.721     R19C28B.B0 to   R19C28B.OFX0 DD0/i2031/SLICE_284
ROUTE         1     0.000   R19C28B.OFX0 to    R19C28A.FXA DD0/n2759
FXTOOFX_DE  ---     0.241    R19C28A.FXA to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    9.449   (65.5% logic, 34.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.449ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA3 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.799 *R_R20C21.DOA3 to     R19C27D.C0 DD0/DATA_ASCII_21
CTOOFX_DEL  ---     0.721     R19C27D.C0 to   R19C27D.OFX0 DD0/i2022/SLICE_273
ROUTE         1     0.000   R19C27D.OFX0 to    R19C27C.FXA DD0/n2727
FXTOOFX_DE  ---     0.241    R19C27C.FXA to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.449   (62.9% logic, 37.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.449ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA6 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.799 *R_R20C21.DOA6 to     R19C28B.C1 DD0/DATA_ASCII_24
CTOOFX_DEL  ---     0.721     R19C28B.C1 to   R19C28B.OFX0 DD0/i2031/SLICE_284
ROUTE         1     0.000   R19C28B.OFX0 to    R19C28A.FXA DD0/n2759
FXTOOFX_DE  ---     0.241    R19C28A.FXA to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    9.449   (62.9% logic, 37.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.531ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.531   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.449ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA0 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.799 *R_R20C21.DOA0 to     R19C26D.C0 DD0/DATA_ASCII_18
CTOOFX_DEL  ---     0.721     R19C26D.C0 to   R19C26D.OFX0 DD0/i2047/SLICE_266
ROUTE         1     0.000   R19C26D.OFX0 to    R19C26C.FXA DD0/n2795
FXTOOFX_DE  ---     0.241    R19C26C.FXA to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    9.449   (62.9% logic, 37.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.398ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.449ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB4 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.554 *R_R20C27.DOB4 to     R19C27D.B1 DD0/DATA_ASCII_13
CTOOFX_DEL  ---     0.721     R19C27D.B1 to   R19C27D.OFX0 DD0/i2022/SLICE_273
ROUTE         1     0.000   R19C27D.OFX0 to    R19C27C.FXA DD0/n2727
FXTOOFX_DE  ---     0.241    R19C27C.FXA to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.449   (65.5% logic, 34.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.393ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.419ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.419   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.393ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.419ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.419   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.393ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.419ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.419   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.391ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.524ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.524   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.382ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.433ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA5 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     2.180 *R_R20C24.DOA5 to     R19C29A.B1 DD0/DATA_ASCII_41
CTOOFX_DEL  ---     0.721     R19C29A.B1 to   R19C29A.OFX0 DD0/i2011/SLICE_285
ROUTE         1     0.000   R19C29A.OFX0 to    R19C29A.FXB DD0/n2706
FXTOOFX_DE  ---     0.241    R19C29A.FXB to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    9.433   (63.0% logic, 37.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.365ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.498ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.437   R14C23B.OFX0 to *R_R20C27.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.498   (60.0% logic, 40.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.360ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.411ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB0 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.913 *R_R20C27.DOB0 to     R19C29B.C1 DD0/DATA_ASCII_9
CTOOFX_DEL  ---     0.721     R19C29B.C1 to   R19C29B.OFX0 DD0/i2014/SLICE_281
ROUTE         1     0.000   R19C29B.OFX0 to    R19C29A.FXA DD0/n2709
FXTOOFX_DE  ---     0.241    R19C29A.FXA to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    9.411   (65.7% logic, 34.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.346ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.479ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.479   (60.1% logic, 39.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.346ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.479ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA3 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.035 *R_R13C16.DOA3 to     R14C24A.C0 DD0/DATA_ECHO_3
CTOOFX_DEL  ---     0.721     R14C24A.C0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.479   (60.1% logic, 39.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.345ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.478ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.045   R14C23B.OFX0 to *R_R20C24.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.478   (60.1% logic, 39.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.339ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.472ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.039   R14C23B.OFX0 to *R_R20C21.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.472   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.338ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.471ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.471   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.338ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.471ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA6 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     2.056 *R_R13C16.DOA6 to     R14C23C.C0 DD0/DATA_ECHO_6
CTOOFX_DEL  ---     0.721     R14C23C.C0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.471   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.335ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.386ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA1 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     2.133 *R_R20C27.DOA1 to     R19C29B.A0 DD0/DATA_ASCII_1
CTOOFX_DEL  ---     0.721     R19C29B.A0 to   R19C29B.OFX0 DD0/i2014/SLICE_281
ROUTE         1     0.000   R19C29B.OFX0 to    R19C29A.FXA DD0/n2709
FXTOOFX_DE  ---     0.241    R19C29A.FXA to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    9.386   (63.3% logic, 36.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.316ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.367ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA8 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.717 *R_R20C21.DOA8 to     R19C26D.D1 DD0/DATA_ASCII_26
CTOOFX_DEL  ---     0.721     R19C26D.D1 to   R19C26D.OFX0 DD0/i2047/SLICE_266
ROUTE         1     0.000   R19C26D.OFX0 to    R19C26C.FXA DD0/n2795
FXTOOFX_DE  ---     0.241    R19C26C.FXA to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    9.367   (63.4% logic, 36.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.315ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.366ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA4 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.716 *R_R20C21.DOA4 to     R19C28D.A0 DD0/DATA_ASCII_22
CTOOFX_DEL  ---     0.721     R19C28D.A0 to   R19C28D.OFX0 DD0/i2039/SLICE_271
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28C.FXA DD0/n2770
FXTOOFX_DE  ---     0.241    R19C28C.FXA to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.366   (63.4% logic, 36.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.315ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.448ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.448   (60.3% logic, 39.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.307ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.358ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA5 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.802 *R_R20C21.DOA5 to     R19C29D.D0 DD0/DATA_ASCII_23
CTOOFX_DEL  ---     0.721     R19C29D.D0 to   R19C29D.OFX0 DD0/i2085/SLICE_264
ROUTE         1     0.000   R19C29D.OFX0 to    R19C29C.FXA DD0/n2831
FXTOOFX_DE  ---     0.241    R19C29C.FXA to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    9.358   (63.5% logic, 36.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.300ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.326ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.326   (61.1% logic, 38.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.299ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.325ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.264   R14C23B.OFX0 to *R_R20C30.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.325   (61.1% logic, 38.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.293ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.426ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.426   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.286ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.419ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.419   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.286ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.419ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.419   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.286ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.419ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.419   (60.5% logic, 39.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.277ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.328ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA7 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.678 *R_R20C30.DOA7 to     R19C27C.D1 DD0/DATA_ASCII_61
CTOOFX_DEL  ---     0.721     R19C27C.D1 to   R19C27C.OFX0 DD0/i2019/SLICE_276
ROUTE         1     0.000   R19C27C.OFX0 to    R19C27C.FXB DD0/n2724
FXTOOFX_DE  ---     0.241    R19C27C.FXB to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    9.328   (63.7% logic, 36.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.257ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.283ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.655   R14C24D.OFX0 to *R_R20C24.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    9.283   (61.4% logic, 38.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.246ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.272ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.272   (61.5% logic, 38.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.246ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.272ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.272   (61.5% logic, 38.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.193ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.326ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA4 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.890 *R_R13C16.DOA4 to     R14C23A.D0 DD0/DATA_ECHO_4
CTOOFX_DEL  ---     0.721     R14C23A.D0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.326   (61.1% logic, 38.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.157ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.183ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.183   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.157ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.183ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.183   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.155ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.181ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.181   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.155ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.181ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.181   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.153ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.204ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA0 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.554 *R_R20C30.DOA0 to     R19C28C.B0 DD0/DATA_ASCII_54
CTOOFX_DEL  ---     0.721     R19C28C.B0 to   R19C28C.OFX0 DD0/i2036/SLICE_278
ROUTE         1     0.000   R19C28C.OFX0 to    R19C28C.FXB DD0/n2767
FXTOOFX_DE  ---     0.241    R19C28C.FXB to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.204   (64.5% logic, 35.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.144ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.170ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.170   (62.2% logic, 37.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.144ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.170ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.170   (62.2% logic, 37.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.139ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.272ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.272   (61.5% logic, 38.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.139ns delay DD0/ROM3/screen_echo_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.272ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C16.CLKA to *R_R13C16.DOA5 DD0/ROM3/screen_echo_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.849 *R_R13C16.DOA5 to     R14C23D.A0 DD0/DATA_ECHO_5
CTOOFX_DEL  ---     0.721     R14C23D.A0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.272   (61.5% logic, 38.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.130ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.156ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.156   (62.3% logic, 37.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.130ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.156ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.156   (62.3% logic, 37.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.090ns delay DD0/ROM0/ascii_table_0_1_2 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.141ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C21.CLKA to *R_R20C21.DOA7 DD0/ROM0/ascii_table_0_1_2 (from SYS_CLK_TREE[5])
ROUTE         1     1.888 *R_R20C21.DOA7 to     R19C29B.D1 DD0/DATA_ASCII_25
CTOOFX_DEL  ---     0.721     R19C29B.D1 to   R19C29B.OFX0 DD0/i2014/SLICE_281
ROUTE         1     0.000   R19C29B.OFX0 to    R19C29A.FXA DD0/n2709
FXTOOFX_DE  ---     0.241    R19C29A.FXA to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    9.141   (65.0% logic, 35.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.063ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.114ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB5 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.219 *R_R20C27.DOB5 to     R19C28D.B1 DD0/DATA_ASCII_14
CTOOFX_DEL  ---     0.721     R19C28D.B1 to   R19C28D.OFX0 DD0/i2039/SLICE_271
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28C.FXA DD0/n2770
FXTOOFX_DE  ---     0.241    R19C28C.FXA to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    9.114   (67.9% logic, 32.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.055ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.081ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.648   R14C23B.OFX0 to *R_R20C24.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.081   (62.8% logic, 37.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.050ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.183ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.183   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.050ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.183ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    9.183   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.050ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.101ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB2 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.176 *R_R20C27.DOB2 to     R19C26B.D1 DD0/DATA_ASCII_11
CTOOFX_DEL  ---     0.721     R19C26B.D1 to   R19C26B.OFX0 DD0/i2055/SLICE_275
ROUTE         1     0.000   R19C26B.OFX0 to    R19C26A.FXA DD0/n2805
FXTOOFX_DE  ---     0.241    R19C26A.FXA to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    9.101   (68.0% logic, 32.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.049ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.075ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA2 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C21.DOA2 to     R14C23B.B1 DD0/DATA_REVERB_2
CTOOFX_DEL  ---     0.721     R14C23B.B1 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.642   R14C23B.OFX0 to *R_R20C21.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.075   (62.8% logic, 37.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.048ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.181ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.181   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.048ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.181ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    9.181   (62.1% logic, 37.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.047ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.098ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C30.CLKB to *R_R20C30.DOB0 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.297 *R_R20C30.DOB0 to     R19C29C.C1 DD0/DATA_ASCII_63
CTOOFX_DEL  ---     0.721     R19C29C.C1 to   R19C29C.OFX0 DD0/i2082/SLICE_269
ROUTE         1     0.000   R19C29C.OFX0 to    R19C29C.FXB DD0/n2828
FXTOOFX_DE  ---     0.241    R19C29C.FXB to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    9.098   (68.0% logic, 32.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.037ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (9.170ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.170   (62.2% logic, 37.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.037ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (9.170ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.170   (62.2% logic, 37.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.023ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.156ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.156   (62.3% logic, 37.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.023ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.156ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA5 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.733 *R_R13C24.DOA5 to     R14C23D.B0 DD0/DATA_CLEAN_5
CTOOFX_DEL  ---     0.721     R14C23D.B0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    9.156   (62.3% logic, 37.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    9.020ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (9.071ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB5 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.176 *R_R20C24.DOB5 to     R19C26C.D0 DD0/DATA_ASCII_50
CTOOFX_DEL  ---     0.721     R19C26C.D0 to   R19C26C.OFX0 DD0/i2044/SLICE_268
ROUTE         1     0.000   R19C26C.OFX0 to    R19C26C.FXB DD0/n2792
FXTOOFX_DE  ---     0.241    R19C26C.FXB to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    9.071   (68.2% logic, 31.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.991ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.017ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.017   (63.2% logic, 36.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.973ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (9.106ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.045   R14C23B.OFX0 to *R_R20C24.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.106   (62.6% logic, 37.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.967ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.100ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.039   R14C23B.OFX0 to *R_R20C21.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    9.100   (62.6% logic, 37.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.916ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.967ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA1 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.411 *R_R20C30.DOA1 to     R19C29C.C0 DD0/DATA_ASCII_55
CTOOFX_DEL  ---     0.721     R19C29C.C0 to   R19C29C.OFX0 DD0/i2082/SLICE_269
ROUTE         1     0.000   R19C29C.OFX0 to    R19C29C.FXB DD0/n2828
FXTOOFX_DE  ---     0.241    R19C29C.FXB to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.967   (66.3% logic, 33.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.896ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.947ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA0 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.297 *R_R20C27.DOA0 to     R19C28B.C0 DD0/DATA_ASCII_0
CTOOFX_DEL  ---     0.721     R19C28B.C0 to   R19C28B.OFX0 DD0/i2031/SLICE_284
ROUTE         1     0.000   R19C28B.OFX0 to    R19C28A.FXA DD0/n2759
FXTOOFX_DE  ---     0.241    R19C28A.FXA to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.947   (66.4% logic, 33.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.894ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.920ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.920   (63.9% logic, 36.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.894ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.920ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.920   (63.9% logic, 36.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.886ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.912ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.912   (64.0% logic, 36.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.884ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (9.017ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA4 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.581 *R_R13C21.DOA4 to     R14C23A.A1 DD0/DATA_REVERB_4
CTOOFX_DEL  ---     0.721     R14C23A.A1 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    9.017   (63.2% logic, 36.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.880ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.931ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA0 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.375 *R_R20C24.DOA0 to     R19C27A.D0 DD0/DATA_ASCII_36
CTOOFX_DEL  ---     0.721     R19C27A.D0 to   R19C27A.OFX0 DD0/i2060/SLICE_274
ROUTE         1     0.000   R19C27A.OFX0 to    R19C27A.FXB DD0/n2809
FXTOOFX_DE  ---     0.241    R19C27A.FXB to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    8.931   (66.5% logic, 33.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.856ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.882ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.143   R14C24B.OFX0 to *R_R20C30.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.882   (64.2% logic, 35.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.843ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.869ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.130   R14C24B.OFX0 to *R_R20C27.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.869   (64.3% logic, 35.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.842ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.868ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA0 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.039 *R_R13C24.DOA0 to     R14C24B.C0 DD0/DATA_CLEAN_0
CTOOFX_DEL  ---     0.721     R14C24B.C0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.129   R14C24B.OFX0 to *R_R20C21.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    8.868   (64.3% logic, 35.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.823ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.849ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.849   (64.4% logic, 35.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.817ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.843ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.843   (64.5% logic, 35.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.805ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.856ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA3 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.176 *R_R20C27.DOA3 to     R19C26B.D0 DD0/DATA_ASCII_3
CTOOFX_DEL  ---     0.721     R19C26B.D0 to   R19C26B.OFX0 DD0/i2055/SLICE_275
ROUTE         1     0.000   R19C26B.OFX0 to    R19C26A.FXA DD0/n2805
FXTOOFX_DE  ---     0.241    R19C26A.FXA to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.856   (67.1% logic, 32.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.787ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.920ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.920   (63.9% logic, 36.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.787ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.920ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA3 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C21.DOA3 to     R14C24A.C1 DD0/DATA_REVERB_3
CTOOFX_DEL  ---     0.721     R14C24A.C1 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.920   (63.9% logic, 36.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.781ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.832ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA6 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     1.182 *R_R20C24.DOA6 to     R19C26C.A1 DD0/DATA_ASCII_42
CTOOFX_DEL  ---     0.721     R19C26C.A1 to   R19C26C.OFX0 DD0/i2044/SLICE_268
ROUTE         1     0.000   R19C26C.OFX0 to    R19C26C.FXB DD0/n2792
FXTOOFX_DE  ---     0.241    R19C26C.FXB to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.832   (67.3% logic, 32.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.779ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.912ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA4 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.476 *R_R13C24.DOA4 to     R14C23A.C0 DD0/DATA_CLEAN_4
CTOOFX_DEL  ---     0.721     R14C23A.C0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    8.912   (64.0% logic, 36.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.775ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.826ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA8 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.176 *R_R20C27.DOA8 to     R19C28B.D1 DD0/DATA_ASCII_8
CTOOFX_DEL  ---     0.721     R19C28B.D1 to   R19C28B.OFX0 DD0/i2031/SLICE_284
ROUTE         1     0.000   R19C28B.OFX0 to    R19C28A.FXA DD0/n2759
FXTOOFX_DE  ---     0.241    R19C28A.FXA to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    8.826   (67.3% logic, 32.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.775ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.826ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA2 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     1.176 *R_R20C27.DOA2 to     R19C26D.D0 DD0/DATA_ASCII_2
CTOOFX_DEL  ---     0.721     R19C26D.D0 to   R19C26D.OFX0 DD0/i2047/SLICE_266
ROUTE         1     0.000   R19C26D.OFX0 to    R19C26C.FXA DD0/n2795
FXTOOFX_DE  ---     0.241    R19C26C.FXA to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    8.826   (67.3% logic, 32.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.753ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.886ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.258   R14C24D.OFX0 to *R_R20C24.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.886   (64.1% logic, 35.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.716ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_0_3 (8.849ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.849   (64.4% logic, 35.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.715ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.766ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C24.CLKB to *R_R20C24.DOB6 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     0.841 *R_R20C24.DOB6 to     R19C26A.D0 DD0/DATA_ASCII_51
CTOOFX_DEL  ---     0.721     R19C26A.D0 to   R19C26A.OFX0 DD0/i2052/SLICE_263
ROUTE         1     0.000   R19C26A.OFX0 to    R19C26A.FXB DD0/n2802
FXTOOFX_DE  ---     0.241    R19C26A.FXB to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.766   (70.6% logic, 29.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.710ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_3_0 (8.843ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.843   (64.5% logic, 35.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.683ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.709ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.648   R14C23B.OFX0 to *R_R20C24.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.709   (65.4% logic, 34.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.677ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.703ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA2 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.361 *R_R13C24.DOA2 to     R14C23B.C0 DD0/DATA_CLEAN_2
CTOOFX_DEL  ---     0.721     R14C23B.C0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.642   R14C23B.OFX0 to *R_R20C21.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    8.703   (65.5% logic, 34.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.658ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.684ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.684   (65.6% logic, 34.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.658ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.684ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.684   (65.6% logic, 34.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.648ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.674ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.674   (65.7% logic, 34.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.648ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.674ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.674   (65.7% logic, 34.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.637ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.663ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.663   (65.8% logic, 34.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.637ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.663ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.663   (65.8% logic, 34.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.613ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.664ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB6 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     0.863 *R_R20C27.DOB6 to     R19C29D.D1 DD0/DATA_ASCII_15
CTOOFX_DEL  ---     0.721     R19C29D.D1 to   R19C29D.OFX0 DD0/i2085/SLICE_264
ROUTE         1     0.000   R19C29D.OFX0 to    R19C29C.FXA DD0/n2831
FXTOOFX_DE  ---     0.241    R19C29C.FXA to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.664   (71.4% logic, 28.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.613ns delay DD0/ROM0/ascii_table_0_2_1 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.664ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C24.CLKA to *R_R20C24.DOA7 DD0/ROM0/ascii_table_0_2_1 (from SYS_CLK_TREE[5])
ROUTE         1     0.984 *R_R20C24.DOA7 to     R19C26A.C1 DD0/DATA_ASCII_43
CTOOFX_DEL  ---     0.721     R19C26A.C1 to   R19C26A.OFX0 DD0/i2052/SLICE_263
ROUTE         1     0.000   R19C26A.OFX0 to    R19C26A.FXB DD0/n2802
FXTOOFX_DE  ---     0.241    R19C26A.FXB to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    8.664   (68.6% logic, 31.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.551ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.684ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.684   (65.6% logic, 34.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.551ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.684ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA3 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C24.DOA3 to     R14C24A.D0 DD0/DATA_CLEAN_3
CTOOFX_DEL  ---     0.721     R14C24A.D0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    8.684   (65.6% logic, 34.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.541ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.674ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.674   (65.7% logic, 34.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.541ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.674ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA6 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.259 *R_R13C21.DOA6 to     R14C23C.A1 DD0/DATA_REVERB_6
CTOOFX_DEL  ---     0.721     R14C23C.A1 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    8.674   (65.7% logic, 34.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.530ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_2_1 (8.663ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.663   (65.8% logic, 34.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.530ns delay DD0/ROM2/screen_reverb_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.663ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C21.CLKA to *R_R13C21.DOA5 DD0/ROM2/screen_reverb_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.240 *R_R13C21.DOA5 to     R14C23D.D1 DD0/DATA_REVERB_5
CTOOFX_DEL  ---     0.721     R14C23D.D1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    8.663   (65.8% logic, 34.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.467ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.518ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C27.CLKA to *R_R20C27.DOA7 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     0.962 *R_R20C27.DOA7 to     R19C29D.C0 DD0/DATA_ASCII_7
CTOOFX_DEL  ---     0.721     R19C29D.C0 to   R19C29D.OFX0 DD0/i2085/SLICE_264
ROUTE         1     0.000   R19C29D.OFX0 to    R19C29C.FXA DD0/n2831
FXTOOFX_DE  ---     0.241    R19C29C.FXA to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    8.518   (69.7% logic, 30.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.431ns delay DD0/ROM0/ascii_table_0_0_3 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.482ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R20C27.CLKB to *R_R20C27.DOB8 DD0/ROM0/ascii_table_0_0_3 (from SYS_CLK_TREE[5])
ROUTE         1     0.984 *R_R20C27.DOB8 to     R19C29B.C0 DD0/DATA_ASCII_17
CTOOFX_DEL  ---     0.721     R19C29B.C0 to   R19C29B.OFX0 DD0/i2014/SLICE_281
ROUTE         1     0.000   R19C29B.OFX0 to    R19C29A.FXA DD0/n2709
FXTOOFX_DE  ---     0.241    R19C29A.FXA to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.482   (72.9% logic, 27.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.378ns delay DD0/ROM0/ascii_table_0_3_0 to DD0/I2CC0/BUF0/ram_data_0_0_0 (8.429ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R20C30.CLKA to *R_R20C30.DOA3 DD0/ROM0/ascii_table_0_3_0 (from SYS_CLK_TREE[5])
ROUTE         1     1.176 *R_R20C30.DOA3 to     R19C29A.D1 DD0/DATA_ASCII_57
CTOOFX_DEL  ---     0.721     R19C29A.D1 to   R19C29A.OFX0 DD0/i2011/SLICE_285
ROUTE         1     0.000   R19C29A.OFX0 to    R19C29A.FXB DD0/n2706
FXTOOFX_DE  ---     0.241    R19C29A.FXB to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    8.429   (70.5% logic, 29.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.310ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.336ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.336   (68.4% logic, 31.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    8.203ns delay DD0/ROM1/screen_clean_0_0_0 to DD0/ROM0/ascii_table_0_1_2 (8.336ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.979 *R_R13C24.CLKA to *R_R13C24.DOA1 DD0/ROM1/screen_clean_0_0_0 (from SYS_CLK_TREE[5])
ROUTE         1     0.928 *R_R13C24.DOA1 to     R14C24D.D0 DD0/DATA_CLEAN_1
CTOOFX_DEL  ---     0.721     R14C24D.D0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    8.336   (68.4% logic, 31.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    6.483ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_82 (6.317ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.475     R17C21B.Q1 to     R16C22B.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C22B.B0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.901     R16C22B.F1 to     R17C20B.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C20B.B0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    6.317   (30.7% logic, 69.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    6.441ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_82 (6.275ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.433     R17C21D.Q1 to     R16C22B.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C22B.A0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.901     R16C22B.F1 to     R17C20B.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C20B.B0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    6.275   (30.9% logic, 69.1% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    6.329ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (6.380ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     3.227     R11C24C.Q1 to     R19C26B.C1 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C26B.C1 to   R19C26B.OFX0 DD0/i2055/SLICE_275
ROUTE         1     0.000   R19C26B.OFX0 to    R19C26A.FXA DD0/n2805
FXTOOFX_DE  ---     0.241    R19C26A.FXA to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    6.380   (22.2% logic, 77.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    6.235ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (6.286ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     3.163     R11C24C.Q1 to     R19C27D.D1 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C27D.D1 to   R19C27D.OFX0 DD0/i2022/SLICE_273
ROUTE         1     0.000   R19C27D.OFX0 to    R19C27C.FXA DD0/n2727
FXTOOFX_DE  ---     0.241    R19C27C.FXA to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    6.286   (22.5% logic, 77.5% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    6.147ns delay DD0/CTR0/SLICE_131 to SLICE_186 (5.981ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     3.094     R10C24C.Q0 to     R12C24B.C1 DD0/CTR_DRV_6
CTOF_DEL    ---     0.495     R12C24B.C1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    5.981   (32.4% logic, 67.6% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    6.141ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (6.192ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     3.163     R11C24C.Q1 to     R19C27B.D0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C27B.D0 to   R19C27B.OFX0 DD0/i2063/SLICE_272
ROUTE         1     0.000   R19C27B.OFX0 to    R19C27A.FXA DD0/n2812
FXTOOFX_DE  ---     0.241    R19C27A.FXA to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    6.192   (22.8% logic, 77.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.897ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (5.923ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.387   R14C24B.OFX0 to *R_R20C24.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.923   (19.8% logic, 80.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DAC0/DAC_DGOOD" 

Report:    5.848ns delay ADC0/SLICE_111 to DAC0/SLICE_86 (5.115ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     3.099     R14C20A.Q0 to     R18C22C.A0 DAC_RST_N_c
CTOF_DEL    ---     0.495     R18C22C.A0 to     R18C22C.F0 SLICE_254
ROUTE         1     1.069     R18C22C.F0 to    R18C20C.LSR DAC0/RUN_I2CM_N_31 (to DAC0/DAC_DGOOD)
                  --------
                    5.115   (18.5% logic, 81.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.834ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (5.668ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOF1_DE  ---     0.643    R10C23B.FCI to     R10C23B.F1 SLICE_15
ROUTE         1     1.877     R10C23B.F1 to     R11C24A.B0 DD0/CTR0/n53
CTOF_DEL    ---     0.495     R11C24A.B0 to     R11C24A.F0 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    5.668   (43.7% logic, 56.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.804ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (5.937ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.401   R14C24B.OFX0 to *R_R20C24.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.937   (19.8% logic, 80.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.799ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_78 (5.633ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.475     R17C21B.Q1 to     R16C22B.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C22B.B0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.217     R16C22B.F1 to     R18C20B.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R18C20B.C0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    5.633   (34.4% logic, 65.6% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.783ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.617ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.617   (51.8% logic, 48.2% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.782ns delay SLICE_144 to SLICE_148 (5.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     2.498     R16C24D.Q0 to     R15C27A.C0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOOFX_DEL  ---     0.721     R15C27A.C0 to   R15C27A.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1     1.450   R15C27A.OFX0 to     R16C25B.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495     R16C25B.B0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    5.616   (29.7% logic, 70.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.763ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.814ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     2.691     R11C24C.Q1 to     R19C28D.D0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C28D.D0 to   R19C28D.OFX0 DD0/i2039/SLICE_271
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28C.FXA DD0/n2770
FXTOOFX_DE  ---     0.241    R19C28C.FXA to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    5.814   (24.3% logic, 75.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.763ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.814ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     2.691     R11C24C.Q1 to     R19C28A.D0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C28A.D0 to   R19C28A.OFX0 DD0/i2028/SLICE_265
ROUTE         1     0.000   R19C28A.OFX0 to    R19C28A.FXB DD0/n2756
FXTOOFX_DE  ---     0.241    R19C28A.FXB to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    5.814   (24.3% logic, 75.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.762ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.813ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     2.784     R11C24C.Q1 to     R19C29D.C1 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C29D.C1 to   R19C29D.OFX0 DD0/i2085/SLICE_264
ROUTE         1     0.000   R19C29D.OFX0 to    R19C29C.FXA DD0/n2831
FXTOOFX_DE  ---     0.241    R19C29C.FXA to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    5.813   (24.3% logic, 75.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.757ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_78 (5.591ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.433     R17C21D.Q1 to     R16C22B.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C22B.A0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.217     R16C22B.F1 to     R18C20B.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R18C20B.C0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    5.591   (34.6% logic, 65.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.746ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_129 (5.580ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOF0_DE  ---     0.585    R10C23C.FCI to     R10C23C.F0 SLICE_14
ROUTE         1     1.413     R10C23C.F0 to     R11C24A.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495     R11C24A.A1 to     R11C24A.F1 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F1 to    R11C24A.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    5.580   (43.4% logic, 56.6% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    5.722ns delay SLICE_296 to DAC0/I2CM1/SLICE_110 (5.556ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2C.CLK to      R21C2C.Q0 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2     2.807      R21C2C.Q0 to     R17C20D.C1 DAC0/I2CM1/n704
CTOF_DEL    ---     0.495     R17C20D.C1 to     R17C20D.F1 SLICE_75
ROUTE         2     1.081     R17C20D.F1 to     R18C22D.D0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721     R18C22D.D0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    5.556   (30.0% logic, 70.0% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.716ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.767ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     3.041     R11C24C.Q1 to     R19C29B.B0 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C29B.B0 to   R19C29B.OFX0 DD0/i2014/SLICE_281
ROUTE         1     0.000   R19C29B.OFX0 to    R19C29A.FXA DD0/n2709
FXTOOFX_DE  ---     0.241    R19C29A.FXA to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    5.767   (24.5% logic, 75.5% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.686ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.737ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     2.959     R11C24C.Q0 to     R19C27C.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C27C.M0 to   R19C27C.OFX0 DD0/i2019/SLICE_276
ROUTE         1     0.000   R19C27C.OFX0 to    R19C27C.FXB DD0/n2724
FXTOOFX_DE  ---     0.241    R19C27C.FXB to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    5.737   (18.6% logic, 81.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.686ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.737ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     2.959     R11C24C.Q0 to     R19C28B.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C28B.M0 to   R19C28B.OFX0 DD0/i2031/SLICE_284
ROUTE         1     0.000   R19C28B.OFX0 to    R19C28A.FXA DD0/n2759
FXTOOFX_DE  ---     0.241    R19C28A.FXA to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    5.737   (18.6% logic, 81.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.686ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.737ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     2.959     R11C24C.Q0 to     R19C28C.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C28C.M0 to   R19C28C.OFX0 DD0/i2036/SLICE_278
ROUTE         1     0.000   R19C28C.OFX0 to    R19C28C.FXB DD0/n2767
FXTOOFX_DE  ---     0.241    R19C28C.FXB to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    5.737   (18.6% logic, 81.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.624ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (5.458ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.458   (50.3% logic, 49.7% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.597ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.623ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.387   R14C24B.OFX0 to *R_R20C24.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.623   (20.9% logic, 79.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.597ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (5.431ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.431   (56.0% logic, 44.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.592ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.643ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     2.959     R11C24C.Q0 to     R19C27B.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C27B.M0 to   R19C27B.OFX0 DD0/i2063/SLICE_272
ROUTE         1     0.000   R19C27B.OFX0 to    R19C27A.FXA DD0/n2812
FXTOOFX_DE  ---     0.241    R19C27A.FXA to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    5.643   (18.9% logic, 81.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.560ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (5.394ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOF0_DE  ---     0.585    R10C23C.FCI to     R10C23C.F0 SLICE_14
ROUTE         1     1.413     R10C23C.F0 to     R11C24A.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495     R11C24A.A1 to     R11C24A.F1 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F1 to    R11C24A.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    5.394   (47.4% logic, 52.6% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.554ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (5.388ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643    R10C23D.FCI to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.388   (49.0% logic, 51.0% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_411 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_405 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C35C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_224 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_413 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_408 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C33C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_409 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_407 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_225 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_412 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C33B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_410 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R23C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_218 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.546ns delay SLICE_207 to I2SM/SLICE_406 (5.261ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     1.433     R14C21A.Q0 to     R14C20D.B1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.B1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C35D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    5.261   (18.0% logic, 82.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.511ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (5.345ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.345   (57.4% logic, 42.6% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.504ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.637ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.401   R14C24B.OFX0 to *R_R20C24.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.637   (20.8% logic, 79.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.474ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (5.308ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOF0_DE  ---     0.585    R10C23C.FCI to     R10C23C.F0 SLICE_14
ROUTE         1     1.413     R10C23C.F0 to     R11C24A.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495     R11C24A.A1 to     R11C24A.F1 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F1 to    R11C24A.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    5.308   (48.7% logic, 51.3% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.438ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.272ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.272   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.398ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.424ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.655   R14C24D.OFX0 to *R_R20C24.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    5.424   (21.6% logic, 78.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.377ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (5.510ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.974   R14C24B.OFX0 to *R_R20C27.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.510   (21.3% logic, 78.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.377ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (5.211ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOF1_DE  ---     0.643    R10C23C.FCI to     R10C23C.F1 SLICE_14
ROUTE         1     0.986     R10C23C.F1 to     R10C24D.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495     R10C24D.A0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    5.211   (47.6% logic, 52.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.370ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (5.503ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.967   R14C24B.OFX0 to *R_R20C30.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.503   (21.3% logic, 78.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.368ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.202ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643    R10C23D.FCI to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.202   (53.3% logic, 46.7% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.363ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (5.496ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.960   R14C24B.OFX0 to *R_R20C21.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.496   (21.3% logic, 78.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.352ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.186ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    5.186   (56.1% logic, 43.9% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.351ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.377ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    5.377   (15.4% logic, 84.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.349ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_128 (5.183ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOF0_DE  ---     0.585    R10C23B.FCI to     R10C23B.F0 SLICE_15
ROUTE         1     1.450     R10C23B.F0 to     R11C24C.B1 DD0/CTR0/n54
CTOF_DEL    ---     0.495     R11C24C.B1 to     R11C24C.F1 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F1 to    R11C24C.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    5.183   (46.7% logic, 53.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.338ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.172ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    5.172   (54.2% logic, 45.8% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.337ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_201 (5.171ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     3.094     R10C24C.Q0 to     R12C24B.C1 DD0/CTR_DRV_6
CTOF_DEL    ---     0.495     R12C24B.C1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    5.171   (27.9% logic, 72.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.329ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (5.355ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    5.355   (15.5% logic, 84.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.322ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (5.348ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    5.348   (15.5% logic, 84.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.321ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (5.155ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023     R10C23C.A0 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.155   (55.8% logic, 44.2% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.318ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_296 (5.036ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.026     R17C21B.Q1 to     R17C20A.B1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_84
ROUTE         5     3.063     R17C20A.F1 to      R21C2C.CE SYS_CLK_TREE[5]_enable_4 (to SYS_CLK_TREE[5])
                  --------
                    5.036   (18.8% logic, 81.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.305ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_129 (5.139ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
CTOF1_DEL   ---     0.889     R10C23B.A0 to     R10C23B.F1 SLICE_15
ROUTE         1     1.877     R10C23B.F1 to     R11C24A.B0 DD0/CTR0/n53
CTOF_DEL    ---     0.495     R11C24A.B0 to     R11C24A.F0 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    5.139   (35.7% logic, 64.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.305ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.356ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.913     R11C24A.Q0 to     R19C29C.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C29C.M1 to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    5.356   (15.5% logic, 84.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.304ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_342 (5.022ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.475     R17C21B.Q1 to     R16C22B.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C22B.B0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22B.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    5.022   (28.7% logic, 71.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.304ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_343 (5.022ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.475     R17C21B.Q1 to     R16C22B.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C22B.B0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    5.022   (28.7% logic, 71.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.286ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (5.120ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.439     R10C24D.Q1 to     R10C23D.B0 DD0/CTR_DRV_5
C0TOFCO_DE  ---     1.023     R10C23D.B0 to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    5.120   (53.1% logic, 46.9% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.282ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_131 (5.116ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643    R10C23D.FCI to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    5.116   (54.8% logic, 45.2% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.262ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_343 (4.980ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.433     R17C21D.Q1 to     R16C22B.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C22B.A0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.980   (29.0% logic, 71.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.262ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_342 (4.980ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.433     R17C21D.Q1 to     R16C22B.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C22B.A0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22B.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.980   (29.0% logic, 71.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.244ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.377ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    5.377   (15.4% logic, 84.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.231ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_129 (5.065ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495     R10C23B.B1 to     R10C23B.F1 SLICE_15
ROUTE         1     1.877     R10C23B.F1 to     R11C24A.B0 DD0/CTR0/n53
CTOF_DEL    ---     0.495     R11C24A.B0 to     R11C24A.F0 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    5.065   (28.5% logic, 71.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.231ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_161 (5.065ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.043     R16C24B.Q1 to     R17C24C.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24C.B0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.461     R17C24C.F1 to     R17C25A.C1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25A.C1 to     R17C25A.F1 SLICE_161
ROUTE         1     0.693     R17C25A.F1 to     R17C25A.B0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495     R17C25A.B0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    5.065   (48.0% logic, 52.0% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.222ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (5.355ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    5.355   (15.5% logic, 84.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.215ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (5.348ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    5.348   (15.5% logic, 84.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.205ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.231ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.387   R14C24B.OFX0 to *R_R20C24.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.231   (15.8% logic, 84.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.191ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (5.025ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOF1_DE  ---     0.643    R10C23C.FCI to     R10C23C.F1 SLICE_14
ROUTE         1     0.986     R10C23C.F1 to     R10C24D.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495     R10C24D.A0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    5.025   (52.0% logic, 48.0% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.177ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.228ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     2.105     R11C24C.Q1 to     R19C26C.D1 DD0/CTR_DRV_1
CTOOFX_DEL  ---     0.721     R19C26C.D1 to   R19C26C.OFX0 DD0/i2044/SLICE_268
ROUTE         1     0.000   R19C26C.OFX0 to    R19C26C.FXB DD0/n2792
FXTOOFX_DE  ---     0.241    R19C26C.FXB to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    5.228   (27.0% logic, 73.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.165ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (5.191ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.655   R14C24D.OFX0 to *R_R20C24.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    5.191   (22.6% logic, 77.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.162ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (4.996ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023     R10C23C.A0 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    4.996   (54.4% logic, 45.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.152ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (4.986ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.986   (58.9% logic, 41.1% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.140ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (4.974ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.746     R11C24A.Q0 to     R10C23B.B1 DD0/CTR_DRV_2
C1TOFCO_DE  ---     0.889     R10C23B.B1 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585    R10C23D.FCI to     R10C23D.F0 SLICE_19
ROUTE         1     0.645     R10C23D.F0 to     R10C24D.D1 DD0/CTR0/n50
CTOF_DEL    ---     0.495     R10C24D.D1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    4.974   (51.9% logic, 48.1% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    5.137ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.188ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     2.504     R11C24C.Q0 to     R19C29C.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C29C.M0 to   R19C29C.OFX0 DD0/i2082/SLICE_269
ROUTE         1     0.000   R19C29C.OFX0 to    R19C29C.FXB DD0/n2828
FXTOOFX_DE  ---     0.241    R19C29C.FXB to   R19C29C.OFX1 DD0/i2082/SLICE_269
ROUTE         1     1.615   R19C29C.OFX1 to *R_R13C27.DIA7 DD0/WRITE_DATA_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    5.188   (20.6% logic, 79.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.127ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (4.961ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.439     R10C24D.Q1 to     R10C23D.B0 DD0/CTR_DRV_5
C0TOFCO_DE  ---     1.023     R10C23D.B0 to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    4.961   (51.5% logic, 48.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.112ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.245ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     3.401   R14C24B.OFX0 to *R_R20C24.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.245   (15.8% logic, 84.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.105ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (4.939ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOF1_DE  ---     0.643    R10C23C.FCI to     R10C23C.F1 SLICE_14
ROUTE         1     0.986     R10C23C.F1 to     R10C24D.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495     R10C24D.A0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    4.939   (53.5% logic, 46.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.092ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_131 (4.926ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023     R10C23C.A0 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643    R10C23D.FCI to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    4.926   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_410 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R23C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_411 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_406 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C35D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_413 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_405 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C35C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_409 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_407 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_218 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_224 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_412 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C33B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_225 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    5.087ns delay SLICE_208 to I2SM/SLICE_408 (4.802ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.974     R14C20D.Q0 to     R14C20D.A1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C33C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.802   (19.7% logic, 80.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.077ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (5.210ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.974   R14C24B.OFX0 to *R_R20C27.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.210   (22.5% logic, 77.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.070ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (5.203ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.967   R14C24B.OFX0 to *R_R20C30.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.203   (22.5% logic, 77.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    5.066ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_132 (4.900ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.900   (60.5% logic, 39.5% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.064ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (5.197ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.661   R14C23B.OFX0 to *R_R20C30.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    5.197   (22.6% logic, 77.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.063ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (5.196ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.960   R14C24B.OFX0 to *R_R20C21.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    5.196   (22.6% logic, 77.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.061ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_296 (4.779ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.769     R17C21B.Q0 to     R17C20A.C1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C20A.C1 to     R17C20A.F1 SLICE_84
ROUTE         5     3.063     R17C20A.F1 to      R21C2C.CE SYS_CLK_TREE[5]_enable_4 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (19.8% logic, 80.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    5.012ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (5.038ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.502   R14C23B.OFX0 to *R_R20C27.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    5.038   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.986ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_161 (4.820ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.798     R16C24C.Q1 to     R17C24C.C0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24C.C0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.461     R17C24C.F1 to     R17C25A.C1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25A.C1 to     R17C25A.F1 SLICE_161
ROUTE         1     0.693     R17C25A.F1 to     R17C25A.B0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495     R17C25A.B0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    4.820   (50.5% logic, 49.5% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.965ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.016ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.479     R11C24A.Q0 to     R19C27C.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C27C.M1 to   R19C27C.OFX1 DD0/i2019/SLICE_276
ROUTE         1     1.709   R19C27C.OFX1 to *R_R13C27.DIA5 DD0/WRITE_DATA_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    5.016   (16.5% logic, 83.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.965ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (5.016ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.479     R11C24A.Q0 to     R19C28C.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C28C.M1 to   R19C28C.OFX1 DD0/i2036/SLICE_278
ROUTE         1     1.709   R19C28C.OFX1 to *R_R13C27.DIA6 DD0/WRITE_DATA_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    5.016   (16.5% logic, 83.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.964ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.990ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.990   (23.5% logic, 76.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.958ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.984ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.984   (23.5% logic, 76.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.954ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (4.788ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
C0TOFCO_DE  ---     1.023     R10C23B.A0 to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585    R10C23D.FCI to     R10C23D.F0 SLICE_19
ROUTE         1     0.645     R10C23D.F0 to     R10C24D.D1 DD0/CTR0/n50
CTOF_DEL    ---     0.495     R10C24D.D1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    4.788   (56.7% logic, 43.3% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.948ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_82 (4.782ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.439     R17C21D.Q0 to     R16C22B.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C22B.A1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.901     R16C22B.F1 to     R17C20B.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C20B.B0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    4.782   (30.2% logic, 69.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.895ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.921ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.921   (16.8% logic, 83.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.895ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.921ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.921   (16.8% logic, 83.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.894ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (5.027ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.258   R14C24D.OFX0 to *R_R20C24.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    5.027   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.889ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (4.723ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.014     R10C24D.Q0 to     R10C23C.B1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889     R10C23C.B1 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    4.723   (58.1% logic, 41.9% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.889ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_82 (4.723ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.380     R17C21B.Q0 to     R16C22B.D1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C22B.D1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.901     R16C22B.F1 to     R17C20B.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C20B.B0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    4.723   (30.5% logic, 69.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.876ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_132 (4.710ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023     R10C23C.A0 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.710   (58.9% logic, 41.1% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.873ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_298 (4.591ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.475     R17C21B.Q1 to     R16C22B.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C22B.B0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     0.670     R16C22B.F1 to     R16C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.591   (31.4% logic, 68.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.868ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_130 (4.702ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
C1TOFCO_DE  ---     0.889     R10C23A.A1 to    R10C23A.FCO SLICE_16
ROUTE         1     0.000    R10C23A.FCO to    R10C23B.FCI DD0/CTR0/n2189
FCITOFCO_D  ---     0.162    R10C23B.FCI to    R10C23B.FCO SLICE_15
ROUTE         1     0.000    R10C23B.FCO to    R10C23C.FCI DD0/CTR0/n2190
FCITOFCO_D  ---     0.162    R10C23C.FCI to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585    R10C23D.FCI to     R10C23D.F0 SLICE_19
ROUTE         1     0.645     R10C23D.F0 to     R10C24D.D1 DD0/CTR0/n50
CTOF_DEL    ---     0.495     R10C24D.D1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    4.702   (58.4% logic, 41.6% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.860ns delay SLICE_296 to SLICE_75 (4.694ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2C.CLK to      R21C2C.Q0 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2     2.807      R21C2C.Q0 to     R17C20D.C1 DAC0/I2CM1/n704
CTOF_DEL    ---     0.495     R17C20D.C1 to     R17C20D.F1 SLICE_75
ROUTE         2     0.445     R17C20D.F1 to     R17C20D.C0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_75
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    4.694   (30.7% logic, 69.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.857ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.990ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.990   (23.5% logic, 76.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.851ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.984ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.984   (23.5% logic, 76.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.841ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (4.675ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.439     R10C24D.Q1 to     R10C23D.B0 DD0/CTR_DRV_5
C0TOFCO_DE  ---     1.023     R10C23D.B0 to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.675   (55.9% logic, 44.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.840ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.973ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.437   R14C23B.OFX0 to *R_R20C27.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.973   (23.6% logic, 76.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.834ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.885ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     2.504     R11C24C.Q0 to     R19C29A.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C29A.M0 to   R19C29A.OFX0 DD0/i2011/SLICE_285
ROUTE         1     0.000   R19C29A.OFX0 to    R19C29A.FXB DD0/n2706
FXTOOFX_DE  ---     0.241    R19C29A.FXB to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    4.885   (21.9% logic, 78.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.831ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_298 (4.549ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.433     R17C21D.Q1 to     R16C22B.A0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C22B.A0 to     R16C22B.F0 SLICE_295
ROUTE         1     1.004     R16C22B.F0 to     R16C22B.B1 DAC0/I2CM1/n6
CTOF_DEL    ---     0.495     R16C22B.B1 to     R16C22B.F1 SLICE_295
ROUTE         5     0.670     R16C22B.F1 to     R16C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.549   (31.7% logic, 68.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.815ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.841ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.841   (17.1% logic, 82.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.805ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_202 (4.639ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7     2.221     R14C26D.Q0 to     R15C24B.B1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495     R15C24B.B1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.976     R15C24B.F1 to     R15C24A.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24A.A0 to     R15C24A.F0 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    4.639   (31.1% logic, 68.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.791ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_148 (4.625ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     1.852     R16C24B.Q0 to     R15C27A.M0 DD0/I2CC0/I2CM0/CLOCK_CT_3
MTOOFX_DEL  ---     0.376     R15C27A.M0 to   R15C27A.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1     1.450   R15C27A.OFX0 to     R16C25B.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495     R16C25B.B0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.625   (28.6% logic, 71.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.788ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.921ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.921   (16.8% logic, 83.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.788ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.921ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.921   (16.8% logic, 83.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.782ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.808ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.808   (24.4% logic, 75.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.774ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.800ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.264   R14C23B.OFX0 to *R_R20C30.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.800   (24.4% logic, 75.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_408 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C33C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_412 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C33B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_224 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_411 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_405 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C35C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_413 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_407 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_225 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_409 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_406 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C35D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_410 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R23C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "DAC_LRCK_c_c" 

Report:    4.763ns delay SLICE_207 to I2SM/SLICE_218 (4.478ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D1 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                    4.478   (21.1% logic, 78.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.760ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.786ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.786   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.760ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.786ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.786   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.760ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.786ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.786   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.753ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.779ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.753ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.779ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.753ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.779ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.752ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.803ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.995     R11C24C.Q0 to     R19C26B.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C26B.M0 to   R19C26B.OFX0 DD0/i2055/SLICE_275
ROUTE         1     0.000   R19C26B.OFX0 to    R19C26A.FXA DD0/n2805
FXTOOFX_DE  ---     0.241    R19C26A.FXA to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    4.803   (22.3% logic, 77.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.731ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.757ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.757   (24.7% logic, 75.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.730ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (4.564ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.014     R10C24D.Q0 to     R10C23C.B1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889     R10C23C.B1 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    4.564   (56.6% logic, 43.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.725ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.751ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.751   (24.7% logic, 75.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.722ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.773ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.995     R11C24C.Q0 to     R19C26D.M0 DD0/CTR_DRV_0
MTOOFX_DEL  ---     0.376     R19C26D.M0 to   R19C26D.OFX0 DD0/i2047/SLICE_266
ROUTE         1     0.000   R19C26D.OFX0 to    R19C26C.FXA DD0/n2795
FXTOOFX_DE  ---     0.241    R19C26C.FXA to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    4.773   (22.4% logic, 77.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.712ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (4.546ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.999     R10C24C.Q0 to     R10C23D.A1 DD0/CTR_DRV_6
C1TOFCO_DE  ---     0.889     R10C23D.A1 to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOFCO_D  ---     0.162    R10C24A.FCI to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    4.546   (56.8% logic, 43.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY PORT "ADC_BCK" 

Report:    4.709ns delay SLICE_262 to SLICE_261 (4.543ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_262 (from DAC_BCK_c_c)
ROUTE         1     3.596      R2C19D.Q0 to     R21C23A.B0 WCLK_R
CTOF_DEL    ---     0.495     R21C23A.B0 to     R21C23A.F0 SLICE_261
ROUTE         1     0.000     R21C23A.F0 to    R21C23A.DI0 WCLK_EDGE_N_123 (to DAC_BCK_c_c)
                  --------
                    4.543   (20.8% logic, 79.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.708ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.841ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     2.277     R14C22A.Q1 to     R14C23A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23A.M0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.841   (17.1% logic, 82.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.703ns delay SLICE_144 to SLICE_161 (4.537ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.446     R16C24D.Q0 to     R17C24C.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24C.B1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.461     R17C24C.F1 to     R17C25A.C1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25A.C1 to     R17C25A.F1 SLICE_161
ROUTE         1     0.693     R17C25A.F1 to     R17C25A.B0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495     R17C25A.B0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    4.537   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.700ns delay DD0/CTR0/SLICE_132 to SLICE_186 (4.534ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.837     R10C25B.Q0 to     R12C24A.A1 DD0/CTR_DRV_8
CTOF_DEL    ---     0.495     R12C24A.A1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    4.534   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.685ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.818ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.974   R14C24B.OFX0 to *R_R20C27.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.818   (17.2% logic, 82.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.678ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.811ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.967   R14C24B.OFX0 to *R_R20C30.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.811   (17.2% logic, 82.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.678ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (4.512ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
C0TOFCO_DE  ---     1.023     R10C23C.A0 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585    R10C23D.FCI to     R10C23D.F0 SLICE_19
ROUTE         1     0.645     R10C23D.F0 to     R10C24D.D1 DD0/CTR0/n50
CTOF_DEL    ---     0.495     R10C24D.D1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    4.512   (56.6% logic, 43.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.675ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.808ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.808   (24.4% logic, 75.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.671ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.804ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.960   R14C24B.OFX0 to *R_R20C21.ADB3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.804   (17.2% logic, 82.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.671ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (4.505ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.986     R10C24C.Q1 to     R10C24A.A0 DD0/CTR_DRV_7
C0TOFCO_DE  ---     1.023     R10C24A.A0 to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    4.505   (56.7% logic, 43.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.661ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.794ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.258   R14C24D.OFX0 to *R_R20C24.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.794   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.660ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (4.494ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.014     R10C24D.Q0 to     R10C23C.B1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889     R10C23C.B1 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF1_DE  ---     0.643    R10C23D.FCI to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    4.494   (55.2% logic, 44.8% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.653ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.786ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.786   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.653ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.786ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.786   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.653ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.679ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.143   R14C24B.OFX0 to *R_R20C30.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.679   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.653ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.786ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.786   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.646ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.779ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C30.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.646ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.779ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.646ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.779ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     2.243   R14C24A.OFX0 to *R_R20C27.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.779   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.640ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.666ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.130   R14C24B.OFX0 to *R_R20C27.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.666   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.639ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_389 (4.357ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.043     R16C24B.Q1 to     R17C24C.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24C.B0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25A.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.357   (33.1% logic, 66.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.639ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.665ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24B.A0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.129   R14C24B.OFX0 to *R_R20C21.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.665   (25.1% logic, 74.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.639ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_164 (4.357ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.043     R16C24B.Q1 to     R17C24C.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24C.B0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25D.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.357   (33.1% logic, 66.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.624ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.757ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.757   (24.7% logic, 75.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.618ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.751ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.751   (24.7% logic, 75.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.613ns delay SLICE_69 to SLICE_82 (4.447ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.104     R17C21A.Q0 to     R16C22B.C1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C22B.C1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.901     R16C22B.F1 to     R17C20B.B0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C20B.B0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    4.447   (32.4% logic, 67.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.605ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.656ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.516     R11C24A.Q0 to     R19C29A.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C29A.M1 to   R19C29A.OFX1 DD0/i2011/SLICE_285
ROUTE         1     1.312   R19C29A.OFX1 to *R_R13C27.DIA1 DD0/WRITE_DATA_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    4.656   (17.8% logic, 82.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.587ns delay DD0/CTR0/SLICE_132 to DD0/CTR0/SLICE_132 (4.421ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.036     R10C25B.Q0 to     R10C24A.B1 DD0/CTR_DRV_8
C1TOFCO_DE  ---     0.889     R10C24A.B1 to    R10C24A.FCO SLICE_18
ROUTE         1     0.000    R10C24A.FCO to    R10C24B.FCI DD0/CTR0/n2193
FCITOF0_DE  ---     0.585    R10C24B.FCI to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    4.421   (54.8% logic, 45.2% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.568ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.619ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.082     R11C24A.Q0 to     R19C28A.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C28A.M1 to   R19C28A.OFX1 DD0/i2028/SLICE_265
ROUTE         1     1.709   R19C28A.OFX1 to *R_R13C27.DIA0 DD0/WRITE_DATA_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    4.619   (17.9% logic, 82.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.562ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.588ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.588   (25.6% logic, 74.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.562ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.588ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.588   (25.6% logic, 74.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.553ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_131 (4.387ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.999     R10C24C.Q0 to     R10C23D.A1 DD0/CTR_DRV_6
C1TOFCO_DE  ---     0.889     R10C23D.A1 to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF0_DE  ---     0.585    R10C24A.FCI to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    4.387   (55.2% logic, 44.8% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.507ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.558ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.021     R11C24A.Q0 to     R19C26C.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C26C.M1 to   R19C26C.OFX1 DD0/i2044/SLICE_268
ROUTE         1     1.709   R19C26C.OFX1 to *R_R13C27.DIA2 DD0/WRITE_DATA_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    4.558   (18.2% logic, 81.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.506ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.532ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.532   (25.9% logic, 74.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.484ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.510ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.510   (26.0% logic, 74.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.484ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_128 (4.318ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.426     R11C24C.Q1 to     R10C23B.A0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495     R10C23B.A0 to     R10C23B.F0 SLICE_15
ROUTE         1     1.450     R10C23B.F0 to     R11C24C.B1 DD0/CTR0/n54
CTOF_DEL    ---     0.495     R11C24C.B1 to     R11C24C.F1 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F1 to    R11C24C.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    4.318   (33.4% logic, 66.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.477ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.503ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.503   (26.0% logic, 74.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.476ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_155 (4.310ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.445     R16C24C.Q1 to     R17C25D.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C25D.A1 to     R17C25D.F1 SLICE_166
ROUTE         5     1.423     R17C25D.F1 to     R17C26D.A0 SYS_CLK_TREE[5]_enable_2
CTOF_DEL    ---     0.495     R17C26D.A0 to     R17C26D.F0 SLICE_155
ROUTE         1     0.000     R17C26D.F0 to    R17C26D.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    4.310   (33.5% logic, 66.5% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.474ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.525ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     2.082     R11C24A.Q0 to     R19C27A.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C27A.M1 to   R19C27A.OFX1 DD0/i2060/SLICE_274
ROUTE         1     1.615   R19C27A.OFX1 to *R_R13C27.DIA4 DD0/WRITE_DATA_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    4.525   (18.3% logic, 81.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.473ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.499ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.655   R14C24D.OFX0 to *R_R20C24.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.499   (18.4% logic, 81.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.456ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.482ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.482   (26.2% logic, 73.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.456ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.482ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.482   (26.2% logic, 73.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.455ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.588ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.588   (25.6% logic, 74.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.455ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.588ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.588   (25.6% logic, 74.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.451ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.477ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.477   (26.2% logic, 73.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.448ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.581ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.045   R14C23B.OFX0 to *R_R20C24.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.581   (25.6% logic, 74.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.444ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_132 (4.278ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.014     R10C24D.Q0 to     R10C23C.B1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889     R10C23C.B1 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOFCO_D  ---     0.162    R10C23D.FCI to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.278   (61.7% logic, 38.3% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.442ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_131 (4.276ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.439     R10C24D.Q1 to     R10C23D.B0 DD0/CTR_DRV_5
CTOF1_DEL   ---     0.889     R10C23D.B0 to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    4.276   (42.9% logic, 57.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.442ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.575ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.039   R14C23B.OFX0 to *R_R20C21.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.575   (25.6% logic, 74.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.410ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.543ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.661   R14C23B.OFX0 to *R_R20C30.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.543   (25.8% logic, 74.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.399ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.532ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.272   R14C23A.OFX0 to *R_R20C24.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.532   (25.9% logic, 74.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.396ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.422ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.422   (18.7% logic, 81.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.396ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.422ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.422   (18.7% logic, 81.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.394ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_389 (4.112ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.798     R16C24C.Q1 to     R17C24C.C0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24C.C0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25A.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.112   (35.1% logic, 64.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.394ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_164 (4.112ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.798     R16C24C.Q1 to     R17C24C.C0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24C.C0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25D.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.112   (35.1% logic, 64.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.377ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.510ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.250   R14C23A.OFX0 to *R_R20C27.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.510   (26.0% logic, 74.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.375ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.401ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.401   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.375ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.401ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.401   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.372ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.505ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.661   R14C23B.OFX0 to *R_R20C30.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.505   (18.4% logic, 81.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.370ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.503ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     2.243   R14C23A.OFX0 to *R_R20C30.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.503   (26.0% logic, 74.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.367ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.393ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.393   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.367ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.393ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.393   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.358ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.384ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.502   R14C23B.OFX0 to *R_R20C27.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.384   (26.8% logic, 73.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.353ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.379ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.143   R14C24B.OFX0 to *R_R20C30.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.379   (26.8% logic, 73.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.351ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_163 (4.185ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.043     R16C24B.Q1 to     R17C24C.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24C.B0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.769     R17C24C.F1 to     R17C25C.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25C.C0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    4.185   (46.3% logic, 53.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.349ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.482ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.482   (26.2% logic, 73.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.349ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.482ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.482   (26.2% logic, 73.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.344ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.477ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.596     R14C22A.Q0 to     R14C24D.C0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24D.C0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.477   (26.2% logic, 73.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.340ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.366ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.130   R14C24B.OFX0 to *R_R20C27.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.366   (26.9% logic, 73.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.339ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.365ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.063     R14C22A.Q0 to     R14C24B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24B.D0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.129   R14C24B.OFX0 to *R_R20C21.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    4.365   (26.9% logic, 73.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.333ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_129 (4.167ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
CTOF_DEL    ---     0.495     R10C23C.A0 to     R10C23C.F0 SLICE_14
ROUTE         1     1.413     R10C23C.F0 to     R11C24A.A1 DD0/CTR0/n52
CTOF_DEL    ---     0.495     R11C24A.A1 to     R11C24A.F1 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F1 to    R11C24A.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    4.167   (34.6% logic, 65.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    4.321ns delay DAC0/I2CM1/SLICE_85 to DAC0/I2CM1/SLICE_110 (4.155ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4     1.406     R18C20A.Q0 to     R17C20D.D1 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495     R17C20D.D1 to     R17C20D.F1 SLICE_75
ROUTE         2     1.081     R17C20D.F1 to     R18C22D.D0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721     R18C22D.D0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    4.155   (40.1% logic, 59.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.320ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.346ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.502   R14C23B.OFX0 to *R_R20C27.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.346   (19.1% logic, 80.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.314ns delay SLICE_298 to DAC0/I2CM1/SLICE_74 (4.148ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3     1.092     R16C22A.Q0 to     R18C21B.C0 DAC0/I2CM1/n706
CTOF_DEL    ---     0.495     R18C21B.C0 to     R18C21B.F0 SLICE_73
ROUTE         2     1.733     R18C21B.F0 to     R17C21C.M0 DAC0/I2CM1/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376     R17C21C.M0 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.148   (31.9% logic, 68.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.300ns delay DD0/CTR0/SLICE_129 to DD0/CTR0/SLICE_130 (4.134ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.312     R11C24A.Q1 to     R10C23C.A0 DD0/CTR_DRV_3
CTOF1_DEL   ---     0.889     R10C23C.A0 to     R10C23C.F1 SLICE_14
ROUTE         1     0.986     R10C23C.F1 to     R10C24D.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495     R10C24D.A0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    4.134   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.297ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_388 (4.015ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.043     R16C24B.Q1 to     R17C24C.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24C.B0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.094     R17C24C.F1 to     R18C24C.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    4.015   (35.9% logic, 64.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.289ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.422ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.422   (18.7% logic, 81.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.289ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.422ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.850     R14C22A.Q1 to     R14C24A.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24A.M0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.422   (18.7% logic, 81.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.288ns delay DD0/I2CC0/I2CM0/SLICE_385 to SLICE_148 (4.122ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27D.CLK to     R15C27D.Q1 DD0/I2CC0/I2CM0/SLICE_385 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     1.004     R15C27D.Q1 to     R15C27A.B0 DD0/I2CC0/I2CM0/DATA_BYTE_R_4
CTOOFX_DEL  ---     0.721     R15C27A.B0 to   R15C27A.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1     1.450   R15C27A.OFX0 to     R16C25B.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495     R16C25B.B0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.122   (40.5% logic, 59.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.280ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_74 (4.114ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.423     R17C21B.Q0 to     R17C22B.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C22B.A1 to     R17C22B.F1 SLICE_297
ROUTE         1     1.023     R17C22B.F1 to     R17C21C.B1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721     R17C21C.B1 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.114   (40.5% logic, 59.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.279ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_154 (4.113ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     1.370     R18C25A.Q1 to     R17C24A.B0 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495     R17C24A.B0 to     R17C24A.F0 SLICE_153
ROUTE         2     1.420     R17C24A.F0 to     R16C25C.M0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376     R16C25C.M0 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.113   (32.2% logic, 67.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.274ns delay DD0/I2CC0/SLICE_260 to SLICE_125 (4.108ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7     2.221     R14C26D.Q0 to     R15C24B.B1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495     R15C24B.B1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.445     R15C24B.F1 to     R15C24B.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24B.C0 to     R15C24B.F0 SLICE_125
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    4.108   (35.1% logic, 64.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.268ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.401ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.401   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.268ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.401ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.401   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.267ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_161 (4.101ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.010     R16C24C.Q0 to     R17C24C.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C24C.A1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.461     R17C24C.F1 to     R17C25A.C1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25A.C1 to     R17C25A.F1 SLICE_161
ROUTE         1     0.693     R17C25A.F1 to     R17C25A.B0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495     R17C25A.B0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    4.101   (47.2% logic, 52.8% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.267ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (4.101ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.999     R10C24C.Q0 to     R10C23D.A1 DD0/CTR_DRV_6
C1TOFCO_DE  ---     0.889     R10C23D.A1 to    R10C23D.FCO SLICE_19
ROUTE         1     0.000    R10C23D.FCO to    R10C24A.FCI DD0/CTR0/n2192
FCITOF1_DE  ---     0.643    R10C24A.FCI to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    4.101   (60.4% logic, 39.6% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.264ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_78 (4.098ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.439     R17C21D.Q0 to     R16C22B.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C22B.A1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.217     R16C22B.F1 to     R18C20B.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R18C20B.C0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    4.098   (35.2% logic, 64.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.261ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.287ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.287   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.261ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.287ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.287   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.260ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_0_3 (4.393ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.393   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.260ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_3_0 (4.393ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.393   (26.7% logic, 73.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.254ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.280ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.280   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.254ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.280ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADA6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.280   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    4.251ns delay DD0/I2CC0/I2CM0/SLICE_386 to SLICE_148 (4.085ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27C.CLK to     R15C27C.Q0 DD0/I2CC0/I2CM0/SLICE_386 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.967     R15C27C.Q0 to     R15C27A.A1 DD0/I2CC0/I2CM0/DATA_BYTE_R_7
CTOOFX_DEL  ---     0.721     R15C27A.A1 to   R15C27A.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1     1.450   R15C27A.OFX0 to     R16C25B.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495     R16C25B.B0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    4.085   (40.8% logic, 59.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.246ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_130 (4.080ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.014     R10C24D.Q0 to     R10C23C.B1 DD0/CTR_DRV_4
C1TOFCO_DE  ---     0.889     R10C23C.B1 to    R10C23C.FCO SLICE_14
ROUTE         1     0.000    R10C23C.FCO to    R10C23D.FCI DD0/CTR0/n2191
FCITOF0_DE  ---     0.585    R10C23D.FCI to     R10C23D.F0 SLICE_19
ROUTE         1     0.645     R10C23D.F0 to     R10C24D.D1 DD0/CTR0/n50
CTOF_DEL    ---     0.495     R10C24D.D1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    4.080   (59.3% logic, 40.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.246ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.272ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.272   (27.5% logic, 72.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.244ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_166 (4.078ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.043     R16C24B.Q1 to     R17C24C.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24C.B0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.662     R17C24C.F1 to     R17C25D.D0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25D.D0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    4.078   (47.5% logic, 52.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.221ns delay DD0/I2CC0/I2CM0/SLICE_164 to DD0/I2CC0/I2CM0/SLICE_154 (4.055ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25D.CLK to     R18C25D.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3     1.312     R18C25D.Q0 to     R17C24A.A0 DD0/I2CC0/I2CM0/n864
CTOF_DEL    ---     0.495     R17C24A.A0 to     R17C24A.F0 SLICE_153
ROUTE         2     1.420     R17C24A.F0 to     R16C25C.M0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376     R16C25C.M0 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.055   (32.6% logic, 67.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    4.219ns delay DD0/CTR0/SLICE_128 to DD0/CTR0/SLICE_128 (4.053ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.312     R11C24C.Q0 to     R10C23A.A1 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495     R10C23A.A1 to     R10C23A.F1 SLICE_16
ROUTE         1     1.299     R10C23A.F1 to     R11C24C.A0 DD0/CTR0/n55
CTOF_DEL    ---     0.495     R11C24C.A0 to     R11C24C.F0 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F0 to    R11C24C.DI0 DD0/CTR0/n67 (to DD0/CTR_MCLK)
                  --------
                    4.053   (35.6% logic, 64.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.218ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.244ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.244   (27.6% logic, 72.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.205ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_78 (4.039ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.380     R17C21B.Q0 to     R16C22B.D1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C22B.D1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.217     R16C22B.F1 to     R18C20B.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R18C20B.C0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    4.039   (35.7% logic, 64.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.199ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_74 (4.033ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22B.CLK to     R18C22B.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3     0.977     R18C22B.Q1 to     R18C21B.A0 DAC0/I2CM1/n708
CTOF_DEL    ---     0.495     R18C21B.A0 to     R18C21B.F0 SLICE_73
ROUTE         2     1.733     R18C21B.F0 to     R17C21C.M0 DAC0/I2CM1/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376     R17C21C.M0 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    4.033   (32.8% logic, 67.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.186ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.319ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.437   R14C23B.OFX0 to *R_R20C27.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.319   (27.2% logic, 72.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.168ns delay SLICE_296 to SLICE_75 (4.002ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2C.CLK to      R21C2C.Q1 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2     3.055      R21C2C.Q1 to     R17C20D.B0 DAC0/I2CM1/n713
CTOF_DEL    ---     0.495     R17C20D.B0 to     R17C20D.F0 SLICE_75
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    4.002   (23.7% logic, 76.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.159ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.185ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     3.733     R11C24A.Q0 to *R_R13C27.ADA5 DD0/CTR_DRV_2 (to SYS_CLK_TREE[5])
                  --------
                    4.185   (10.8% logic, 89.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.158ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.184ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.648   R14C23B.OFX0 to *R_R20C24.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.184   (28.0% logic, 72.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.154ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (4.287ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.287   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.154ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.287ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.370     R14C22A.Q0 to     R14C24A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C24A.B0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.287   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.152ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.178ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23B.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23B.A0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.642   R14C23B.OFX0 to *R_R20C21.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.178   (28.1% logic, 71.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.148ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.281ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.437   R14C23B.OFX0 to *R_R20C27.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.281   (19.3% logic, 80.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.147ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.280ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C21.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.280   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.147ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.280ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24A.A0 to   R14C24A.OFX0 DD0/i1990/SLICE_270
ROUTE         8     1.744   R14C24A.OFX0 to *R_R20C24.ADB6 DD0/ADDR_ASCII_3 (to SYS_CLK_TREE[5])
                  --------
                    4.280   (27.4% logic, 72.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.140ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (4.191ns delay and -0.051ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.624     R11C24A.Q0 to     R19C26A.M1 DD0/CTR_DRV_2
MTOOFX_DEL  ---     0.376     R19C26A.M1 to   R19C26A.OFX1 DD0/i2052/SLICE_263
ROUTE         1     1.739   R19C26A.OFX1 to *R_R13C27.DIA3 DD0/WRITE_DATA_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    4.191   (19.8% logic, 80.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.139ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.272ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C23A.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23A.A0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    4.272   (27.5% logic, 72.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.120ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.146ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.264   R14C23B.OFX0 to *R_R20C30.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.146   (28.3% logic, 71.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.111ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.244ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.363     R14C21D.Q0 to     R14C24D.A0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C24D.A0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.244   (27.6% logic, 72.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.111ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_389 (3.829ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.446     R16C24D.Q0 to     R17C24C.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24C.B1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25A.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.829   (24.7% logic, 75.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.111ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_164 (3.829ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.446     R16C24D.Q0 to     R17C24C.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24C.B1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25D.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.829   (24.7% logic, 75.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.108ns delay DD0/CTR0/SLICE_129 to SLICE_186 (3.942ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.055     R11C24A.Q1 to     R12C24B.B1 DD0/CTR_DRV_3
CTOF_DEL    ---     0.495     R12C24B.B1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.942   (49.1% logic, 50.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.106ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_163 (3.940ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.798     R16C24C.Q1 to     R17C24C.C0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24C.C0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.769     R17C24C.F1 to     R17C25C.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25C.C0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.940   (49.2% logic, 50.8% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    4.104ns delay DD0/I2CC0/I2CM0/SLICE_142 to DD0/I2CC0/I2CM0/SLICE_204 (3.938ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5     1.098     R16C26C.Q0 to     R17C25B.C1 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495     R17C25B.C1 to     R17C25B.F1 SLICE_158
ROUTE         2     1.172     R17C25B.F1 to     R18C25C.C0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721     R18C25C.C0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.938   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_LRCK_c_c" TO "DAC_BCK_c_c" 

Report:    4.094ns delay SLICE_252 to SLICE_254 (3.361ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C23A.CLK to     R22C23A.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4     2.909     R22C23A.Q0 to    R18C22C.LSR I2SM/READY_FLAG (to DAC_BCK_c_c)
                  --------
                    3.361   (13.4% logic, 86.6% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.082ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.108ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.264   R14C23B.OFX0 to *R_R20C30.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    4.108   (20.2% logic, 79.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.082ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_166 (3.916ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.445     R16C24C.Q1 to     R17C25D.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C25D.A1 to     R17C25D.F1 SLICE_166
ROUTE         5     1.029     R17C25D.F1 to     R17C25D.B0 SYS_CLK_TREE[5]_enable_2
CTOF_DEL    ---     0.495     R17C25D.B0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    3.916   (36.8% logic, 63.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.080ns delay DD0/I2CC0/SLICE_170 to SLICE_163 (3.914ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26C.CLK to     R14C26C.Q0 DD0/I2CC0/SLICE_170 (from SYS_CLK_TREE[5])
ROUTE         2     1.505     R14C26C.Q0 to     R17C25C.A1 DD0/I2CC0/NEXT_I2CM
CTOF_DEL    ---     0.495     R17C25C.A1 to     R17C25C.F1 SLICE_163
ROUTE         1     0.967     R17C25C.F1 to     R17C25C.A0 DD0/I2CC0/I2CM0/n4
CTOF_DEL    ---     0.495     R17C25C.A0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.914   (36.8% logic, 63.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.069ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_74 (3.903ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.212     R17C21D.Q1 to     R17C22B.C1 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C22B.C1 to     R17C22B.F1 SLICE_297
ROUTE         1     1.023     R17C22B.F1 to     R17C21C.B1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721     R17C21C.B1 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.903   (42.7% logic, 57.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.061ns delay DD0/CTR0/SLICE_128 to SLICE_186 (3.895ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.198     R11C24C.Q0 to     R12C24A.C1 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495     R12C24A.C1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.895   (49.7% logic, 50.3% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    4.059ns delay DD0/CTR0/SLICE_130 to SLICE_186 (3.893ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.006     R10C24D.Q0 to     R12C24B.A1 DD0/CTR_DRV_4
CTOF_DEL    ---     0.495     R12C24B.A1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.893   (49.8% logic, 50.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.055ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.081ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.081   (28.7% logic, 71.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.055ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.081ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.081   (28.7% logic, 71.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.052ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_388 (3.770ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.798     R16C24C.Q1 to     R17C24C.C0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24C.C0 to     R17C24C.F0 SLICE_291
ROUTE         1     0.436     R17C24C.F0 to     R17C24C.C1 DD0/I2CC0/I2CM0/n6
CTOF_DEL    ---     0.495     R17C24C.C1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.094     R17C24C.F1 to     R18C24C.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.770   (38.2% logic, 61.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.048ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.074ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.074   (20.3% logic, 79.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.048ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.074ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.074   (20.3% logic, 79.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.042ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_154 (3.876ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.204     R16C24D.Q0 to     R16C25D.C1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C25D.C1 to     R16C25D.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     1.004     R16C25D.F1 to     R16C25C.B1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721     R16C25C.B1 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.876   (43.0% logic, 57.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.040ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.066ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.066   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.040ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.066ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.066   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.039ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.065ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.065   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    4.036ns delay DD0/I2CC0/I2CM0/SLICE_159 to DD0/I2CC0/I2CM0/SLICE_204 (3.870ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26B.CLK to     R17C26B.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3     1.030     R17C26B.Q0 to     R17C25B.B1 DD0/I2CC0/I2CM0/n859
CTOF_DEL    ---     0.495     R17C25B.B1 to     R17C25B.F1 SLICE_158
ROUTE         2     1.172     R17C25B.F1 to     R18C25C.C0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721     R18C25C.C0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.870   (43.1% logic, 56.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.035ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_155 (3.869ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.004     R16C24C.Q0 to     R17C25D.D1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C25D.D1 to     R17C25D.F1 SLICE_166
ROUTE         5     1.423     R17C25D.F1 to     R17C26D.A0 SYS_CLK_TREE[5]_enable_2
CTOF_DEL    ---     0.495     R17C26D.A0 to     R17C26D.F0 SLICE_155
ROUTE         1     0.000     R17C26D.F0 to    R17C26D.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    3.869   (37.3% logic, 62.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    4.033ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.059ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.059   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    3.983ns delay SLICE_155 to DD0/I2CC0/I2CM0/SLICE_204 (3.817ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4     0.977     R17C26D.Q0 to     R17C25B.A1 DD0/I2CC0/I2CM0/LOAD_ADDR
CTOF_DEL    ---     0.495     R17C25B.A1 to     R17C25B.F1 SLICE_158
ROUTE         2     1.172     R17C25B.F1 to     R18C25C.C0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721     R18C25C.C0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.817   (43.7% logic, 56.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_109 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C19A.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_348 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C14D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_363 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C16A.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_352 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C15D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_350 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C13D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_66 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C19B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_359 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C15B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_98 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C15B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_361 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C15D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_100 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R22C15B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_102 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R19C15A.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_91 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C14A.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_92 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R19C14D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_101 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R19C15D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_108 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C16B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.996ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADA7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.996   (29.4% logic, 70.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_349 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C13B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_99 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R22C15C.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_353 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C15C.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_360 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C15C.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_362 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R18C16D.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_88 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C15A.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_351 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R21C14B.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.970ns delay ADC0/SLICE_111 to DAC0/SLICE_345 (3.237ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     2.785     R14C20A.Q0 to    R19C15C.LSR DAC_RST_N_c (to SYS_CLK_TREE[5])
                  --------
                    3.237   (14.0% logic, 86.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.969ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (4.102ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.258   R14C24D.OFX0 to *R_R20C24.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.102   (20.2% logic, 79.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    3.964ns delay DD0/I2CC0/I2CM0/SLICE_383 to SLICE_148 (3.798ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C27A.CLK to     R16C27A.Q0 DD0/I2CC0/I2CM0/SLICE_383 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.967     R16C27A.Q0 to     R16C27B.A0 DD0/I2CC0/I2CM0/DATA_BYTE_R_1
CTOOFX_DEL  ---     0.721     R16C27B.A0 to   R16C27B.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1     1.163   R16C27B.OFX0 to     R16C25B.C0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495     R16C25B.C0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.798   (43.9% logic, 56.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    3.964ns delay DD0/I2CC0/I2CM0/SLICE_384 to SLICE_148 (3.798ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C27D.CLK to     R16C27D.Q1 DD0/I2CC0/I2CM0/SLICE_384 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.967     R16C27D.Q1 to     R16C27B.A1 DD0/I2CC0/I2CM0/DATA_BYTE_R_2
CTOOFX_DEL  ---     0.721     R16C27B.A1 to   R16C27B.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1     1.163   R16C27B.OFX0 to     R16C25B.C0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495     R16C25B.C0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.798   (43.9% logic, 56.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.962ns delay DD0/CTR0/SLICE_132 to SLICE_186 (3.796ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.099     R10C25B.Q1 to     R12C24A.D1 DD0/CTR_DRV_9
CTOF_DEL    ---     0.495     R12C24A.D1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.796   (51.0% logic, 49.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.961ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (3.987ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.143   R14C24B.OFX0 to *R_R20C30.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.987   (20.8% logic, 79.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.955ns delay SLICE_84 to SLICE_296 (3.607ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3     3.155     R17C20A.Q0 to      R21C2C.M1 DAC0/I2CM1/n714 (to SYS_CLK_TREE[5])
                  --------
                    3.607   (12.5% logic, 87.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.949ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.975ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.975   (29.5% logic, 70.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.949ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.975ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.975   (29.5% logic, 70.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.948ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (4.081ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.081   (28.7% logic, 71.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.948ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (3.974ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.130   R14C24B.OFX0 to *R_R20C27.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.974   (20.8% logic, 79.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.948ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (4.081ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     1.185     R14C21D.Q0 to     R14C23D.C0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23D.C0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.081   (28.7% logic, 71.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.947ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.973ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24B.M0 to   R14C24B.OFX0 DD0/i1994/SLICE_267
ROUTE         8     2.129   R14C24B.OFX0 to *R_R20C21.ADA3 DD0/ADDR_ASCII_0 (to SYS_CLK_TREE[5])
                  --------
                    3.973   (20.8% logic, 79.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.941ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.074ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C30.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.074   (20.3% logic, 79.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.941ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.074ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     2.230   R14C23D.OFX0 to *R_R20C27.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    4.074   (20.3% logic, 79.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.933ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.066ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C30.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.066   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.933ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.066ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     2.222   R14C23C.OFX0 to *R_R20C27.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    4.066   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.932ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_0_3 (4.065ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.221   R14C24D.OFX0 to *R_R20C27.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.065   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    3.932ns delay SLICE_84 to DAC0/I2CM1/SLICE_110 (3.766ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3     1.017     R17C20A.Q0 to     R17C20D.B1 DAC0/I2CM1/n714
CTOF_DEL    ---     0.495     R17C20D.B1 to     R17C20D.F1 SLICE_75
ROUTE         2     1.081     R17C20D.F1 to     R18C22D.D0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721     R18C22D.D0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    3.766   (44.3% logic, 55.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.929ns delay SLICE_69 to SLICE_78 (3.763ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.104     R17C21A.Q0 to     R16C22B.C1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C22B.C1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.217     R16C22B.F1 to     R18C20B.C0 DAC0/I2CM1/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R18C20B.C0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    3.763   (38.3% logic, 61.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.926ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_3_0 (4.059ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     2.215   R14C24D.OFX0 to *R_R20C30.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    4.059   (20.4% logic, 79.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.926ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_161 (3.760ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.669     R16C24B.Q0 to     R17C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24C.D1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.461     R17C24C.F1 to     R17C25A.C1 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25A.C1 to     R17C25A.F1 SLICE_161
ROUTE         1     0.693     R17C25A.F1 to     R17C25A.B0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495     R17C25A.B0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    3.760   (51.5% logic, 48.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.918ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_74 (3.752ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.061     R17C21B.Q1 to     R17C22B.B1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C22B.B1 to     R17C22B.F1 SLICE_297
ROUTE         1     1.023     R17C22B.F1 to     R17C21C.B1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721     R17C21C.B1 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.752   (44.5% logic, 55.5% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.912ns delay DD0/CTR0/SLICE_130 to SLICE_186 (3.746ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.049     R10C24D.Q1 to     R12C24A.B1 DD0/CTR_DRV_5
CTOF_DEL    ---     0.495     R12C24A.B1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.746   (51.7% logic, 48.3% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    3.910ns delay DD0/I2CC0/I2CM0/SLICE_385 to SLICE_148 (3.744ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27D.CLK to     R15C27D.Q0 DD0/I2CC0/I2CM0/SLICE_385 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.626     R15C27D.Q0 to     R15C27A.D0 DD0/I2CC0/I2CM0/DATA_BYTE_R_5
CTOOFX_DEL  ---     0.721     R15C27A.D0 to   R15C27A.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1     1.450   R15C27A.OFX0 to     R16C25B.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495     R16C25B.B0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.744   (44.6% logic, 55.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    3.910ns delay DD0/I2CC0/I2CM0/SLICE_386 to SLICE_148 (3.744ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C27C.CLK to     R15C27C.Q1 DD0/I2CC0/I2CM0/SLICE_386 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.626     R15C27C.Q1 to     R15C27A.D1 DD0/I2CC0/I2CM0/DATA_BYTE_R_6
CTOOFX_DEL  ---     0.721     R15C27A.D1 to   R15C27A.OFX0 DD0/I2CC0/I2CM0/i1744/SLICE_287
ROUTE         1     1.450   R15C27A.OFX0 to     R16C25B.B0 DD0/I2CC0/I2CM0/n2387
CTOF_DEL    ---     0.495     R16C25B.B0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.744   (44.6% logic, 55.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    3.895ns delay DAC0/I2CM1/SLICE_76 to DAC0/I2CM1/SLICE_110 (3.729ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3     0.980     R17C20C.Q0 to     R17C20D.A1 DAC0/I2CM1/n703
CTOF_DEL    ---     0.495     R17C20D.A1 to     R17C20D.F1 SLICE_75
ROUTE         2     1.081     R17C20D.F1 to     R18C22D.D0 DAC0/I2CM1/n1500
CTOOFX_DEL  ---     0.721     R18C22D.D0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    3.729   (44.7% logic, 55.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.890ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_201 (3.724ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.837     R10C25B.Q0 to     R12C24A.A1 DD0/CTR_DRV_8
CTOF_DEL    ---     0.495     R12C24A.A1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.724   (38.7% logic, 61.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.890ns delay SLICE_404 to DD0/SLICE_202 (3.724ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q1 SLICE_404 (from SYS_CLK_TREE[5])
ROUTE         2     1.306     R15C22B.Q1 to     R15C24B.A1 BTN_LEFT_OUT_SR_1
CTOF_DEL    ---     0.495     R15C24B.A1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.976     R15C24B.F1 to     R15C24A.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24A.A0 to     R15C24A.F0 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    3.724   (38.7% logic, 61.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.887ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_154 (3.721ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.049     R16C24B.Q1 to     R16C25D.B1 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C25D.B1 to     R16C25D.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     1.004     R16C25D.F1 to     R16C25C.B1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721     R16C25C.B1 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.721   (44.8% logic, 55.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.868ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.894ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.894   (30.1% logic, 69.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.868ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.894ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.894   (30.1% logic, 69.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.863ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.996ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23A.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23A.B0 to   R14C23A.OFX0 DD0/i1986/SLICE_279
ROUTE         8     1.736   R14C23A.OFX0 to *R_R20C21.ADB7 DD0/ADDR_ASCII_4 (to SYS_CLK_TREE[5])
                  --------
                    3.996   (29.4% logic, 70.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.860ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.886ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.886   (30.2% logic, 69.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.860ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.886ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.886   (30.2% logic, 69.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.852ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_74 (3.686ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22A.CLK to     R18C22A.Q1 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2     0.630     R18C22A.Q1 to     R18C21B.D0 DAC0/I2CM1/n710
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 SLICE_73
ROUTE         2     1.733     R18C21B.F0 to     R17C21C.M0 DAC0/I2CM1/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376     R17C21C.M0 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.686   (35.9% logic, 64.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.842ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.975ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.975   (29.5% logic, 70.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.842ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.975ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     1.087     R14C22A.Q0 to     R14C23C.B0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23C.B0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.975   (29.5% logic, 70.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.825ns delay SLICE_296 to DAC0/I2CM1/SLICE_76 (3.477ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2C.CLK to      R21C2C.Q0 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2     3.025      R21C2C.Q0 to     R17C20C.M0 DAC0/I2CM1/n704 (to SYS_CLK_TREE[5])
                  --------
                    3.477   (13.0% logic, 87.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.823ns delay SLICE_144 to SLICE_163 (3.657ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.446     R16C24D.Q0 to     R17C24C.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24C.B1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.769     R17C24C.F1 to     R17C25C.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25C.C0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.657   (39.4% logic, 60.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    3.816ns delay SLICE_163 to DD0/I2CC0/I2CM0/SLICE_204 (3.650ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25C.CLK to     R17C25C.Q0 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         3     1.343     R17C25C.Q0 to     R18C24A.B0 DD0/I2CC0/I2CM0/n863
CTOF_DEL    ---     0.495     R18C24A.B0 to     R18C24A.F0 SLICE_259
ROUTE         1     0.984     R18C24A.F0 to     R18C25C.M0 DD0/I2CC0/I2CM0/n2331
MTOOFX_DEL  ---     0.376     R18C25C.M0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.650   (36.2% logic, 63.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.815ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_154 (3.649ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.977     R16C24C.Q1 to     R16C25D.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C25D.A1 to     R16C25D.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     1.004     R16C25D.F1 to     R16C25C.B1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721     R16C25C.B1 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.649   (45.7% logic, 54.3% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.806ns delay DD0/I2CC0/SLICE_170 to SLICE_161 (3.640ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26C.CLK to     R14C26C.Q0 DD0/I2CC0/SLICE_170 (from SYS_CLK_TREE[5])
ROUTE         2     1.505     R14C26C.Q0 to     R17C25A.A1 DD0/I2CC0/NEXT_I2CM
CTOF_DEL    ---     0.495     R17C25A.A1 to     R17C25A.F1 SLICE_161
ROUTE         1     0.693     R17C25A.F1 to     R17C25A.B0 DD0/I2CC0/I2CM0/n4_adj_305
CTOF_DEL    ---     0.495     R17C25A.B0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    3.640   (39.6% logic, 60.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.794ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.927ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.045   R14C23B.OFX0 to *R_R20C24.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.927   (29.9% logic, 70.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.790ns delay SLICE_296 to SLICE_82 (3.624ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2C.CLK to      R21C2C.Q1 SLICE_296 (from SYS_CLK_TREE[5])
ROUTE         2     2.677      R21C2C.Q1 to     R17C20B.D0 DAC0/I2CM1/n713
CTOF_DEL    ---     0.495     R17C20B.D0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    3.624   (26.1% logic, 73.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.788ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.921ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.039   R14C23B.OFX0 to *R_R20C21.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.921   (29.9% logic, 70.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.783ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_167 (3.501ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.445     R16C24C.Q1 to     R17C25D.A1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C25D.A1 to     R17C25D.F1 SLICE_166
ROUTE         5     1.109     R17C25D.F1 to     R17C26A.CE SYS_CLK_TREE[5]_enable_2 (to SYS_CLK_TREE[5])
                  --------
                    3.501   (27.0% logic, 73.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.769ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_342 (3.487ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.439     R17C21D.Q0 to     R16C22B.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C22B.A1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22B.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.487   (27.2% logic, 72.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.769ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_343 (3.487ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.439     R17C21D.Q0 to     R16C22B.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C22B.A1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.487   (27.2% logic, 72.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.769ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_388 (3.487ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.446     R16C24D.Q0 to     R17C24C.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24C.B1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.094     R17C24C.F1 to     R18C24C.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.487   (27.2% logic, 72.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.761ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.894ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.894   (30.1% logic, 69.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.761ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.894ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C22A.Q0 to     R14C23D.A1 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23D.A1 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.894   (30.1% logic, 69.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.756ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.889ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.045   R14C23B.OFX0 to *R_R20C24.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.889   (21.3% logic, 78.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.753ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_2_1 (3.886ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.886   (30.2% logic, 69.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.753ns delay DD0/SLICE_134 to DD0/ROM0/ascii_table_0_1_2 (3.886ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21D.CLK to     R14C21D.Q0 DD0/SLICE_134 (from SYS_CLK_TREE[5])
ROUTE        14     0.998     R14C21D.Q0 to     R14C23C.D0 DD0/FX_MODE_R_0
CTOOFX_DEL  ---     0.721     R14C23C.D0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.886   (30.2% logic, 69.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.750ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.883ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     2.039   R14C23B.OFX0 to *R_R20C21.ADB5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.883   (21.3% logic, 78.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    3.744ns delay DD0/I2CC0/I2CM0/SLICE_383 to SLICE_148 (3.578ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C27A.CLK to     R16C27A.Q1 DD0/I2CC0/I2CM0/SLICE_383 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.747     R16C27A.Q1 to     R16C27B.C0 DD0/I2CC0/I2CM0/DATA_BYTE_R_0
CTOOFX_DEL  ---     0.721     R16C27B.C0 to   R16C27B.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1     1.163   R16C27B.OFX0 to     R16C25B.C0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495     R16C25B.C0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.578   (46.6% logic, 53.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.717ns delay DD0/CTR0/SLICE_131 to SLICE_186 (3.551ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.664     R10C24C.Q1 to     R12C24B.D1 DD0/CTR_DRV_7
CTOF_DEL    ---     0.495     R12C24B.D1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.551   (54.5% logic, 45.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.716ns delay SLICE_144 to SLICE_166 (3.550ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.446     R16C24D.Q0 to     R17C24C.B1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24C.B1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.662     R17C24C.F1 to     R17C25D.D0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25D.D0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    3.550   (40.6% logic, 59.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.713ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_76 (3.439ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.423     R17C21B.Q0 to     R17C22B.A0 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C22B.A0 to     R17C22B.F0 SLICE_297
ROUTE         1     1.069     R17C22B.F0 to    R17C20C.LSR DAC0/I2CM1/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    3.439   (27.5% logic, 72.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.710ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_343 (3.428ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.380     R17C21B.Q0 to     R16C22B.D1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C22B.D1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.428   (27.6% logic, 72.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.710ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_342 (3.428ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.380     R17C21B.Q0 to     R16C22B.D1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C22B.D1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22B.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.428   (27.6% logic, 72.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.692ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_130 (3.526ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.439     R10C24D.Q1 to     R10C23D.B0 DD0/CTR_DRV_5
CTOF_DEL    ---     0.495     R10C23D.B0 to     R10C23D.F0 SLICE_19
ROUTE         1     0.645     R10C23D.F0 to     R10C24D.D1 DD0/CTR0/n50
CTOF_DEL    ---     0.495     R10C24D.D1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    3.526   (40.9% logic, 59.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.676ns delay SLICE_133 to DD0/SLICE_202 (3.510ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5     1.092     R14C22D.Q1 to     R15C24B.D1 FX_DIR
CTOF_DEL    ---     0.495     R15C24B.D1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.976     R15C24B.F1 to     R15C24A.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24A.A0 to     R15C24A.F0 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    3.510   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.675ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_164 (3.393ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.010     R16C24C.Q0 to     R17C24C.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C24C.A1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25D.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.393   (27.9% logic, 72.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.675ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_389 (3.393ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.010     R16C24C.Q0 to     R17C24C.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C24C.A1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25A.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.393   (27.9% logic, 72.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.670ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.696ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     3.244     R11C24C.Q1 to *R_R13C27.ADA4 DD0/CTR_DRV_1 (to SYS_CLK_TREE[5])
                  --------
                    3.696   (12.2% logic, 87.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.642ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (3.476ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.021     R17C21B.Q0 to     R17C21A.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C21A.A1 to     R17C21A.F1 SLICE_69
ROUTE         2     1.013     R17C21A.F1 to     R17C21D.B1 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495     R17C21D.B1 to     R17C21D.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F1 to    R17C21D.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.476   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.641ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_166 (3.475ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.004     R16C24C.Q0 to     R17C25D.D1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C25D.D1 to     R17C25D.F1 SLICE_166
ROUTE         5     1.029     R17C25D.F1 to     R17C25D.B0 SYS_CLK_TREE[5]_enable_2
CTOF_DEL    ---     0.495     R17C25D.B0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    3.475   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.640ns delay DD0/I2CC0/SLICE_178 to SLICE_171 (3.474ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3     1.022     R14C27A.Q1 to     R14C26C.B0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495     R14C26C.B0 to     R14C26C.F0 DD0/I2CC0/SLICE_170
ROUTE         2     1.010     R14C26C.F0 to     R14C25C.B0 DD0/I2CC0/PULSE_EOF
CTOF_DEL    ---     0.495     R14C25C.B0 to     R14C25C.F0 SLICE_171
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    3.474   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    3.636ns delay DD0/I2CC0/I2CM0/SLICE_167 to DD0/I2CC0/I2CM0/SLICE_204 (3.470ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26A.CLK to     R17C26A.Q1 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2     0.630     R17C26A.Q1 to     R17C25B.D1 DD0/I2CC0/I2CM0/n860
CTOF_DEL    ---     0.495     R17C25B.D1 to     R17C25B.F1 SLICE_158
ROUTE         2     1.172     R17C25B.F1 to     R18C25C.C0 DD0/I2CC0/I2CM0/n1498
CTOOFX_DEL  ---     0.721     R18C25C.C0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.470   (48.1% logic, 51.9% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_DATA[1]" TO "SYS_CLK_TREE[5]" 

Report:    3.623ns delay DD0/I2CC0/I2CM0/SLICE_384 to SLICE_148 (3.457ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C27D.CLK to     R16C27D.Q0 DD0/I2CC0/I2CM0/SLICE_384 (from DD0/I2CC0/I2CM0/LOAD_DATA[1])
ROUTE         1     0.626     R16C27D.Q0 to     R16C27B.D1 DD0/I2CC0/I2CM0/DATA_BYTE_R_3
CTOOFX_DEL  ---     0.721     R16C27B.D1 to   R16C27B.OFX0 DD0/I2CC0/I2CM0/i1743/SLICE_286
ROUTE         1     1.163   R16C27B.OFX0 to     R16C25B.C0 DD0/I2CC0/I2CM0/n2386
CTOF_DEL    ---     0.495     R16C25B.C0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    3.457   (48.2% logic, 51.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.611ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_132 (3.445ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.986     R10C24C.Q1 to     R10C24A.A0 DD0/CTR_DRV_7
CTOF1_DEL   ---     0.889     R10C24A.A0 to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    3.445   (53.3% logic, 46.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.609ns delay DD0/CTR0/SLICE_132 to DD0/CTR0/SLICE_132 (3.443ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.037     R10C25B.Q1 to     R10C24B.B0 DD0/CTR_DRV_9
CTOF_DEL    ---     0.495     R10C24B.B0 to     R10C24B.F0 SLICE_17
ROUTE         1     0.964     R10C24B.F0 to     R10C25B.A1 DD0/CTR0/n46
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    3.443   (41.9% logic, 58.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.608ns delay DD0/CTR0/SLICE_130 to DD0/CTR0/SLICE_130 (3.442ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.014     R10C24D.Q0 to     R10C23C.B1 DD0/CTR_DRV_4
CTOF_DEL    ---     0.495     R10C23C.B1 to     R10C23C.F1 SLICE_14
ROUTE         1     0.986     R10C23C.F1 to     R10C24D.A0 DD0/CTR0/n51
CTOF_DEL    ---     0.495     R10C24D.A0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    3.442   (41.9% logic, 58.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.608ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_131 (3.442ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.999     R10C24C.Q0 to     R10C23D.A1 DD0/CTR_DRV_6
CTOF_DEL    ---     0.495     R10C23D.A1 to     R10C23D.F1 SLICE_19
ROUTE         1     1.001     R10C23D.F1 to     R10C24C.B0 DD0/CTR0/n49
CTOF_DEL    ---     0.495     R10C24C.B0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    3.442   (41.9% logic, 58.1% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    3.604ns delay DD0/I2CC0/SLICE_174 to SLICE_171 (3.438ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C28C.CLK to     R14C28C.Q0 DD0/I2CC0/SLICE_174 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.986     R14C28C.Q0 to     R14C26C.A0 DD0/I2CC0/PULSE_EOF_NORMAL
CTOF_DEL    ---     0.495     R14C26C.A0 to     R14C26C.F0 DD0/I2CC0/SLICE_170
ROUTE         2     1.010     R14C26C.F0 to     R14C25C.B0 DD0/I2CC0/PULSE_EOF
CTOF_DEL    ---     0.495     R14C25C.B0 to     R14C25C.F0 SLICE_171
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    3.438   (41.9% logic, 58.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.561ns delay DD0/CTR0/SLICE_131 to DD0/CTR0/SLICE_131 (3.395ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.986     R10C24C.Q1 to     R10C24A.A0 DD0/CTR_DRV_7
CTOF_DEL    ---     0.495     R10C24A.A0 to     R10C24A.F0 SLICE_18
ROUTE         1     0.967     R10C24A.F0 to     R10C24C.A1 DD0/CTR0/n48
CTOF_DEL    ---     0.495     R10C24C.A1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    3.395   (42.5% logic, 57.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.545ns delay SLICE_69 to DAC0/I2CM1/SLICE_74 (3.379ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     0.688     R17C21A.Q0 to     R17C22B.D1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C22B.D1 to     R17C22B.F1 SLICE_297
ROUTE         1     1.023     R17C22B.F1 to     R17C21C.B1 DAC0/I2CM1/n2555
CTOOFX_DEL  ---     0.721     R17C21C.B1 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.379   (49.4% logic, 50.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.541ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.567ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.567   (23.2% logic, 76.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.541ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.567ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADA8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.567   (23.2% logic, 76.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.539ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_154 (3.373ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q1 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2     0.630     R18C24C.Q1 to     R17C24A.D0 DD0/I2CC0/I2CM0/n866
CTOF_DEL    ---     0.495     R17C24A.D0 to     R17C24A.F0 SLICE_153
ROUTE         2     1.420     R17C24A.F0 to     R16C25C.M0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2
MTOOFX_DEL  ---     0.376     R16C25C.M0 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.373   (39.2% logic, 60.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.538ns delay DD0/CTR0/SLICE_131 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.564ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     3.112     R10C24C.Q0 to *R_R13C27.ADA9 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    3.564   (12.7% logic, 87.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.533ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.559ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.559   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.533ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.559ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADA9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.559   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.526ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.552ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADA4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.552   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    3.513ns delay SLICE_298 to DAC0/I2CM1/SLICE_110 (3.347ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q1 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         4     1.456     R16C22A.Q1 to     R18C22C.B1 DAC0/I2CM1/n711
CTOF_DEL    ---     0.495     R18C22C.B1 to     R18C22C.F1 SLICE_254
ROUTE         1     0.568     R18C22C.F1 to     R18C22D.M0 DAC0/I2CM1/n2327
MTOOFX_DEL  ---     0.376     R18C22D.M0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    3.347   (39.5% logic, 60.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.504ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.530ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.648   R14C23B.OFX0 to *R_R20C24.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.530   (33.2% logic, 66.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.498ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.524ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q0 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE        14     0.709     R14C22A.Q0 to     R14C23B.D0 DD0/FX_MODE_R_2
CTOOFX_DEL  ---     0.721     R14C23B.D0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.642   R14C23B.OFX0 to *R_R20C21.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.524   (33.3% logic, 66.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DAC0/DAC_DGOOD" 

Report:    3.493ns delay DAC0/I2CM1/SLICE_87 to DAC0/SLICE_86 (2.760ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21D.CLK to     R18C21D.Q0 DAC0/I2CM1/SLICE_87 (from SYS_CLK_TREE[5])
ROUTE         1     0.744     R18C21D.Q0 to     R18C22C.C0 DAC0/READY_I2CM
CTOF_DEL    ---     0.495     R18C22C.C0 to     R18C22C.F0 SLICE_254
ROUTE         1     1.069     R18C22C.F0 to    R18C20C.LSR DAC0/RUN_I2CM_N_31 (to DAC0/DAC_DGOOD)
                  --------
                    2.760   (34.3% logic, 65.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.489ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_200 (3.323ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7     2.376     R14C26D.Q0 to     R15C24D.C1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495     R15C24D.C1 to     R15C24D.F1 DD0/SLICE_200
ROUTE         1     0.000     R15C24D.F1 to    R15C24D.DI1 DD0/n1297 (to SYS_CLK_TREE[5])
                  --------
                    3.323   (28.5% logic, 71.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.489ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_202 (3.323ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7     2.376     R14C26D.Q0 to     R15C24A.C1 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495     R15C24A.C1 to     R15C24A.F1 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F1 to    R15C24A.DI1 DD0/n1364 (to SYS_CLK_TREE[5])
                  --------
                    3.323   (28.5% logic, 71.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.480ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_154 (3.314ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.642     R16C24C.Q0 to     R16C25D.D1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C25D.D1 to     R16C25D.F1 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     1.004     R16C25D.F1 to     R16C25C.B1 DD0/I2CC0/I2CM0/n2543
CTOOFX_DEL  ---     0.721     R16C25C.B1 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    3.314   (50.3% logic, 49.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.474ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_203 (3.308ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7     2.361     R14C26D.Q0 to     R15C25D.C0 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495     R15C25D.C0 to     R15C25D.F0 DD0/SLICE_203
ROUTE         1     0.000     R15C25D.F0 to    R15C25D.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    3.308   (28.6% logic, 71.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.466ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.492ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.648   R14C23B.OFX0 to *R_R20C24.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.492   (23.7% logic, 76.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.460ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.486ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23B.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23B.M0 to   R14C23B.OFX0 DD0/i1988/SLICE_277
ROUTE         8     1.642   R14C23B.OFX0 to *R_R20C21.ADA5 DD0/ADDR_ASCII_2 (to SYS_CLK_TREE[5])
                  --------
                    3.486   (23.8% logic, 76.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.459ns delay DAC0/I2CM1/SLICE_85 to SLICE_75 (3.293ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4     1.406     R18C20A.Q0 to     R17C20D.D1 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495     R17C20D.D1 to     R17C20D.F1 SLICE_75
ROUTE         2     0.445     R17C20D.F1 to     R17C20D.C0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_75
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    3.293   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.443ns delay SLICE_78 to SLICE_296 (3.095ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20B.CLK to     R18C20B.Q0 SLICE_78 (from SYS_CLK_TREE[5])
ROUTE         2     2.643     R18C20B.Q0 to      R21C2C.M0 DAC0/I2CM1/n705 (to SYS_CLK_TREE[5])
                  --------
                    3.095   (14.6% logic, 85.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.434ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.567ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C24.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.567   (23.2% logic, 76.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.434ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.567ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23D.M0 to   R14C23D.OFX0 DD0/i1982/SLICE_282
ROUTE         8     1.723   R14C23D.OFX0 to *R_R20C21.ADB8 DD0/ADDR_ASCII_5 (to SYS_CLK_TREE[5])
                  --------
                    3.567   (23.2% logic, 76.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.434ns delay SLICE_69 to DAC0/I2CM1/SLICE_342 (3.152ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.104     R17C21A.Q0 to     R16C22B.C1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C22B.C1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22B.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.152   (30.0% logic, 70.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.434ns delay SLICE_69 to DAC0/I2CM1/SLICE_343 (3.152ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.104     R17C21A.Q0 to     R16C22B.C1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C22B.C1 to     R16C22B.F1 SLICE_295
ROUTE         5     1.101     R16C22B.F1 to     R18C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.152   (30.0% logic, 70.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.426ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_2_1 (3.559ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C24.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.559   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.426ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.559ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C23C.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C23C.M0 to   R14C23C.OFX0 DD0/i1980/SLICE_283
ROUTE         8     1.715   R14C23C.OFX0 to *R_R20C21.ADB9 DD0/ADDR_ASCII_6 (to SYS_CLK_TREE[5])
                  --------
                    3.559   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.419ns delay DD0/SLICE_135 to DD0/ROM0/ascii_table_0_1_2 (3.552ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22A.CLK to     R14C22A.Q1 DD0/SLICE_135 (from SYS_CLK_TREE[5])
ROUTE         7     1.016     R14C22A.Q1 to     R14C24D.M0 DD0/FX_MODE_R_1
MTOOFX_DEL  ---     0.376     R14C24D.M0 to   R14C24D.OFX0 DD0/i1984/SLICE_280
ROUTE         8     1.708   R14C24D.OFX0 to *R_R20C21.ADB4 DD0/ADDR_ASCII_1 (to SYS_CLK_TREE[5])
                  --------
                    3.552   (23.3% logic, 76.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.416ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (3.250ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.795     R16C24C.Q0 to     R16C24D.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C24D.C1 to     R16C24D.F1 SLICE_144
ROUTE         2     1.013     R16C24D.F1 to     R16C24B.B1 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F1 to    R16C24B.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.250   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.408ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (3.242ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.787     R17C21B.Q1 to     R17C21A.C1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C21A.C1 to     R17C21A.F1 SLICE_69
ROUTE         2     1.013     R17C21A.F1 to     R17C21D.B1 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495     R17C21D.B1 to     R17C21D.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F1 to    R17C21D.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.242   (44.5% logic, 55.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.387ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_163 (3.221ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.010     R16C24C.Q0 to     R17C24C.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C24C.A1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.769     R17C24C.F1 to     R17C25C.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25C.C0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.221   (44.8% logic, 55.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.366ns delay SLICE_163 to SLICE_163 (3.200ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25C.CLK to     R17C25C.Q0 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         3     2.253     R17C25C.Q0 to     R17C25C.D0 DD0/I2CC0/I2CM0/n863
CTOF_DEL    ---     0.495     R17C25C.D0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.200   (29.6% logic, 70.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.359ns delay SLICE_404 to SLICE_125 (3.193ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q1 SLICE_404 (from SYS_CLK_TREE[5])
ROUTE         2     1.306     R15C22B.Q1 to     R15C24B.A1 BTN_LEFT_OUT_SR_1
CTOF_DEL    ---     0.495     R15C24B.A1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.445     R15C24B.F1 to     R15C24B.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24B.C0 to     R15C24B.F0 SLICE_125
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    3.193   (45.2% logic, 54.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.352ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_84 (3.186ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.026     R17C21B.Q1 to     R17C20A.B1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_84
ROUTE         5     0.718     R17C20A.F1 to     R17C20A.B0 SYS_CLK_TREE[5]_enable_4
CTOF_DEL    ---     0.495     R17C20A.B0 to     R17C20A.F0 SLICE_84
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    3.186   (45.3% logic, 54.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.351ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/SLICE_76 (3.077ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.061     R17C21B.Q1 to     R17C22B.B0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C22B.B0 to     R17C22B.F0 SLICE_297
ROUTE         1     1.069     R17C22B.F0 to    R17C20C.LSR DAC0/I2CM1/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    3.077   (30.8% logic, 69.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.342ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_167 (3.060ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.004     R16C24C.Q0 to     R17C25D.D1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C25D.D1 to     R17C25D.F1 SLICE_166
ROUTE         5     1.109     R17C25D.F1 to     R17C26A.CE SYS_CLK_TREE[5]_enable_2 (to SYS_CLK_TREE[5])
                  --------
                    3.060   (30.9% logic, 69.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.341ns delay DD0/CTR0/SLICE_128 to SLICE_186 (3.175ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.409     R11C24C.Q1 to     R12C24B.A0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495     R12C24B.A0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    3.175   (45.4% logic, 54.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.338ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_298 (3.056ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.439     R17C21D.Q0 to     R16C22B.A1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C22B.A1 to     R16C22B.F1 SLICE_295
ROUTE         5     0.670     R16C22B.F1 to     R16C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.056   (31.0% logic, 69.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.334ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_389 (3.052ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.669     R16C24B.Q0 to     R17C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24C.D1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25A.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.052   (31.0% logic, 69.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.334ns delay DD0/I2CC0/SLICE_260 to DD0/SLICE_200 (3.168ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q0 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         7     2.221     R14C26D.Q0 to     R15C24D.B0 PS_DRV_3_N_209_3
CTOF_DEL    ---     0.495     R15C24D.B0 to     R15C24D.F0 DD0/SLICE_200
ROUTE         1     0.000     R15C24D.F0 to    R15C24D.DI0 DD0/n1370 (to SYS_CLK_TREE[5])
                  --------
                    3.168   (29.9% logic, 70.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.334ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_164 (3.052ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.669     R16C24B.Q0 to     R17C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24C.D1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.436     R17C24C.F1 to     R18C25D.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.052   (31.0% logic, 69.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.333ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_388 (3.051ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.010     R16C24C.Q0 to     R17C24C.A1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C24C.A1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.094     R17C24C.F1 to     R18C24C.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    3.051   (31.0% logic, 69.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.331ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_69 (3.165ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.021     R17C21B.Q0 to     R17C21A.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C21A.A1 to     R17C21A.F1 SLICE_69
ROUTE         2     0.702     R17C21A.F1 to     R17C21A.B0 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495     R17C21A.B0 to     R17C21A.F0 SLICE_69
ROUTE         1     0.000     R17C21A.F0 to    R17C21A.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    3.165   (45.6% logic, 54.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    3.312ns delay I2SS/SLICE_257 to I2SS/SLICE_258 (3.146ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19C.CLK to     R22C19C.Q0 I2SS/SLICE_257 (from DAC_BCK_c_c_derived_5)
ROUTE         2     1.011     R22C19C.Q0 to     R22C19A.B1 I2SS/BIT_CTR_4
CTOF_DEL    ---     0.495     R22C19A.B1 to     R22C19A.F1 I2SS/SLICE_258
ROUTE         1     0.693     R22C19A.F1 to     R22C19A.B0 I2SS/n2315
CTOF_DEL    ---     0.495     R22C19A.B0 to     R22C19A.F0 I2SS/SLICE_258
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    3.146   (45.8% logic, 54.2% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.298ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_201 (3.132ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.055     R11C24A.Q1 to     R12C24B.B1 DD0/CTR_DRV_3
CTOF_DEL    ---     0.495     R12C24B.B1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.132   (46.0% logic, 54.0% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.289ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (3.123ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.668     R16C24C.Q1 to     R16C24D.D1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C24D.D1 to     R16C24D.F1 SLICE_144
ROUTE         2     1.013     R16C24D.F1 to     R16C24B.B1 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495     R16C24B.B1 to     R16C24B.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F1 to    R16C24B.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    3.123   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    3.281ns delay I2SS/SLICE_256 to I2SS/SLICE_258 (3.115ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q1 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         3     0.980     R22C19B.Q1 to     R22C19A.A1 I2SS/BIT_CTR_3
CTOF_DEL    ---     0.495     R22C19A.A1 to     R22C19A.F1 I2SS/SLICE_258
ROUTE         1     0.693     R22C19A.F1 to     R22C19A.B0 I2SS/n2315
CTOF_DEL    ---     0.495     R22C19A.B0 to     R22C19A.F0 I2SS/SLICE_258
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    3.115   (46.3% logic, 53.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.279ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_298 (2.997ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.380     R17C21B.Q0 to     R16C22B.D1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C22B.D1 to     R16C22B.F1 SLICE_295
ROUTE         5     0.670     R16C22B.F1 to     R16C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    2.997   (31.6% logic, 68.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DD0/CTR_MCLK" 

Report:    3.267ns delay DD0/CTR0/SLICE_132 to DD0/CTR0/SLICE_132 (3.101ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.036     R10C25B.Q0 to     R10C24A.B1 DD0/CTR_DRV_8
CTOF_DEL    ---     0.495     R10C24A.B1 to     R10C24A.F1 SLICE_18
ROUTE         1     0.623     R10C24A.F1 to     R10C25B.D0 DD0/CTR0/n47
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    3.101   (46.5% logic, 53.5% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    3.263ns delay DD0/I2CC0/SLICE_173 to SLICE_171 (3.097ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C28D.CLK to     R14C28D.Q0 DD0/I2CC0/SLICE_173 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.645     R14C28D.Q0 to     R14C26C.D0 DD0/I2CC0/PULSE_EOF_INIT
CTOF_DEL    ---     0.495     R14C26C.D0 to     R14C26C.F0 DD0/I2CC0/SLICE_170
ROUTE         2     1.010     R14C26C.F0 to     R14C25C.B0 DD0/I2CC0/PULSE_EOF
CTOF_DEL    ---     0.495     R14C25C.B0 to     R14C25C.F0 SLICE_171
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    3.097   (46.6% logic, 53.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.251ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_201 (3.085ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.198     R11C24C.Q0 to     R12C24A.C1 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495     R12C24A.C1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.085   (46.7% logic, 53.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.249ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_201 (3.083ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.006     R10C24D.Q0 to     R12C24B.A1 DD0/CTR_DRV_4
CTOF_DEL    ---     0.495     R12C24B.A1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    3.083   (46.8% logic, 53.2% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_LRCK_c_c" TO "DAC_BCK_c_c" 

Report:    3.240ns delay SLICE_252 to I2SM/SLICE_213 (2.507ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C23A.CLK to     R22C23A.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4     2.055     R22C23A.Q0 to    R21C24A.LSR I2SM/READY_FLAG (to DAC_BCK_c_c)
                  --------
                    2.507   (18.0% logic, 82.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.232ns delay DD0/I2CC0/I2CM0/SLICE_389 to SLICE_163 (3.066ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     0.657     R18C25A.Q1 to     R17C25C.D1 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495     R17C25C.D1 to     R17C25C.F1 SLICE_163
ROUTE         1     0.967     R17C25C.F1 to     R17C25C.A0 DD0/I2CC0/I2CM0/n4
CTOF_DEL    ---     0.495     R17C25C.A0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    3.066   (47.0% logic, 53.0% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    3.230ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_204 (3.064ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q0 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     0.757     R18C25A.Q0 to     R18C24A.C0 DD0/I2CC0/I2CM0/n867
CTOF_DEL    ---     0.495     R18C24A.C0 to     R18C24A.F0 SLICE_259
ROUTE         1     0.984     R18C24A.F0 to     R18C25C.M0 DD0/I2CC0/I2CM0/n2331
MTOOFX_DEL  ---     0.376     R18C25C.M0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    3.064   (43.2% logic, 56.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    3.214ns delay I2SM/SLICE_211 to I2SM/SLICE_213 (3.048ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24B.CLK to     R21C24B.Q0 I2SM/SLICE_211 (from I2SM/BCLK_SR)
ROUTE         4     0.980     R21C24B.Q0 to     R21C24A.A1 I2SM/BIT_CTR_2
CTOF_DEL    ---     0.495     R21C24A.A1 to     R21C24A.F1 I2SM/SLICE_213
ROUTE         1     0.626     R21C24A.F1 to     R21C24A.D0 I2SM/n2317
CTOF_DEL    ---     0.495     R21C24A.D0 to     R21C24A.F0 I2SM/SLICE_213
ROUTE         1     0.000     R21C24A.F0 to    R21C24A.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    3.048   (47.3% logic, 52.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.162ns delay DD0/CTR0/SLICE_132 to DD0/ROM2/screen_reverb_0_0_0 (3.188ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.736     R10C25B.Q0 to *R_R13C21.ADA8 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    3.188   (14.2% logic, 85.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.161ns delay DD0/CTR0/SLICE_132 to DD0/ROM3/screen_echo_0_0_0 (3.187ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.735     R10C25B.Q1 to *R_R13C16.ADA9 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    3.187   (14.2% logic, 85.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.152ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_201 (2.986ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.099     R10C25B.Q1 to     R12C24A.D1 DD0/CTR_DRV_9
CTOF_DEL    ---     0.495     R12C24A.D1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.986   (48.3% logic, 51.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.151ns delay DD0/I2CC0/I2CM0/SLICE_142 to SLICE_158 (2.985ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5     1.098     R16C26C.Q0 to     R17C25B.C1 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495     R17C25B.C1 to     R17C25B.F1 SLICE_158
ROUTE         2     0.445     R17C25B.F1 to     R17C25B.C0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495     R17C25B.C0 to     R17C25B.F0 SLICE_158
ROUTE         1     0.000     R17C25B.F0 to    R17C25B.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.985   (48.3% logic, 51.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.145ns delay SLICE_133 to SLICE_125 (2.979ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5     1.092     R14C22D.Q1 to     R15C24B.D1 FX_DIR
CTOF_DEL    ---     0.495     R15C24B.D1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.445     R15C24B.F1 to     R15C24B.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24B.C0 to     R15C24B.F0 SLICE_125
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    2.979   (48.4% logic, 51.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.136ns delay DD0/CTR0/SLICE_129 to DD0/ROM3/screen_echo_0_0_0 (3.162ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     2.710     R11C24A.Q1 to *R_R13C16.ADA3 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    3.162   (14.3% logic, 85.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.132ns delay DD0/CTR0/SLICE_132 to DD0/ROM3/screen_echo_0_0_0 (3.158ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.706     R10C25B.Q0 to *R_R13C16.ADA8 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    3.158   (14.3% logic, 85.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.102ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_201 (2.936ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.049     R10C24D.Q1 to     R12C24A.B1 DD0/CTR_DRV_5
CTOF_DEL    ---     0.495     R12C24A.B1 to     R12C24A.F1 SLICE_126
ROUTE         1     0.436     R12C24A.F1 to     R12C24B.C0 DD0/n14
CTOF_DEL    ---     0.495     R12C24B.C0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.936   (49.1% logic, 50.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.097ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_69 (2.931ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.787     R17C21B.Q1 to     R17C21A.C1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C21A.C1 to     R17C21A.F1 SLICE_69
ROUTE         2     0.702     R17C21A.F1 to     R17C21A.B0 DAC0/I2CM1/CT0/n2656
CTOF_DEL    ---     0.495     R17C21A.B0 to     R17C21A.F0 SLICE_69
ROUTE         1     0.000     R17C21A.F0 to    R17C21A.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.931   (49.2% logic, 50.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.095ns delay DAC0/I2CM1/CT0/SLICE_68 to SLICE_84 (2.929ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.769     R17C21B.Q0 to     R17C20A.C1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C20A.C1 to     R17C20A.F1 SLICE_84
ROUTE         5     0.718     R17C20A.F1 to     R17C20A.B0 SYS_CLK_TREE[5]_enable_4
CTOF_DEL    ---     0.495     R17C20A.B0 to     R17C20A.F0 SLICE_84
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    2.929   (49.2% logic, 50.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    3.092ns delay SLICE_180 to DD0/CTR0/SLICE_130 (2.926ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.979     R12C25B.Q0 to     R10C24D.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R10C24D.C0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    2.926   (32.4% logic, 67.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    3.092ns delay SLICE_180 to DD0/CTR0/SLICE_130 (2.926ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.979     R12C25B.Q0 to     R10C24D.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R10C24D.C1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    2.926   (32.4% logic, 67.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.087ns delay SLICE_136 to DD0/I2CC0/SLICE_260 (2.921ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25A.CLK to     R16C25A.Q0 SLICE_136 (from SYS_CLK_TREE[5])
ROUTE         2     1.974     R16C25A.Q0 to     R14C26D.C0 DD0/I2CC0/BUSY_I2CM
CTOF_DEL    ---     0.495     R14C26D.C0 to     R14C26D.F0 DD0/I2CC0/SLICE_260
ROUTE         1     0.000     R14C26D.F0 to    R14C26D.DI0 DD0/I2CC0/BUSY_N_245 (to SYS_CLK_TREE[5])
                  --------
                    2.921   (32.4% logic, 67.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.083ns delay DD0/I2CC0/I2CM0/SLICE_159 to SLICE_158 (2.917ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26B.CLK to     R17C26B.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3     1.030     R17C26B.Q0 to     R17C25B.B1 DD0/I2CC0/I2CM0/n859
CTOF_DEL    ---     0.495     R17C25B.B1 to     R17C25B.F1 SLICE_158
ROUTE         2     0.445     R17C25B.F1 to     R17C25B.C0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495     R17C25B.C0 to     R17C25B.F0 SLICE_158
ROUTE         1     0.000     R17C25B.F0 to    R17C25B.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.917   (49.4% logic, 50.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    3.082ns delay I2SS/SLICE_255 to I2SS/SLICE_257 (2.916ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5     1.038     R22C19D.Q1 to     R22C19C.B1 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495     R22C19C.B1 to     R22C19C.F1 I2SS/SLICE_257
ROUTE         1     0.436     R22C19C.F1 to     R22C19C.C0 I2SS/n2658
CTOF_DEL    ---     0.495     R22C19C.C0 to     R22C19C.F0 I2SS/SLICE_257
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.916   (49.5% logic, 50.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.080ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_159 (2.806ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.790     R16C24C.Q0 to     R17C24B.C0 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C24B.C0 to     R17C24B.F0 SLICE_299
ROUTE         1     1.069     R17C24B.F0 to    R17C26B.LSR DD0/I2CC0/I2CM0/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    2.806   (33.7% logic, 66.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.070ns delay SLICE_84 to SLICE_75 (2.904ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3     1.017     R17C20A.Q0 to     R17C20D.B1 DAC0/I2CM1/n714
CTOF_DEL    ---     0.495     R17C20D.B1 to     R17C20D.F1 SLICE_75
ROUTE         2     0.445     R17C20D.F1 to     R17C20D.C0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_75
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.904   (49.7% logic, 50.3% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.064ns delay DD0/CTR0/SLICE_132 to DD0/ROM2/screen_reverb_0_0_0 (3.090ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.638     R10C25B.Q1 to *R_R13C21.ADA9 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    3.090   (14.6% logic, 85.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.064ns delay DD0/CTR0/SLICE_132 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.090ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.638     R10C25B.Q1 to *_R13C27.ADA12 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    3.090   (14.6% logic, 85.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    3.049ns delay SLICE_297 to SLICE_16 (2.701ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C22B.CLK to     R17C22B.Q1 SLICE_297 (from SYS_CLK_TREE[14])
ROUTE         2     2.249     R17C22B.Q1 to     R10C23A.M0 BTN1/IN_BUTTON_SR_11 (to SYS_CLK_TREE[14])
                  --------
                    2.701   (16.7% logic, 83.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.046ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_163 (2.880ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.669     R16C24B.Q0 to     R17C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24C.D1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.769     R17C24C.F1 to     R17C25C.C0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25C.C0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    2.880   (50.1% logic, 49.9% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    3.040ns delay DD0/CTR0/SLICE_130 to DD0/I2CC0/BUF0/ram_data_0_0_0 (3.066ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     2.614     R10C24D.Q1 to *R_R13C27.ADA8 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    3.066   (14.7% logic, 85.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.037ns delay DAC0/I2CM1/SLICE_85 to SLICE_84 (2.871ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4     1.924     R18C20A.Q0 to     R17C20A.C0 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495     R17C20A.C0 to     R17C20A.F0 SLICE_84
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    2.871   (33.0% logic, 67.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.033ns delay DAC0/I2CM1/SLICE_76 to SLICE_75 (2.867ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3     0.980     R17C20C.Q0 to     R17C20D.A1 DAC0/I2CM1/n703
CTOF_DEL    ---     0.495     R17C20D.A1 to     R17C20D.F1 SLICE_75
ROUTE         2     0.445     R17C20D.F1 to     R17C20D.C0 DAC0/I2CM1/n1500
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_75
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 DAC0/I2CM1/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.867   (50.3% logic, 49.7% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    3.031ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_110 (2.865ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22B.CLK to     R18C22B.Q0 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         2     0.974     R18C22B.Q0 to     R18C22C.A1 DAC0/I2CM1/n707
CTOF_DEL    ---     0.495     R18C22C.A1 to     R18C22C.F1 SLICE_254
ROUTE         1     0.568     R18C22C.F1 to     R18C22D.M0 DAC0/I2CM1/n2327
MTOOFX_DEL  ---     0.376     R18C22D.M0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.865   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.030ns delay SLICE_155 to SLICE_158 (2.864ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4     0.977     R17C26D.Q0 to     R17C25B.A1 DD0/I2CC0/I2CM0/LOAD_ADDR
CTOF_DEL    ---     0.495     R17C25B.A1 to     R17C25B.F1 SLICE_158
ROUTE         2     0.445     R17C25B.F1 to     R17C25B.C0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495     R17C25B.C0 to     R17C25B.F0 SLICE_158
ROUTE         1     0.000     R17C25B.F0 to    R17C25B.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.864   (50.3% logic, 49.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    3.003ns delay SLICE_69 to SLICE_298 (2.721ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.104     R17C21A.Q0 to     R16C22B.C1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C22B.C1 to     R16C22B.F1 SLICE_295
ROUTE         5     0.670     R16C22B.F1 to     R16C22A.CE DAC0/I2CM1/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    2.721   (34.8% logic, 65.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.992ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_388 (2.710ns delay and 0.282ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.669     R16C24B.Q0 to     R17C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24C.D1 to     R17C24C.F1 SLICE_291
ROUTE         6     1.094     R17C24C.F1 to     R18C24C.CE DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3 (to SYS_CLK_TREE[5])
                  --------
                    2.710   (34.9% logic, 65.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.981ns delay DD0/CTR0/SLICE_129 to SLICE_186 (2.815ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.049     R11C24A.Q0 to     R12C24B.B0 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495     R12C24B.B0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.324     R12C24B.F0 to     R12C24C.D0 DD0/PS_DRV_3_N_217_1
CTOF_DEL    ---     0.495     R12C24C.D0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    2.815   (51.2% logic, 48.8% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.971ns delay SLICE_180 to DD0/CTR0/SLICE_131 (2.805ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.858     R12C25B.Q0 to     R10C24C.D1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R10C24C.D1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    2.805   (33.8% logic, 66.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.971ns delay SLICE_180 to DD0/CTR0/SLICE_131 (2.805ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.858     R12C25B.Q0 to     R10C24C.D0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R10C24C.D0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    2.805   (33.8% logic, 66.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.967ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/SLICE_159 (2.693ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.677     R16C24C.Q1 to     R17C24B.D0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24B.D0 to     R17C24B.F0 SLICE_299
ROUTE         1     1.069     R17C24B.F0 to    R17C26B.LSR DD0/I2CC0/I2CM0/PS_I2CM_3_N_81_0 (to SYS_CLK_TREE[5])
                  --------
                    2.693   (35.2% logic, 64.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.965ns delay BTN0/SLICE_289 to BTN0/SLICE_289 (2.617ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22D.CLK to     R11C22D.Q0 BTN0/SLICE_289 (from SYS_CLK_TREE[14])
ROUTE         2     2.165     R11C22D.Q0 to     R11C22D.M1 BTN0/IN_BUTTON_SR_14 (to SYS_CLK_TREE[14])
                  --------
                    2.617   (17.3% logic, 82.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.943ns delay DD0/I2CC0/I2CM0/SLICE_159 to DD0/I2CC0/I2CM0/SLICE_154 (2.777ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26B.CLK to     R17C26B.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3     1.604     R17C26B.Q0 to     R16C25C.C0 DD0/I2CC0/I2CM0/n859
CTOOFX_DEL  ---     0.721     R16C25C.C0 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.777   (42.2% logic, 57.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.939ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_166 (2.773ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.669     R16C24B.Q0 to     R17C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24C.D1 to     R17C24C.F1 SLICE_291
ROUTE         6     0.662     R17C24C.F1 to     R17C25D.D0 DD0/I2CC0/I2CM0/PS_I2CM_3_N_57_3
CTOF_DEL    ---     0.495     R17C25D.D0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    2.773   (52.0% logic, 48.0% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.937ns delay SLICE_259 to I2SM/SLICE_225 (2.589ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24A.CLK to     R18C24A.Q1 SLICE_259 (from I2SS/BCLK_SR_R)
ROUTE         1     2.137     R18C24A.Q1 to     R21C36D.M0 DATA_IN_R_T_23 (to DAC_LRCK_c_c)
                  --------
                    2.589   (17.5% logic, 82.5% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.923ns delay SLICE_141 to DD0/I2CC0/I2CM0/SLICE_204 (2.757ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24D.CLK to     R17C24D.Q0 SLICE_141 (from SYS_CLK_TREE[5])
ROUTE         1     1.584     R17C24D.Q0 to     R18C25C.D1 DD0/I2CC0/I2CM0/ADDR_BIT_R
CTOOFX_DEL  ---     0.721     R18C25C.D1 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.757   (42.5% logic, 57.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    2.910ns delay I2SM/SLICE_210 to I2SM/SLICE_213 (2.744ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q1 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         5     0.676     R21C24C.Q1 to     R21C24A.D1 I2SM/BIT_CTR_1
CTOF_DEL    ---     0.495     R21C24A.D1 to     R21C24A.F1 I2SM/SLICE_213
ROUTE         1     0.626     R21C24A.F1 to     R21C24A.D0 I2SM/n2317
CTOF_DEL    ---     0.495     R21C24A.D0 to     R21C24A.F0 I2SM/SLICE_213
ROUTE         1     0.000     R21C24A.F0 to    R21C24A.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    2.744   (52.6% logic, 47.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.907ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_201 (2.741ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.664     R10C24C.Q1 to     R12C24B.D1 DD0/CTR_DRV_7
CTOF_DEL    ---     0.495     R12C24B.D1 to     R12C24B.F1 DD0/SLICE_201
ROUTE         1     0.626     R12C24B.F1 to     R12C24B.D0 DD0/n13
CTOF_DEL    ---     0.495     R12C24B.D0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.741   (52.6% logic, 47.4% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "I2SS/BCLK_GATE_RELEASE" 

Report:    2.906ns delay I2SS/SLICE_258 to SLICE_253 (2.173ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19A.CLK to     R22C19A.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4     1.721     R22C19A.Q0 to    R21C22A.LSR I2SS/BIT_CTR_RST_N (to I2SS/BCLK_GATE_RELEASE)
                  --------
                    2.173   (20.8% logic, 79.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.889ns delay SLICE_298 to SLICE_78 (2.723ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3     1.776     R16C22A.Q0 to     R18C20B.B0 DAC0/I2CM1/n706
CTOF_DEL    ---     0.495     R18C20B.B0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    2.723   (34.8% logic, 65.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.857ns delay SLICE_180 to DD0/CTR0/SLICE_129 (2.691ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.744     R12C25B.Q0 to     R11C24A.A0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R11C24A.A0 to     R11C24A.F0 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    2.691   (35.2% logic, 64.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.857ns delay SLICE_180 to DD0/CTR0/SLICE_128 (2.691ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.744     R12C25B.Q0 to     R11C24C.A1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R11C24C.A1 to     R11C24C.F1 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F1 to    R11C24C.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    2.691   (35.2% logic, 64.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.848ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_144 (2.682ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.795     R16C24C.Q0 to     R16C24D.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C24D.C1 to     R16C24D.F1 SLICE_144
ROUTE         2     0.445     R16C24D.F1 to     R16C24D.C0 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495     R16C24D.C0 to     R16C24D.F0 SLICE_144
ROUTE         1     0.000     R16C24D.F0 to    R16C24D.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.682   (53.8% logic, 46.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.827ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_177 (2.479ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     2.027     R18C25A.Q1 to     R25C19D.M0 DD0/I2CC0/I2CM0/n862 (to SYS_CLK_TREE[5])
                  --------
                    2.479   (18.2% logic, 81.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.804ns delay DD0/CTR0/SLICE_130 to DD0/ROM3/screen_echo_0_0_0 (2.830ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     2.378     R10C24D.Q0 to *R_R13C16.ADA4 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    2.830   (16.0% logic, 84.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.774ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_204 (2.608ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q0 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2     1.435     R18C24C.Q0 to     R18C25C.B0 DD0/I2CC0/I2CM0/n865
CTOOFX_DEL  ---     0.721     R18C25C.B0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.608   (45.0% logic, 55.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.759ns delay SLICE_67 to DAC0/I2CM1/SLICE_110 (2.593ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C22A.CLK to     R17C22A.Q0 SLICE_67 (from SYS_CLK_TREE[5])
ROUTE         1     1.420     R17C22A.Q0 to     R18C22D.B1 DAC0/I2CM1/ADDR_BIT_R
CTOOFX_DEL  ---     0.721     R18C22D.B1 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.593   (45.2% logic, 54.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.749ns delay DD0/SLICE_199 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.621ns delay and 0.128ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24D.CLK to     R12C24D.Q0 DD0/SLICE_199 (from SYS_CLK_TREE[5])
ROUTE         3     2.169     R12C24D.Q0 to EBR_R13C27.WEA DD0/WRITE_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    2.621   (17.2% logic, 82.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.734ns delay I2SS/SLICE_255 to I2SS/SLICE_257 (2.568ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6     0.690     R22C19D.Q0 to     R22C19C.D1 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495     R22C19C.D1 to     R22C19C.F1 I2SS/SLICE_257
ROUTE         1     0.436     R22C19C.F1 to     R22C19C.C0 I2SS/n2658
CTOF_DEL    ---     0.495     R22C19C.C0 to     R22C19C.F0 I2SS/SLICE_257
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    2.568   (56.2% logic, 43.8% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.721ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to SLICE_144 (2.555ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.668     R16C24C.Q1 to     R16C24D.D1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C24D.D1 to     R16C24D.F1 SLICE_144
ROUTE         2     0.445     R16C24D.F1 to     R16C24D.C0 DD0/I2CC0/I2CM0/CT0/n2649
CTOF_DEL    ---     0.495     R16C24D.C0 to     R16C24D.F0 SLICE_144
ROUTE         1     0.000     R16C24D.F0 to    R16C24D.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    2.555   (56.4% logic, 43.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.714ns delay DD0/CTR0/SLICE_131 to DD0/ROM1/screen_clean_0_0_0 (2.740ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     2.288     R10C24C.Q0 to *R_R13C24.ADA6 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    2.740   (16.5% logic, 83.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.683ns delay DD0/I2CC0/I2CM0/SLICE_167 to SLICE_158 (2.517ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26A.CLK to     R17C26A.Q1 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2     0.630     R17C26A.Q1 to     R17C25B.D1 DD0/I2CC0/I2CM0/n860
CTOF_DEL    ---     0.495     R17C25B.D1 to     R17C25B.F1 SLICE_158
ROUTE         2     0.445     R17C25B.F1 to     R17C25B.C0 DD0/I2CC0/I2CM0/n1498
CTOF_DEL    ---     0.495     R17C25B.C0 to     R17C25B.F0 SLICE_158
ROUTE         1     0.000     R17C25B.F0 to    R17C25B.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    2.517   (57.3% logic, 42.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.663ns delay DD0/I2CC0/I2CM0/SLICE_159 to DD0/I2CC0/I2CM0/SLICE_142 (2.389ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26B.CLK to     R17C26B.Q0 DD0/I2CC0/I2CM0/SLICE_159 (from SYS_CLK_TREE[5])
ROUTE         3     1.937     R17C26B.Q0 to    R16C26C.LSR DD0/I2CC0/I2CM0/n859 (to SYS_CLK_TREE[5])
                  --------
                    2.389   (18.9% logic, 81.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.659ns delay DD0/SLICE_199 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.738ns delay and -0.079ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24D.CLK to     R12C24D.Q0 DD0/SLICE_199 (from SYS_CLK_TREE[5])
ROUTE         3     2.286     R12C24D.Q0 to *R_R13C27.OCEA DD0/WRITE_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    2.738   (16.5% logic, 83.5% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "SYS_CLK_TREE[5]" 

Report:    2.649ns delay SLICE_207 to DD0/SLICE_135 (2.301ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     1.849     R14C21A.Q1 to     R14C22A.M1 FX_MODE_1 (to SYS_CLK_TREE[5])
                  --------
                    2.301   (19.6% logic, 80.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.645ns delay BTN0/SLICE_288 to SLICE_300 (2.297ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22A.CLK to     R11C22A.Q1 BTN0/SLICE_288 (from SYS_CLK_TREE[14])
ROUTE         2     1.845     R11C22A.Q1 to     R11C23D.M0 BTN0/IN_BUTTON_SR_17 (to SYS_CLK_TREE[14])
                  --------
                    2.297   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.642ns delay DD0/CTR0/SLICE_129 to DD0/ROM2/screen_reverb_0_0_0 (2.668ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     2.216     R11C24A.Q1 to *R_R13C21.ADA3 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    2.668   (16.9% logic, 83.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.638ns delay SLICE_136 to SLICE_144 (2.290ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25A.CLK to     R16C25A.Q1 SLICE_136 (from SYS_CLK_TREE[5])
ROUTE         1     1.838     R16C25A.Q1 to     R16C24D.M1 ADC0/RST_WAIT_SR_20 (to SYS_CLK_TREE[5])
                  --------
                    2.290   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.638ns delay SLICE_153 to SLICE_161 (2.290ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24A.CLK to     R17C24A.Q1 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         1     1.838     R17C24A.Q1 to     R17C25A.M1 ADC0/RST_WAIT_SR_22 (to SYS_CLK_TREE[5])
                  --------
                    2.290   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.638ns delay SLICE_198 to ADC0/SLICE_317 (2.290ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24C.CLK to     R15C24C.Q1 SLICE_198 (from SYS_CLK_TREE[5])
ROUTE         1     1.838     R15C24C.Q1 to     R15C25C.M1 ADC0/RST_WAIT_SR_31 (to SYS_CLK_TREE[5])
                  --------
                    2.290   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.630ns delay DD0/CTR0/SLICE_132 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.656ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.204     R10C25B.Q0 to *_R13C27.ADA11 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    2.656   (17.0% logic, 83.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.630ns delay DAC0/SLICE_353 to DAC0/SLICE_98 (2.282ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15C.CLK to     R21C15C.Q0 DAC0/SLICE_353 (from SYS_CLK_TREE[5])
ROUTE         1     1.830     R21C15C.Q0 to     R21C15B.M0 DAC0/RST_WAIT_SR_19 (to SYS_CLK_TREE[5])
                  --------
                    2.282   (19.8% logic, 80.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.622ns delay BTN1/SLICE_52 to SLICE_19 (2.274ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24D.CLK to     R18C24D.Q1 BTN1/SLICE_52 (from SYS_CLK_TREE[14])
ROUTE         2     1.822     R18C24D.Q1 to     R10C23D.M0 BTN1/IN_BUTTON_SR_1 (to SYS_CLK_TREE[14])
                  --------
                    2.274   (19.9% logic, 80.1% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_LRCK_c_c" TO "DAC_BCK_c_c" 

Report:    2.610ns delay SLICE_252 to I2SS/SLICE_258 (1.877ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C23A.CLK to     R22C23A.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4     1.425     R22C23A.Q0 to    R22C19A.LSR I2SM/READY_FLAG (to DAC_BCK_c_c)
                  --------
                    1.877   (24.1% logic, 75.9% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.607ns delay DD0/CTR0/SLICE_132 to DD0/ROM1/screen_clean_0_0_0 (2.633ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     2.181     R10C25B.Q1 to *R_R13C24.ADA9 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    2.633   (17.2% logic, 82.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.603ns delay DD0/CTR0/SLICE_131 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.629ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     2.177     R10C24C.Q1 to *_R13C27.ADA10 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    2.629   (17.2% logic, 82.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.591ns delay DD0/SLICE_201 to DD0/SLICE_200 (2.425ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24B.CLK to     R12C24B.Q0 DD0/SLICE_201 (from SYS_CLK_TREE[5])
ROUTE         1     1.478     R12C24B.Q0 to     R15C24D.A1 DD0/n577
CTOF_DEL    ---     0.495     R15C24D.A1 to     R15C24D.F1 DD0/SLICE_200
ROUTE         1     0.000     R15C24D.F1 to    R15C24D.DI1 DD0/n1297 (to SYS_CLK_TREE[5])
                  --------
                    2.425   (39.1% logic, 60.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.589ns delay DD0/I2CC0/SLICE_260 to SLICE_155 (2.423ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q1 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         2     1.476     R14C26D.Q1 to     R17C26D.D0 DD0/I2CC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495     R17C26D.D0 to     R17C26D.F0 SLICE_155
ROUTE         1     0.000     R17C26D.F0 to    R17C26D.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    2.423   (39.1% logic, 60.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.561ns delay BTN0/SLICE_290 to BTN0/SLICE_290 (2.213ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22B.CLK to     R11C22B.Q0 BTN0/SLICE_290 (from SYS_CLK_TREE[14])
ROUTE         2     1.761     R11C22B.Q0 to     R11C22B.M1 BTN0/IN_BUTTON_SR_12 (to SYS_CLK_TREE[14])
                  --------
                    2.213   (20.4% logic, 79.6% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.561ns delay SLICE_300 to SLICE_300 (2.213ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23D.CLK to     R11C23D.Q0 SLICE_300 (from SYS_CLK_TREE[14])
ROUTE         2     1.761     R11C23D.Q0 to     R11C23D.M1 BTN0/IN_BUTTON_SR_18 (to SYS_CLK_TREE[14])
                  --------
                    2.213   (20.4% logic, 79.6% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.556ns delay DAC0/SLICE_88 to DAC0/SLICE_98 (2.208ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15A.CLK to     R21C15A.Q1 DAC0/SLICE_88 (from SYS_CLK_TREE[5])
ROUTE         1     1.756     R21C15A.Q1 to     R21C15B.M1 DAC0/RST_WAIT_SR_1 (to SYS_CLK_TREE[5])
                  --------
                    2.208   (20.5% logic, 79.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.554ns delay DAC0/SLICE_363 to DAC0/SLICE_108 (2.206ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C16A.CLK to     R18C16A.Q0 DAC0/SLICE_363 (from SYS_CLK_TREE[5])
ROUTE         1     1.754     R18C16A.Q0 to     R18C16B.M0 DAC0/RST_WAIT_SR_39 (to SYS_CLK_TREE[5])
                  --------
                    2.206   (20.5% logic, 79.5% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.553ns delay DD0/CTR0/SLICE_128 to SLICE_126 (2.387ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.440     R11C24C.Q0 to     R12C24A.B0 DD0/CTR_DRV_0
CTOF_DEL    ---     0.495     R12C24A.B0 to     R12C24A.F0 SLICE_126
ROUTE         1     0.000     R12C24A.F0 to    R12C24A.DI0 DD0/CLK_GTA_N_244 (to SYS_CLK_TREE[5])
                  --------
                    2.387   (39.7% logic, 60.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.546ns delay DD0/I2CC0/I2CM0/SLICE_164 to SLICE_163 (2.380ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25D.CLK to     R18C25D.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3     1.433     R18C25D.Q0 to     R17C25C.B0 DD0/I2CC0/I2CM0/n864
CTOF_DEL    ---     0.495     R17C25C.B0 to     R17C25C.F0 SLICE_163
ROUTE         1     0.000     R17C25C.F0 to    R17C25C.DI0 DD0/I2CC0/I2CM0/n2259 (to SYS_CLK_TREE[5])
                  --------
                    2.380   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.538ns delay SLICE_163 to DD0/I2CC0/I2CM0/SLICE_389 (2.190ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25C.CLK to     R17C25C.Q0 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         3     1.738     R17C25C.Q0 to     R18C25A.M1 DD0/I2CC0/I2CM0/n863 (to SYS_CLK_TREE[5])
                  --------
                    2.190   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.537ns delay DD0/SLICE_199 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.311ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24D.CLK to     R12C24D.Q0 DD0/SLICE_199 (from SYS_CLK_TREE[5])
ROUTE         3     1.859     R12C24D.Q0 to EBR_R13C27.CEA DD0/WRITE_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    2.311   (19.6% logic, 80.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.533ns delay DD0/SLICE_184 to DD0/CTR0/SLICE_130 (2.367ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25C.CLK to     R10C25C.Q1 DD0/SLICE_184 (from SYS_CLK_TREE[5])
ROUTE         1     1.420     R10C25C.Q1 to     R10C24D.B1 DD0/LOAD_CTR_D_DRV_5
CTOF_DEL    ---     0.495     R10C24D.B1 to     R10C24D.F1 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F1 to    R10C24D.DI1 DD0/CTR0/n62 (to DD0/CTR_MCLK)
                  --------
                    2.367   (40.0% logic, 60.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.531ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_201 (2.365ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.409     R11C24C.Q1 to     R12C24B.A0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495     R12C24B.A0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.365   (40.0% logic, 60.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.524ns delay DAC0/SLICE_345 to DAC0/SLICE_359 (2.176ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15C.CLK to     R19C15C.Q1 DAC0/SLICE_345 (from SYS_CLK_TREE[5])
ROUTE         1     1.724     R19C15C.Q1 to     R18C15B.M1 DAC0/RST_WAIT_SR_29 (to SYS_CLK_TREE[5])
                  --------
                    2.176   (20.8% logic, 79.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.524ns delay SLICE_73 to SLICE_78 (2.176ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21B.CLK to     R18C21B.Q1 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         1     1.724     R18C21B.Q1 to     R18C20B.M1 ADC0/RST_WAIT_SR_12 (to SYS_CLK_TREE[5])
                  --------
                    2.176   (20.8% logic, 79.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.522ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_148 (2.356ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.409     R16C24B.Q1 to     R16C25B.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C25B.A0 to     R16C25B.F0 SLICE_148
ROUTE         1     0.000     R16C25B.F0 to    R16C25B.DI0 DD0/I2CC0/I2CM0/DATA_BIT_R_N_97 (to SYS_CLK_TREE[5])
                  --------
                    2.356   (40.2% logic, 59.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.493ns delay DD0/CTR0/SLICE_129 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.519ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     2.067     R11C24A.Q1 to *R_R13C27.ADA6 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    2.519   (17.9% logic, 82.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.492ns delay DD0/I2CC0/I2CM0/SLICE_389 to SLICE_153 (2.326ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     1.370     R18C25A.Q1 to     R17C24A.B0 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495     R17C24A.B0 to     R17C24A.F0 SLICE_153
ROUTE         2     0.009     R17C24A.F0 to    R17C24A.DI0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.326   (40.7% logic, 59.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.482ns delay SLICE_180 to DD0/CTR0/SLICE_129 (2.316ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.369     R12C25B.Q0 to     R11C24A.B1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R11C24A.B1 to     R11C24A.F1 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F1 to    R11C24A.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    2.316   (40.9% logic, 59.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.482ns delay SLICE_180 to DD0/CTR0/SLICE_128 (2.316ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.369     R12C25B.Q0 to     R11C24C.B0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R11C24C.B0 to     R11C24C.F0 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F0 to    R11C24C.DI0 DD0/CTR0/n67 (to DD0/CTR_MCLK)
                  --------
                    2.316   (40.9% logic, 59.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.447ns delay DD0/I2CC0/I2CM0/SLICE_164 to DD0/I2CC0/I2CM0/SLICE_177 (2.173ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25D.CLK to     R18C25D.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3     1.721     R18C25D.Q0 to    R25C19D.LSR DD0/I2CC0/I2CM0/n864 (to SYS_CLK_TREE[5])
                  --------
                    2.173   (20.8% logic, 79.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.434ns delay DD0/I2CC0/I2CM0/SLICE_164 to SLICE_153 (2.268ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25D.CLK to     R18C25D.Q0 DD0/I2CC0/I2CM0/SLICE_164 (from SYS_CLK_TREE[5])
ROUTE         3     1.312     R18C25D.Q0 to     R17C24A.A0 DD0/I2CC0/I2CM0/n864
CTOF_DEL    ---     0.495     R17C24A.A0 to     R17C24A.F0 SLICE_153
ROUTE         2     0.009     R17C24A.F0 to    R17C24A.DI0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.268   (41.8% logic, 58.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    2.418ns delay SLICE_148 to DD0/I2CC0/I2CM0/SLICE_204 (2.252ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25B.CLK to     R16C25B.Q0 SLICE_148 (from SYS_CLK_TREE[5])
ROUTE         1     1.079     R16C25B.Q0 to     R18C25C.C1 DD0/I2CC0/I2CM0/DATA_BIT_R
CTOOFX_DEL  ---     0.721     R18C25C.C1 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    2.252   (52.1% logic, 47.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.418ns delay SLICE_198 to SLICE_171 (2.252ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24C.CLK to     R15C24C.Q0 SLICE_198 (from SYS_CLK_TREE[5])
ROUTE         1     1.305     R15C24C.Q0 to     R14C25C.C0 DD0/RUN_I2CC
CTOF_DEL    ---     0.495     R14C25C.C0 to     R14C25C.F0 SLICE_171
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    2.252   (42.1% logic, 57.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.415ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_154 (2.249ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     1.076     R16C24B.Q0 to     R16C25C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOOFX_DEL  ---     0.721     R16C25C.D1 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.249   (52.2% logic, 47.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.394ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.144ns delay and 0.250ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q0 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         2     1.692     R14C27A.Q0 to EBR_R13C27.CEB DD0/I2CC0/READ_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    2.144   (21.1% logic, 78.9% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.391ns delay DD0/CTR0/SLICE_128 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.417ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.965     R11C24C.Q0 to *R_R13C27.ADA3 DD0/CTR_DRV_0 (to SYS_CLK_TREE[5])
                  --------
                    2.417   (18.7% logic, 81.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.373ns delay DD0/I2CC0/I2CM0/SLICE_142 to DD0/I2CC0/I2CM0/SLICE_154 (2.207ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5     1.034     R16C26C.Q0 to     R16C25C.B0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOOFX_DEL  ---     0.721     R16C25C.B0 to   R16C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_154
ROUTE         1     0.000   R16C25C.OFX0 to    R16C25C.DI0 DD0/I2CC0/I2CM0/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.207   (53.1% logic, 46.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.372ns delay DD0/I2CC0/CTR0/SLICE_8 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.505ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C30A.CLK to     R14C30A.Q1 DD0/I2CC0/CTR0/SLICE_8 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     2.053     R14C30A.Q1 to *_R13C27.ADB11 DD0/I2CC0/CTR_BUF_8 (to SYS_CLK_TREE[5])
                  --------
                    2.505   (18.0% logic, 82.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.353ns delay DAC0/I2CM1/SLICE_76 to DAC0/I2CM1/SLICE_74 (2.187ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3     1.014     R17C20C.Q0 to     R17C21C.B0 DAC0/I2CM1/n703
CTOOFX_DEL  ---     0.721     R17C21C.B0 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.187   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.349ns delay SLICE_292 to SLICE_295 (2.001ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23A.CLK to     R11C23A.Q1 SLICE_292 (from SYS_CLK_TREE[14])
ROUTE         2     1.549     R11C23A.Q1 to     R16C22B.M0 BTN0/IN_BUTTON_SR_7 (to SYS_CLK_TREE[14])
                  --------
                    2.001   (22.6% logic, 77.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.342ns delay SLICE_126 to SLICE_148 (1.994ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24A.CLK to     R12C24A.Q1 SLICE_126 (from SYS_CLK_TREE[5])
ROUTE         1     1.542     R12C24A.Q1 to     R16C25B.M1 ADC0/RST_WAIT_SR_18 (to SYS_CLK_TREE[5])
                  --------
                    1.994   (22.7% logic, 77.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.340ns delay DAC0/I2CM1/SLICE_71 to DAC0/I2CM1/SLICE_110 (2.174ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C22D.CLK to     R17C22D.Q0 DAC0/I2CM1/SLICE_71 (from SYS_CLK_TREE[5])
ROUTE         1     1.001     R17C22D.Q0 to     R18C22D.B0 DAC0/I2CM1/CMD_BIT_R
CTOOFX_DEL  ---     0.721     R18C22D.B0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    2.174   (54.0% logic, 46.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.333ns delay BTN0/SLICE_42 to SLICE_294 (1.985ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C21A.CLK to     R11C21A.Q1 BTN0/SLICE_42 (from SYS_CLK_TREE[14])
ROUTE         2     1.533     R11C21A.Q1 to     R11C23C.M0 BTN0/IN_BUTTON_SR_1 (to SYS_CLK_TREE[14])
                  --------
                    1.985   (22.8% logic, 77.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.325ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_72 (2.159ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.212     R17C21D.Q1 to     R17C22C.C0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C22C.C0 to     R17C22C.F0 DAC0/I2CM1/SLICE_72
ROUTE         1     0.000     R17C22C.F0 to    R17C22C.DI0 DAC0/I2CM1/n1749 (to SYS_CLK_TREE[5])
                  --------
                    2.159   (43.9% logic, 56.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.325ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_71 (2.159ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     1.212     R17C21D.Q1 to     R17C22D.C0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C22D.C0 to     R17C22D.F0 DAC0/I2CM1/SLICE_71
ROUTE         1     0.000     R17C22D.F0 to    R17C22D.DI0 DAC0/I2CM1/n6_adj_304 (to SYS_CLK_TREE[5])
                  --------
                    2.159   (43.9% logic, 56.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.320ns delay SLICE_295 to BTN0/SLICE_301 (1.972ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22B.CLK to     R16C22B.Q1 SLICE_295 (from SYS_CLK_TREE[14])
ROUTE         2     1.520     R16C22B.Q1 to     R11C22C.M0 BTN0/IN_BUTTON_SR_9 (to SYS_CLK_TREE[14])
                  --------
                    1.972   (22.9% logic, 77.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.319ns delay SLICE_18 to SLICE_291 (1.971ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24A.CLK to     R10C24A.Q1 SLICE_18 (from SYS_CLK_TREE[14])
ROUTE         2     1.519     R10C24A.Q1 to     R17C24C.M0 BTN1/IN_BUTTON_SR_5 (to SYS_CLK_TREE[14])
                  --------
                    1.971   (22.9% logic, 77.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.317ns delay SLICE_144 to DD0/I2CC0/I2CM0/SLICE_146 (2.151ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     1.204     R16C24D.Q0 to     R16C25D.C0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C25D.C0 to     R16C25D.F0 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     0.000     R16C25D.F0 to    R16C25D.DI0 DD0/I2CC0/I2CM0/n2304 (to SYS_CLK_TREE[5])
                  --------
                    2.151   (44.0% logic, 56.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.311ns delay DAC0/I2CM1/SLICE_85 to DAC0/I2CM1/SLICE_74 (2.145ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4     0.972     R18C20A.Q0 to     R17C21C.D0 DAC0/I2CM1/n715
CTOOFX_DEL  ---     0.721     R17C21C.D0 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    2.145   (54.7% logic, 45.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.296ns delay SLICE_75 to SLICE_205 (1.948ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q1 SLICE_75 (from SYS_CLK_TREE[5])
ROUTE         1     1.496     R17C20D.Q1 to     R15C23A.M1 ADC0/RST_WAIT_SR_16 (to SYS_CLK_TREE[5])
                  --------
                    1.948   (23.2% logic, 76.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DRV_RUN" 

Report:    2.289ns delay SLICE_133 to SLICE_208 (2.123ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5     1.176     R14C22D.Q1 to     R14C20D.C0 FX_DIR
CTOF_DEL    ---     0.495     R14C20D.C0 to     R14C20D.F0 SLICE_208
ROUTE         1     0.000     R14C20D.F0 to    R14C20D.DI0 FX_MODE_2_N_18_2 (to DRV_RUN)
                  --------
                    2.123   (44.6% logic, 55.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.280ns delay DD0/CTR0/SLICE_130 to DD0/ROM3/screen_echo_0_0_0 (2.306ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.854     R10C24D.Q1 to *R_R13C16.ADA5 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    2.306   (19.6% logic, 80.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.276ns delay SLICE_186 to SLICE_198 (1.928ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q1 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         1     1.476     R12C24C.Q1 to     R15C24C.M1 ADC0/RST_WAIT_SR_30 (to SYS_CLK_TREE[5])
                  --------
                    1.928   (23.4% logic, 76.6% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.274ns delay DD0/CTR0/SLICE_131 to DD0/ROM2/screen_reverb_0_0_0 (2.300ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     1.848     R10C24C.Q0 to *R_R13C21.ADA6 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    2.300   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.271ns delay DD0/CTR0/SLICE_131 to DD0/ROM3/screen_echo_0_0_0 (2.297ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     1.845     R10C24C.Q1 to *R_R13C16.ADA7 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    2.297   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.267ns delay DD0/CTR0/SLICE_131 to DD0/ROM3/screen_echo_0_0_0 (2.293ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     1.841     R10C24C.Q0 to *R_R13C16.ADA6 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    2.293   (19.7% logic, 80.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.263ns delay DD0/SLICE_202 to SLICE_186 (2.097ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24A.CLK to     R15C24A.Q0 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         2     1.150     R15C24A.Q0 to     R12C24C.C0 DD0/n579
CTOF_DEL    ---     0.495     R12C24C.C0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    2.097   (45.2% logic, 54.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[14]" TO "SYS_CLK_TREE[5]" 

Report:    2.261ns delay DD0/SLICE_197 to DD0/I2CC0/SLICE_260 (1.528ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25A.CLK to     R14C25A.Q0 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         3     1.076     R14C25A.Q0 to    R14C26D.LSR DD0/PS_DRV_3_N_233_0 (to SYS_CLK_TREE[5])
                  --------
                    1.528   (29.6% logic, 70.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "I2SS/BCLK_GATE_RELEASE" 

Report:    2.261ns delay I2SM/SLICE_213 to I2SM/SLICE_209 (1.528ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24A.CLK to     R21C24A.Q0 I2SM/SLICE_213 (from DAC_BCK_c_c)
ROUTE         4     1.076     R21C24A.Q0 to    R21C23B.LSR I2SM/BIT_CTR_RST_N (to I2SS/BCLK_GATE_RELEASE)
                  --------
                    1.528   (29.6% logic, 70.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.239ns delay DAC0/SLICE_351 to DAC0/SLICE_352 (1.891ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C14B.CLK to     R21C14B.Q0 DAC0/SLICE_351 (from SYS_CLK_TREE[5])
ROUTE         1     1.439     R21C14B.Q0 to     R21C15D.M1 DAC0/RST_WAIT_SR_15 (to SYS_CLK_TREE[5])
                  --------
                    1.891   (23.9% logic, 76.1% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.216ns delay DD0/CTR0/SLICE_130 to DD0/ROM1/screen_clean_0_0_0 (2.242ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.790     R10C24D.Q1 to *R_R13C24.ADA5 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    2.242   (20.2% logic, 79.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.214ns delay SLICE_298 to SLICE_73 (2.048ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3     1.092     R16C22A.Q0 to     R18C21B.C0 DAC0/I2CM1/n706
CTOF_DEL    ---     0.495     R18C21B.C0 to     R18C21B.F0 SLICE_73
ROUTE         2     0.009     R18C21B.F0 to    R18C21B.DI0 DAC0/I2CM1/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    2.048   (46.2% logic, 53.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.213ns delay SLICE_180 to DD0/CTR0/SLICE_132 (2.047ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.100     R12C25B.Q0 to     R10C25B.C0 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R10C25B.C0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    2.047   (46.3% logic, 53.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.213ns delay SLICE_180 to DD0/CTR0/SLICE_132 (2.047ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q0 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE        10     1.100     R12C25B.Q0 to     R10C25B.C1 DD0/LOAD_CTR_DRV
CTOF_DEL    ---     0.495     R10C25B.C1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    2.047   (46.3% logic, 53.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.210ns delay SLICE_171 to DD0/I2CC0/SLICE_260 (2.044ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.097     R14C25C.Q0 to     R14C26D.D0 DD0/I2CC0/PS_FRAME
CTOF_DEL    ---     0.495     R14C26D.D0 to     R14C26D.F0 DD0/I2CC0/SLICE_260
ROUTE         1     0.000     R14C26D.F0 to    R14C26D.DI0 DD0/I2CC0/BUSY_N_245 (to SYS_CLK_TREE[5])
                  --------
                    2.044   (46.3% logic, 53.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.209ns delay I2SS/SLICE_373 to I2SM/SLICE_412 (1.861ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C33D.CLK to     R22C33D.Q1 I2SS/SLICE_373 (from I2SS/BCLK_SR_R)
ROUTE         2     1.409     R22C33D.Q1 to     R22C33B.M1 DATA_IN_R_T_14 (to DAC_LRCK_c_c)
                  --------
                    1.861   (24.3% logic, 75.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.209ns delay DD0/CTR0/SLICE_130 to DD0/ROM2/screen_reverb_0_0_0 (2.235ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.783     R10C24D.Q1 to *R_R13C21.ADA5 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    2.235   (20.2% logic, 79.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.200ns delay DD0/CTR0/SLICE_130 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.226ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.774     R10C24D.Q0 to *R_R13C27.ADA7 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    2.226   (20.3% logic, 79.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.198ns delay SLICE_126 to SLICE_133 (1.850ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24A.CLK to     R12C24A.Q0 SLICE_126 (from SYS_CLK_TREE[5])
ROUTE         2     1.398     R12C24A.Q0 to     R14C22D.M0 DD0/CLK_GTA (to SYS_CLK_TREE[5])
                  --------
                    1.850   (24.4% logic, 75.6% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.191ns delay DAC0/SLICE_98 to DAC0/SLICE_345 (1.843ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15B.CLK to     R21C15B.Q1 DAC0/SLICE_98 (from SYS_CLK_TREE[5])
ROUTE         1     1.391     R21C15B.Q1 to     R19C15C.M0 DAC0/RST_WAIT_SR_2 (to SYS_CLK_TREE[5])
                  --------
                    1.843   (24.5% logic, 75.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY PORT "ADC_BCK" 

Report:    2.191ns delay SLICE_261 to SLICE_254 (1.843ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23A.CLK to     R21C23A.Q0 SLICE_261 (from DAC_BCK_c_c)
ROUTE         1     1.391     R21C23A.Q0 to     R18C22C.M0 WCLK_EDGE (to DAC_BCK_c_c)
                  --------
                    1.843   (24.5% logic, 75.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.189ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_146 (2.023ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     1.076     R16C24B.Q0 to     R16C25D.D0 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C25D.D0 to     R16C25D.F0 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     0.000     R16C25D.F0 to    R16C25D.DI0 DD0/I2CC0/I2CM0/n2304 (to SYS_CLK_TREE[5])
                  --------
                    2.023   (46.8% logic, 53.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    2.181ns delay I2SM/SLICE_210 to I2SM/SLICE_213 (2.015ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24C.CLK to     R21C24C.Q0 I2SM/SLICE_210 (from I2SM/BCLK_SR)
ROUTE         6     1.068     R21C24C.Q0 to     R21C24A.B0 I2SM/BIT_CTR_0
CTOF_DEL    ---     0.495     R21C24A.B0 to     R21C24A.F0 I2SM/SLICE_213
ROUTE         1     0.000     R21C24A.F0 to    R21C24A.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    2.015   (47.0% logic, 53.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.179ns delay DD0/SLICE_202 to DD0/SLICE_199 (1.905ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24A.CLK to     R15C24A.Q0 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         2     1.453     R15C24A.Q0 to    R12C24D.LSR DD0/n579 (to SYS_CLK_TREE[5])
                  --------
                    1.905   (23.7% logic, 76.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.179ns delay SLICE_69 to DAC0/I2CM1/SLICE_72 (2.013ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.066     R17C21A.Q0 to     R17C22C.B0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C22C.B0 to     R17C22C.F0 DAC0/I2CM1/SLICE_72
ROUTE         1     0.000     R17C22C.F0 to    R17C22C.DI0 DAC0/I2CM1/n1749 (to SYS_CLK_TREE[5])
                  --------
                    2.013   (47.0% logic, 53.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.179ns delay SLICE_69 to SLICE_67 (2.013ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     1.066     R17C21A.Q0 to     R17C22A.B0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C22A.B0 to     R17C22A.F0 SLICE_67
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 DAC0/I2CM1/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    2.013   (47.0% logic, 53.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.173ns delay DD0/CTR0/SLICE_132 to DD0/ROM1/screen_clean_0_0_0 (2.199ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     1.747     R10C25B.Q0 to *R_R13C24.ADA8 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    2.199   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.171ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (2.005ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.058     R17C21B.Q0 to     R17C21D.B0 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C21D.B0 to     R17C21D.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    2.005   (47.2% logic, 52.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.171ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_201 (2.005ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     1.049     R11C24A.Q0 to     R12C24B.B0 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495     R12C24B.B0 to     R12C24B.F0 DD0/SLICE_201
ROUTE         2     0.009     R12C24B.F0 to    R12C24B.DI0 DD0/PS_DRV_3_N_217_1 (to SYS_CLK_TREE[5])
                  --------
                    2.005   (47.2% logic, 52.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.170ns delay DD0/CTR0/SLICE_130 to DD0/ROM1/screen_clean_0_0_0 (2.196ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.744     R10C24D.Q0 to *R_R13C24.ADA4 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    2.196   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.170ns delay SLICE_186 to DD0/SLICE_394 (1.896ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     1.444     R12C24C.Q0 to    R10C25D.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.896   (23.8% logic, 76.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.170ns delay SLICE_186 to DD0/SLICE_184 (1.896ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     1.444     R12C24C.Q0 to    R10C25C.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.896   (23.8% logic, 76.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.170ns delay SLICE_186 to DD0/SLICE_185 (1.896ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     1.444     R12C24C.Q0 to    R10C25A.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.896   (23.8% logic, 76.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.163ns delay DD0/CTR0/SLICE_130 to DD0/ROM2/screen_reverb_0_0_0 (2.189ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.737     R10C24D.Q0 to *R_R13C21.ADA4 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    2.189   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.162ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/SLICE_146 (1.996ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.049     R16C24B.Q1 to     R16C25D.B0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C25D.B0 to     R16C25D.F0 DD0/I2CC0/I2CM0/SLICE_146
ROUTE         1     0.000     R16C25D.F0 to    R16C25D.DI0 DD0/I2CC0/I2CM0/n2304 (to SYS_CLK_TREE[5])
                  --------
                    1.996   (47.4% logic, 52.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.162ns delay DD0/I2CC0/I2CM0/SLICE_167 to SLICE_158 (1.996ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26A.CLK to     R17C26A.Q0 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2     1.049     R17C26A.Q0 to     R17C25B.D0 DD0/I2CC0/I2CM0/n869
CTOF_DEL    ---     0.495     R17C25B.D0 to     R17C25B.F0 SLICE_158
ROUTE         1     0.000     R17C25B.F0 to    R17C25B.DI0 DD0/I2CC0/I2CM0/SCL_EN_N_93 (to SYS_CLK_TREE[5])
                  --------
                    1.996   (47.4% logic, 52.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.160ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_141 (1.994ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     1.047     R16C24B.Q0 to     R17C24D.B0 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C24D.B0 to     R17C24D.F0 SLICE_141
ROUTE         1     0.000     R17C24D.F0 to    R17C24D.DI0 DD0/I2CC0/I2CM0/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    1.994   (47.5% logic, 52.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.155ns delay DD0/I2CC0/I2CM0/SLICE_142 to SLICE_155 (1.989ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5     1.042     R16C26C.Q0 to     R17C26D.B0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495     R17C26D.B0 to     R17C26D.F0 SLICE_155
ROUTE         1     0.000     R17C26D.F0 to    R17C26D.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    1.989   (47.6% logic, 52.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.154ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.988ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25C.CLK to     R16C25C.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5     1.041     R16C25C.Q0 to     R16C24C.B1 DD0/I2CC0/I2CM0/LOAD
CTOF_DEL    ---     0.495     R16C24C.B1 to     R16C24C.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F1 to    R16C24C.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.988   (47.6% logic, 52.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.154ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.988ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25C.CLK to     R16C25C.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5     1.041     R16C25C.Q0 to     R16C24C.B0 DD0/I2CC0/I2CM0/LOAD
CTOF_DEL    ---     0.495     R16C24C.B0 to     R16C24C.F0 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 DD0/I2CC0/I2CM0/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.988   (47.6% logic, 52.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.151ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (1.985ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5     1.038     R22C19D.Q1 to     R22C19B.B0 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495     R22C19B.B0 to     R22C19B.F0 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F0 to    R22C19B.DI0 I2SS/n28 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.985   (47.7% logic, 52.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.147ns delay DD0/I2CC0/I2CM0/SLICE_142 to SLICE_136 (1.981ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5     1.034     R16C26C.Q0 to     R16C25A.B0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495     R16C25A.B0 to     R16C25A.F0 SLICE_136
ROUTE         1     0.000     R16C25A.F0 to    R16C25A.DI0 DD0/I2CC0/I2CM0/BUSY_N_89 (to SYS_CLK_TREE[5])
                  --------
                    1.981   (47.8% logic, 52.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.145ns delay I2SS/SLICE_256 to I2SS/SLICE_256 (1.979ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4     1.032     R22C19B.Q0 to     R22C19B.B1 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495     R22C19B.B1 to     R22C19B.F1 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.979   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.144ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_170 (1.978ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3     1.022     R14C27A.Q1 to     R14C26C.B0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495     R14C26C.B0 to     R14C26C.F0 DD0/I2CC0/SLICE_170
ROUTE         2     0.009     R14C26C.F0 to    R14C26C.DI0 DD0/I2CC0/PULSE_EOF (to SYS_CLK_TREE[5])
                  --------
                    1.978   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.142ns delay SLICE_136 to SLICE_171 (1.976ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25A.CLK to     R16C25A.Q0 SLICE_136 (from SYS_CLK_TREE[5])
ROUTE         2     1.029     R16C25A.Q0 to     R14C25C.D0 DD0/I2CC0/BUSY_I2CM
CTOF_DEL    ---     0.495     R14C25C.D0 to     R14C25C.F0 SLICE_171
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    1.976   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.141ns delay DD0/SLICE_203 to DD0/SLICE_202 (1.975ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4     1.028     R15C25D.Q0 to     R15C24A.B1 DD0/n582
CTOF_DEL    ---     0.495     R15C24A.B1 to     R15C24A.F1 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F1 to    R15C24A.DI1 DD0/n1364 (to SYS_CLK_TREE[5])
                  --------
                    1.975   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.141ns delay DD0/SLICE_203 to SLICE_198 (1.975ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4     1.028     R15C25D.Q0 to     R15C24C.B0 DD0/n582
CTOF_DEL    ---     0.495     R15C24C.B0 to     R15C24C.F0 SLICE_198
ROUTE         1     0.000     R15C24C.F0 to    R15C24C.DI0 DD0/RUN_I2CC_N_241 (to SYS_CLK_TREE[5])
                  --------
                    1.975   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DRV_RUN" 

Report:    2.141ns delay SLICE_133 to SLICE_207 (1.975ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5     1.028     R14C22D.Q1 to     R14C21A.B0 FX_DIR
CTOF_DEL    ---     0.495     R14C21A.B0 to     R14C21A.F0 SLICE_207
ROUTE         1     0.000     R14C21A.F0 to    R14C21A.DI0 FX_MODE_2_N_18_0 (to DRV_RUN)
                  --------
                    1.975   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DRV_RUN" 

Report:    2.141ns delay SLICE_133 to SLICE_207 (1.975ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q1 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         5     1.028     R14C22D.Q1 to     R14C21A.B1 FX_DIR
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 SLICE_207
ROUTE         1     0.000     R14C21A.F1 to    R14C21A.DI1 FX_MODE_2_N_18_1 (to DRV_RUN)
                  --------
                    1.975   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.141ns delay SLICE_73 to DAC0/I2CM1/CT0/SLICE_68 (1.975ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21B.CLK to     R18C21B.Q0 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         3     1.028     R18C21B.Q0 to     R17C21B.B0 DAC0/I2CM1/D_IN_2
CTOF_DEL    ---     0.495     R17C21B.B0 to     R17C21B.F0 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F0 to    R17C21B.DI0 DAC0/I2CM1/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.975   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.141ns delay SLICE_73 to DAC0/I2CM1/CT0/SLICE_68 (1.975ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21B.CLK to     R18C21B.Q0 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         3     1.028     R18C21B.Q0 to     R17C21B.B1 DAC0/I2CM1/D_IN_2
CTOF_DEL    ---     0.495     R17C21B.B1 to     R17C21B.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F1 to    R17C21B.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.975   (47.9% logic, 52.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.140ns delay DD0/I2CC0/I2CM0/SLICE_389 to DD0/I2CC0/I2CM0/SLICE_388 (1.792ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q0 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     1.340     R18C25A.Q0 to     R18C24C.M1 DD0/I2CC0/I2CM0/n867 (to SYS_CLK_TREE[5])
                  --------
                    1.792   (25.2% logic, 74.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.136ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.970ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     1.023     R16C24C.Q0 to     R16C24B.B0 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C24B.B0 to     R16C24B.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F0 to    R16C24B.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.970   (48.1% logic, 51.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.134ns delay I2SS/SLICE_366 to I2SM/SLICE_405 (1.786ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C35A.CLK to     R21C35A.Q0 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2     1.334     R21C35A.Q0 to     R22C35C.M0 DATA_IN_R_T_1 (to DAC_LRCK_c_c)
                  --------
                    1.786   (25.3% logic, 74.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.130ns delay DD0/SLICE_203 to DD0/SLICE_203 (1.964ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q1 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         3     1.017     R15C25D.Q1 to     R15C25D.B0 DD0/n583
CTOF_DEL    ---     0.495     R15C25D.B0 to     R15C25D.F0 DD0/SLICE_203
ROUTE         1     0.000     R15C25D.F0 to    R15C25D.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    1.964   (48.2% logic, 51.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    2.130ns delay I2SS/SLICE_256 to I2SS/SLICE_257 (1.964ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4     1.017     R22C19B.Q0 to     R22C19C.B0 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495     R22C19C.B0 to     R22C19C.F0 I2SS/SLICE_257
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.964   (48.2% logic, 51.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.127ns delay DD0/SLICE_202 to DD0/SLICE_179 (1.961ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24A.CLK to     R15C24A.Q1 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         3     1.014     R15C24A.Q1 to     R15C25A.B0 DD0/n581
CTOF_DEL    ---     0.495     R15C25A.B0 to     R15C25A.F0 DD0/SLICE_179
ROUTE         1     0.000     R15C25A.F0 to    R15C25A.DI0 DD0/n4 (to SYS_CLK_TREE[5])
                  --------
                    1.961   (48.3% logic, 51.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.127ns delay SLICE_125 to SLICE_205 (1.961ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24B.CLK to     R15C24B.Q0 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         3     1.014     R15C24B.Q0 to     R15C23A.B0 DD0/BUSY_N_238
CTOF_DEL    ---     0.495     R15C23A.B0 to     R15C23A.F0 SLICE_205
ROUTE         1     0.000     R15C23A.F0 to    R15C23A.DI0 DD0/BUSY_N_237 (to SYS_CLK_TREE[5])
                  --------
                    1.961   (48.3% logic, 51.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    2.125ns delay DD0/CTR0/SLICE_128 to SLICE_126 (1.959ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     1.012     R11C24C.Q1 to     R12C24A.A0 DD0/CTR_DRV_1
CTOF_DEL    ---     0.495     R12C24A.A0 to     R12C24A.F0 SLICE_126
ROUTE         1     0.000     R12C24A.F0 to    R12C24A.DI0 DD0/CLK_GTA_N_244 (to SYS_CLK_TREE[5])
                  --------
                    1.959   (48.3% logic, 51.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.124ns delay DD0/SLICE_200 to DD0/SLICE_200 (1.958ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q1 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         3     1.011     R15C24D.Q1 to     R15C24D.B1 DD0/n576
CTOF_DEL    ---     0.495     R15C24D.B1 to     R15C24D.F1 DD0/SLICE_200
ROUTE         1     0.000     R15C24D.F1 to    R15C24D.DI1 DD0/n1297 (to SYS_CLK_TREE[5])
                  --------
                    1.958   (48.4% logic, 51.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.124ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_169 (1.958ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3     1.011     R14C27A.Q1 to     R14C27D.B0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.495     R14C27D.B0 to     R14C27D.F0 DD0/I2CC0/SLICE_169
ROUTE         1     0.000     R14C27D.F0 to    R14C27D.DI0 DD0/I2CC0/PULSE_LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.958   (48.4% logic, 51.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.121ns delay SLICE_153 to SLICE_144 (1.955ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24A.CLK to     R17C24A.Q0 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         3     1.008     R17C24A.Q0 to     R16C24D.B0 DD0/I2CC0/I2CM0/D_IN_2
CTOF_DEL    ---     0.495     R16C24D.B0 to     R16C24D.F0 SLICE_144
ROUTE         1     0.000     R16C24D.F0 to    R16C24D.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.955   (48.4% logic, 51.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.120ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_74 (1.954ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     0.781     R17C21D.Q0 to     R17C21C.C1 DAC0/I2CM1/CLOCK_CT_3
CTOOFX_DEL  ---     0.721     R17C21C.C1 to   R17C21C.OFX0 DAC0/I2CM1/SLICE_74
ROUTE         1     0.000   R17C21C.OFX0 to    R17C21C.DI0 DAC0/I2CM1/LOAD_N_92 (to SYS_CLK_TREE[5])
                  --------
                    1.954   (60.0% logic, 40.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.119ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to SLICE_141 (1.953ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     1.006     R16C24B.Q1 to     R17C24D.A0 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C24D.A0 to     R17C24D.F0 SLICE_141
ROUTE         1     0.000     R17C24D.F0 to    R17C24D.DI0 DD0/I2CC0/I2CM0/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    1.953   (48.5% logic, 51.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.116ns delay SLICE_171 to DD0/I2CC0/SLICE_178 (1.768ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.316     R14C25C.Q0 to     R14C27A.M0 DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.768   (25.6% logic, 74.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.114ns delay DD0/SLICE_185 to DD0/CTR0/SLICE_131 (1.948ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25A.CLK to     R10C25A.Q1 DD0/SLICE_185 (from SYS_CLK_TREE[5])
ROUTE         1     1.001     R10C25A.Q1 to     R10C24C.B1 DD0/LOAD_CTR_D_DRV_7
CTOF_DEL    ---     0.495     R10C24C.B1 to     R10C24C.F1 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F1 to    R10C24C.DI1 DD0/CTR0/n60 (to DD0/CTR_MCLK)
                  --------
                    1.948   (48.6% logic, 51.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.114ns delay DD0/SLICE_183 to DD0/CTR0/SLICE_130 (1.948ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24D.CLK to     R11C24D.Q0 DD0/SLICE_183 (from SYS_CLK_TREE[5])
ROUTE         1     1.001     R11C24D.Q0 to     R10C24D.B0 DD0/LOAD_CTR_D_DRV_4
CTOF_DEL    ---     0.495     R10C24D.B0 to     R10C24D.F0 DD0/CTR0/SLICE_130
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 DD0/CTR0/n63 (to DD0/CTR_MCLK)
                  --------
                    1.948   (48.6% logic, 51.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.110ns delay SLICE_298 to DAC0/I2CM1/SLICE_87 (1.762ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q0 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         3     1.310     R16C22A.Q0 to     R18C21D.M0 DAC0/I2CM1/n706 (to SYS_CLK_TREE[5])
                  --------
                    1.762   (25.7% logic, 74.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.108ns delay DD0/I2CC0/SLICE_174 to DD0/I2CC0/SLICE_170 (1.942ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C28C.CLK to     R14C28C.Q0 DD0/I2CC0/SLICE_174 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.986     R14C28C.Q0 to     R14C26C.A0 DD0/I2CC0/PULSE_EOF_NORMAL
CTOF_DEL    ---     0.495     R14C26C.A0 to     R14C26C.F0 DD0/I2CC0/SLICE_170
ROUTE         2     0.009     R14C26C.F0 to    R14C26C.DI0 DD0/I2CC0/PULSE_EOF (to SYS_CLK_TREE[5])
                  --------
                    1.942   (48.8% logic, 51.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.105ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_68 (1.939ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.992     R17C21B.Q0 to     R17C21B.A1 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C21B.A1 to     R17C21B.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F1 to    R17C21B.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.939   (48.8% logic, 51.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.105ns delay SLICE_69 to DAC0/I2CM1/CT0/SLICE_70 (1.939ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     0.992     R17C21A.Q0 to     R17C21D.A1 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C21D.A1 to     R17C21D.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F1 to    R17C21D.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.939   (48.8% logic, 51.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    2.104ns delay I2SS/SLICE_366 to I2SM/SLICE_409 (1.756ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C35A.CLK to     R21C35A.Q1 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2     1.304     R21C35A.Q1 to     R21C32B.M1 DATA_IN_R_T_0 (to DAC_LRCK_c_c)
                  --------
                    1.756   (25.7% logic, 74.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.102ns delay DD0/SLICE_200 to DD0/SLICE_200 (1.936ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q1 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         3     0.989     R15C24D.Q1 to     R15C24D.A0 DD0/n576
CTOF_DEL    ---     0.495     R15C24D.A0 to     R15C24D.F0 DD0/SLICE_200
ROUTE         1     0.000     R15C24D.F0 to    R15C24D.DI0 DD0/n1370 (to SYS_CLK_TREE[5])
                  --------
                    1.936   (48.9% logic, 51.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.102ns delay DD0/SLICE_200 to SLICE_198 (1.936ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q1 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         3     0.989     R15C24D.Q1 to     R15C24C.A0 DD0/n576
CTOF_DEL    ---     0.495     R15C24C.A0 to     R15C24C.F0 SLICE_198
ROUTE         1     0.000     R15C24C.F0 to    R15C24C.DI0 DD0/RUN_I2CC_N_241 (to SYS_CLK_TREE[5])
                  --------
                    1.936   (48.9% logic, 51.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    2.099ns delay I2SS/SLICE_255 to I2SS/SLICE_258 (1.933ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5     0.986     R22C19D.Q1 to     R22C19A.A0 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495     R22C19A.A0 to     R22C19A.F0 I2SS/SLICE_258
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    1.933   (49.0% logic, 51.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.099ns delay DAC0/I2CM1/SLICE_342 to SLICE_73 (1.933ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22B.CLK to     R18C22B.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3     0.977     R18C22B.Q1 to     R18C21B.A0 DAC0/I2CM1/n708
CTOF_DEL    ---     0.495     R18C21B.A0 to     R18C21B.F0 SLICE_73
ROUTE         2     0.009     R18C21B.F0 to    R18C21B.DI0 DAC0/I2CM1/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    1.933   (49.0% logic, 51.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.098ns delay SLICE_153 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.932ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24A.CLK to     R17C24A.Q0 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         3     0.985     R17C24A.Q0 to     R16C24C.A1 DD0/I2CC0/I2CM0/D_IN_2
CTOF_DEL    ---     0.495     R16C24C.A1 to     R16C24C.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F1 to    R16C24C.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.932   (49.0% logic, 51.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.098ns delay SLICE_153 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.932ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24A.CLK to     R17C24A.Q0 SLICE_153 (from SYS_CLK_TREE[5])
ROUTE         3     0.985     R17C24A.Q0 to     R16C24C.A0 DD0/I2CC0/I2CM0/D_IN_2
CTOF_DEL    ---     0.495     R16C24C.A0 to     R16C24C.F0 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 DD0/I2CC0/I2CM0/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.932   (49.0% logic, 51.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    2.097ns delay DD0/SLICE_400 to DD0/SLICE_401 (1.749ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22D.CLK to     R19C22D.Q0 DD0/SLICE_400 (from SYS_CLK_TREE[14])
ROUTE         1     1.297     R19C22D.Q0 to     R17C23A.M1 DD0/PON_DELAY_SR_13 (to SYS_CLK_TREE[14])
                  --------
                    1.749   (25.8% logic, 74.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.097ns delay DAC0/SLICE_108 to DAC0/SLICE_109 (1.749ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C16B.CLK to     R18C16B.Q0 DAC0/SLICE_108 (from SYS_CLK_TREE[5])
ROUTE         1     1.297     R18C16B.Q0 to     R18C19A.M1 DAC0/RST_WAIT_SR_40 (to SYS_CLK_TREE[5])
                  --------
                    1.749   (25.8% logic, 74.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.097ns delay SLICE_125 to ADC0/SLICE_40 (1.749ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24B.CLK to     R15C24B.Q1 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         1     1.297     R15C24B.Q1 to     R15C21A.M1 ADC0/RST_WAIT_SR_3 (to SYS_CLK_TREE[5])
                  --------
                    1.749   (25.8% logic, 74.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.097ns delay SLICE_158 to SLICE_171 (1.749ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q1 SLICE_158 (from SYS_CLK_TREE[5])
ROUTE         1     1.297     R17C25B.Q1 to     R14C25C.M1 ADC0/RST_WAIT_SR_27 (to SYS_CLK_TREE[5])
                  --------
                    1.749   (25.8% logic, 74.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.093ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_110 (1.927ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22A.CLK to     R18C22A.Q0 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2     0.754     R18C22A.Q0 to     R18C22D.C0 DAC0/I2CM1/n709
CTOOFX_DEL  ---     0.721     R18C22D.C0 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    1.927   (60.9% logic, 39.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.093ns delay DD0/SLICE_203 to DD0/SLICE_179 (1.927ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q1 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         3     0.980     R15C25D.Q1 to     R15C25A.A0 DD0/n583
CTOF_DEL    ---     0.495     R15C25A.A0 to     R15C25A.F0 DD0/SLICE_179
ROUTE         1     0.000     R15C25A.F0 to    R15C25A.DI0 DD0/n4 (to SYS_CLK_TREE[5])
                  --------
                    1.927   (49.1% logic, 50.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    2.093ns delay SLICE_207 to SLICE_207 (1.927ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.980     R14C21A.Q1 to     R14C21A.A0 FX_MODE_1
CTOF_DEL    ---     0.495     R14C21A.A0 to     R14C21A.F0 SLICE_207
ROUTE         1     0.000     R14C21A.F0 to    R14C21A.DI0 FX_MODE_2_N_18_0 (to DRV_RUN)
                  --------
                    1.927   (49.1% logic, 50.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    2.090ns delay SLICE_207 to SLICE_208 (1.924ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     0.977     R14C21A.Q0 to     R14C20D.A0 FX_MODE_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_208
ROUTE         1     0.000     R14C20D.F0 to    R14C20D.DI0 FX_MODE_2_N_18_2 (to DRV_RUN)
                  --------
                    1.924   (49.2% logic, 50.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    2.087ns delay I2SM/SLICE_212 to I2SM/SLICE_213 (1.921ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24D.CLK to     R21C24D.Q0 I2SM/SLICE_212 (from I2SM/BCLK_SR)
ROUTE         2     0.974     R21C24D.Q0 to     R21C24A.A0 I2SM/BIT_CTR_4
CTOF_DEL    ---     0.495     R21C24A.A0 to     R21C24A.F0 I2SM/SLICE_213
ROUTE         1     0.000     R21C24A.F0 to    R21C24A.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    1.921   (49.3% logic, 50.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_4" 

Report:    2.083ns delay DAC0/I2CM1/SLICE_72 to DAC0/I2CM1/SLICE_110 (1.917ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C22C.CLK to     R17C22C.Q0 DAC0/I2CM1/SLICE_72 (from SYS_CLK_TREE[5])
ROUTE         1     0.744     R17C22C.Q0 to     R18C22D.C1 DAC0/I2CM1/DATA_BIT_R
CTOOFX_DEL  ---     0.721     R18C22D.C1 to   R18C22D.OFX0 DAC0/I2CM1/SLICE_110
ROUTE         1     0.000   R18C22D.OFX0 to    R18C22D.DI0 DAC0/I2CM1/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_4)
                  --------
                    1.917   (61.2% logic, 38.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    2.080ns delay DD0/SLICE_185 to DD0/CTR0/SLICE_132 (1.914ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25A.CLK to     R10C25A.Q0 DD0/SLICE_185 (from SYS_CLK_TREE[5])
ROUTE         1     0.967     R10C25A.Q0 to     R10C25B.A0 DD0/LOAD_CTR_D_DRV_8
CTOF_DEL    ---     0.495     R10C25B.A0 to     R10C25B.F0 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F0 to    R10C25B.DI0 DD0/CTR0/n59 (to DD0/CTR_MCLK)
                  --------
                    1.914   (49.5% logic, 50.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.077ns delay DD0/I2CC0/SLICE_176 to DD0/I2CC0/SLICE_169 (1.911ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C28A.CLK to     R14C28A.Q0 DD0/I2CC0/SLICE_176 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.964     R14C28A.Q0 to     R14C27D.A0 DD0/I2CC0/PULSE_LOAD_NORMAL
CTOF_DEL    ---     0.495     R14C27D.A0 to     R14C27D.F0 DD0/I2CC0/SLICE_169
ROUTE         1     0.000     R14C27D.F0 to    R14C27D.DI0 DD0/I2CC0/PULSE_LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.911   (49.6% logic, 50.4% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.059ns delay DD0/I2CC0/CTR0/SLICE_9 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.192ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29D.CLK to     R14C29D.Q0 DD0/I2CC0/CTR0/SLICE_9 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.740     R14C29D.Q0 to *R_R13C27.ADB8 DD0/I2CC0/CTR_BUF_5 (to SYS_CLK_TREE[5])
                  --------
                    2.192   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.059ns delay DD0/I2CC0/CTR0/SLICE_8 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.192ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C30A.CLK to     R14C30A.Q0 DD0/I2CC0/CTR0/SLICE_8 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.740     R14C30A.Q0 to *_R13C27.ADB10 DD0/I2CC0/CTR_BUF_7 (to SYS_CLK_TREE[5])
                  --------
                    2.192   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    2.059ns delay DD0/I2CC0/CTR0/SLICE_9 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.192ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29D.CLK to     R14C29D.Q1 DD0/I2CC0/CTR0/SLICE_9 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.740     R14C29D.Q1 to *R_R13C27.ADB9 DD0/I2CC0/CTR_BUF_6 (to SYS_CLK_TREE[5])
                  --------
                    2.192   (20.6% logic, 79.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    2.026ns delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/BUF0/ram_data_0_0_0 (2.144ns delay and -0.118ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q0 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         2     1.692     R14C27A.Q0 to *R_R13C27.OCEB DD0/I2CC0/READ_EN_BUF (to SYS_CLK_TREE[5])
                  --------
                    2.144   (21.1% logic, 78.9% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "SYS_CLK_TREE[5]_enable_2" 

Report:    1.984ns delay DD0/I2CC0/I2CM0/SLICE_146 to DD0/I2CC0/I2CM0/SLICE_204 (1.818ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25D.CLK to     R16C25D.Q0 DD0/I2CC0/I2CM0/SLICE_146 (from SYS_CLK_TREE[5])
ROUTE         1     0.645     R16C25D.Q0 to     R18C25C.D0 DD0/I2CC0/I2CM0/CMD_BIT_R
CTOOFX_DEL  ---     0.721     R18C25C.D0 to   R18C25C.OFX0 DD0/I2CC0/I2CM0/SLICE_204
ROUTE         1     0.000   R18C25C.OFX0 to    R18C25C.DI0 DD0/I2CC0/I2CM0/SDA_R_N_94 (to SYS_CLK_TREE[5]_enable_2)
                  --------
                    1.818   (64.5% logic, 35.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.933ns delay I2SS/SLICE_375 to I2SM/SLICE_224 (1.585ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C35A.CLK to     R22C35A.Q0 I2SS/SLICE_375 (from I2SS/BCLK_SR_R)
ROUTE         2     1.133     R22C35A.Q0 to     R21C36A.M1 DATA_IN_R_T_19 (to DAC_LRCK_c_c)
                  --------
                    1.585   (28.5% logic, 71.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.926ns delay DD0/SLICE_179 to DD0/I2CC0/SLICE_178 (1.578ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25A.CLK to     R15C25A.Q0 DD0/SLICE_179 (from SYS_CLK_TREE[5])
ROUTE         1     1.126     R15C25A.Q0 to     R14C27A.M1 DD0/INIT_I2CC (to SYS_CLK_TREE[5])
                  --------
                    1.578   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.915ns delay SLICE_205 to SLICE_126 (1.567ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23A.CLK to     R15C23A.Q1 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1     1.115     R15C23A.Q1 to     R12C24A.M1 ADC0/RST_WAIT_SR_17 (to SYS_CLK_TREE[5])
                  --------
                    1.567   (28.8% logic, 71.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.908ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.742ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.795     R16C24C.Q0 to     R16C24C.C1 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C24C.C1 to     R16C24C.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F1 to    R16C24C.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.742   (54.4% logic, 45.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.908ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.742ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.795     R16C24C.Q0 to     R16C24C.C0 DD0/I2CC0/I2CM0/CLOCK_CT_0
CTOF_DEL    ---     0.495     R16C24C.C0 to     R16C24C.F0 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F0 to    R16C24C.DI0 DD0/I2CC0/I2CM0/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.742   (54.4% logic, 45.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.905ns delay DD0/CTR0/SLICE_129 to SLICE_126 (1.739ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     0.792     R11C24A.Q0 to     R12C24A.C0 DD0/CTR_DRV_2
CTOF_DEL    ---     0.495     R12C24A.C0 to     R12C24A.F0 SLICE_126
ROUTE         1     0.000     R12C24A.F0 to    R12C24A.DI0 DD0/CLK_GTA_N_244 (to SYS_CLK_TREE[5])
                  --------
                    1.739   (54.5% logic, 45.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.905ns delay SLICE_144 to SLICE_141 (1.739ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     0.792     R16C24D.Q0 to     R17C24D.C0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C24D.C0 to     R17C24D.F0 SLICE_141
ROUTE         1     0.000     R17C24D.F0 to    R17C24D.DI0 DD0/I2CC0/I2CM0/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    1.739   (54.5% logic, 45.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.894ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/CT0/SLICE_70 (1.728ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     0.781     R17C21D.Q0 to     R17C21D.C1 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C21D.C1 to     R17C21D.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F1 to    R17C21D.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.728   (54.8% logic, 45.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.894ns delay SLICE_144 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.728ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     0.781     R16C24D.Q0 to     R16C24B.C1 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C24B.C1 to     R16C24B.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F1 to    R16C24B.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.728   (54.8% logic, 45.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.894ns delay SLICE_144 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.728ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     0.781     R16C24D.Q0 to     R16C24B.C0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C24B.C0 to     R16C24B.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F0 to    R16C24B.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.728   (54.8% logic, 45.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    1.888ns delay I2SS/SLICE_256 to I2SS/SLICE_258 (1.722ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4     0.775     R22C19B.Q0 to     R22C19A.C0 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495     R22C19A.C0 to     R22C19A.F0 I2SS/SLICE_258
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    1.722   (55.0% logic, 45.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.888ns delay SLICE_155 to SLICE_155 (1.722ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4     0.775     R17C26D.Q0 to     R17C26D.C0 DD0/I2CC0/I2CM0/LOAD_ADDR
CTOF_DEL    ---     0.495     R17C26D.C0 to     R17C26D.F0 SLICE_155
ROUTE         1     0.000     R17C26D.F0 to    R17C26D.DI0 DD0/I2CC0/I2CM0/n1313 (to SYS_CLK_TREE[5])
                  --------
                    1.722   (55.0% logic, 45.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    1.888ns delay SLICE_207 to SLICE_207 (1.722ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     0.775     R14C21A.Q0 to     R14C21A.C1 FX_MODE_0
CTOF_DEL    ---     0.495     R14C21A.C1 to     R14C21A.F1 SLICE_207
ROUTE         1     0.000     R14C21A.F1 to    R14C21A.DI1 FX_MODE_2_N_18_1 (to DRV_RUN)
                  --------
                    1.722   (55.0% logic, 45.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.886ns delay DD0/I2CC0/I2CM0/SLICE_167 to SLICE_166 (1.720ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26A.CLK to     R17C26A.Q0 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2     0.773     R17C26A.Q0 to     R17C25D.C0 DD0/I2CC0/I2CM0/n869
CTOF_DEL    ---     0.495     R17C25D.C0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    1.720   (55.1% logic, 44.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.885ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_68 (1.719ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.772     R17C21B.Q1 to     R17C21B.C1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C21B.C1 to     R17C21B.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F1 to    R17C21B.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.719   (55.1% logic, 44.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.885ns delay SLICE_69 to DAC0/I2CM1/CT0/SLICE_70 (1.719ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     0.772     R17C21A.Q0 to     R17C21D.C0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C21D.C0 to     R17C21D.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.719   (55.1% logic, 44.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.882ns delay DAC0/I2CM1/SLICE_74 to DAC0/I2CM1/CT0/SLICE_68 (1.716ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21C.CLK to     R17C21C.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4     0.769     R17C21C.Q0 to     R17C21B.C0 DAC0/I2CM1/LOAD
CTOF_DEL    ---     0.495     R17C21B.C0 to     R17C21B.F0 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F0 to    R17C21B.DI0 DAC0/I2CM1/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.716   (55.2% logic, 44.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SM/BCLK_SR" TO "DAC_BCK_c_c" 

Report:    1.882ns delay I2SM/SLICE_211 to I2SM/SLICE_213 (1.716ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C24B.CLK to     R21C24B.Q1 I2SM/SLICE_211 (from I2SM/BCLK_SR)
ROUTE         3     0.769     R21C24B.Q1 to     R21C24A.C0 I2SM/BIT_CTR_3
CTOF_DEL    ---     0.495     R21C24A.C0 to     R21C24A.F0 I2SM/SLICE_213
ROUTE         1     0.000     R21C24A.F0 to    R21C24A.DI0 I2SM/DATA_EMPTY_N_184 (to DAC_BCK_c_c)
                  --------
                    1.716   (55.2% logic, 44.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.882ns delay DAC0/I2CM1/SLICE_74 to SLICE_69 (1.716ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21C.CLK to     R17C21C.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4     0.769     R17C21C.Q0 to     R17C21A.C0 DAC0/I2CM1/LOAD
CTOF_DEL    ---     0.495     R17C21A.C0 to     R17C21A.F0 SLICE_69
ROUTE         1     0.000     R17C21A.F0 to    R17C21A.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.716   (55.2% logic, 44.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.879ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (1.713ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5     0.766     R22C19D.Q1 to     R22C19B.C1 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495     R22C19B.C1 to     R22C19B.F1 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.713   (55.3% logic, 44.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.879ns delay DAC0/SLICE_100 to DAC0/SLICE_101 (1.531ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C15B.CLK to     R22C15B.Q0 DAC0/SLICE_100 (from SYS_CLK_TREE[5])
ROUTE         1     1.079     R22C15B.Q0 to     R19C15D.M1 DAC0/RST_WAIT_SR_24 (to SYS_CLK_TREE[5])
                  --------
                    1.531   (29.5% logic, 70.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.876ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_67 (1.710ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     0.763     R17C21D.Q0 to     R17C22A.C0 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C22A.C0 to     R17C22A.F0 SLICE_67
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 DAC0/I2CM1/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    1.710   (55.4% logic, 44.6% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "DAC_BCK_c_c_derived_5" 

Report:    1.874ns delay I2SS/SLICE_258 to I2SS/SLICE_256 (1.141ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19A.CLK to     R22C19A.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4     0.689     R22C19A.Q0 to    R22C19B.LSR I2SS/BIT_CTR_RST_N (to DAC_BCK_c_c_derived_5)
                  --------
                    1.141   (39.6% logic, 60.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "DAC_BCK_c_c_derived_5" 

Report:    1.874ns delay I2SS/SLICE_258 to I2SS/SLICE_257 (1.141ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19A.CLK to     R22C19A.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4     0.689     R22C19A.Q0 to    R22C19C.LSR I2SS/BIT_CTR_RST_N (to DAC_BCK_c_c_derived_5)
                  --------
                    1.141   (39.6% logic, 60.4% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c" TO "DAC_BCK_c_c_derived_5" 

Report:    1.874ns delay I2SS/SLICE_258 to I2SS/SLICE_255 (1.141ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19A.CLK to     R22C19A.Q0 I2SS/SLICE_258 (from DAC_BCK_c_c)
ROUTE         4     0.689     R22C19A.Q0 to    R22C19D.LSR I2SS/BIT_CTR_RST_N (to DAC_BCK_c_c_derived_5)
                  --------
                    1.141   (39.6% logic, 60.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.873ns delay SLICE_125 to DD0/SLICE_202 (1.707ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24B.CLK to     R15C24B.Q0 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         3     0.760     R15C24B.Q0 to     R15C24A.C0 DD0/BUSY_N_238
CTOF_DEL    ---     0.495     R15C24A.C0 to     R15C24A.F0 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    1.707   (55.5% logic, 44.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC0/DAC_DGOOD" TO "SYS_CLK_TREE[5]" 

Report:    1.867ns delay DAC0/SLICE_86 to DAC0/I2CM1/SLICE_85 (1.701ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20C.CLK to     R18C20C.Q0 DAC0/SLICE_86 (from DAC0/DAC_DGOOD)
ROUTE         2     0.754     R18C20C.Q0 to     R18C20A.C0 DAC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495     R18C20A.C0 to     R18C20A.F0 DAC0/I2CM1/SLICE_85
ROUTE         1     0.000     R18C20A.F0 to    R18C20A.DI0 DAC0/I2CM1/n1263 (to SYS_CLK_TREE[5])
                  --------
                    1.701   (55.7% logic, 44.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    1.860ns delay DD0/SLICE_182 to DD0/CTR0/SLICE_129 (1.694ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24B.CLK to     R11C24B.Q0 DD0/SLICE_182 (from SYS_CLK_TREE[5])
ROUTE         1     0.747     R11C24B.Q0 to     R11C24A.C0 DD0/LOAD_CTR_D_DRV_2
CTOF_DEL    ---     0.495     R11C24A.C0 to     R11C24A.F0 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F0 to    R11C24A.DI0 DD0/CTR0/n65 (to DD0/CTR_MCLK)
                  --------
                    1.694   (55.9% logic, 44.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    1.857ns delay DD0/SLICE_184 to DD0/CTR0/SLICE_131 (1.691ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25C.CLK to     R10C25C.Q0 DD0/SLICE_184 (from SYS_CLK_TREE[5])
ROUTE         1     0.744     R10C25C.Q0 to     R10C24C.C0 DD0/LOAD_CTR_D_DRV_6
CTOF_DEL    ---     0.495     R10C24C.C0 to     R10C24C.F0 DD0/CTR0/SLICE_131
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 DD0/CTR0/n61 (to DD0/CTR_MCLK)
                  --------
                    1.691   (56.0% logic, 44.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.850ns delay SLICE_171 to DD0/I2CC0/SLICE_170 (1.576ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.124     R14C25C.Q0 to    R14C26C.LSR DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.576   (28.7% logic, 71.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.849ns delay DD0/SLICE_397 to DD0/SLICE_398 (1.501ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C22B.CLK to     R21C22B.Q0 DD0/SLICE_397 (from SYS_CLK_TREE[14])
ROUTE         1     1.049     R21C22B.Q0 to     R19C22C.M1 DD0/PON_DELAY_SR_7 (to SYS_CLK_TREE[14])
                  --------
                    1.501   (30.1% logic, 69.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.849ns delay SLICE_171 to SLICE_180 (1.501ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q1 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE         1     1.049     R14C25C.Q1 to     R12C25B.M1 ADC0/RST_WAIT_SR_28 (to SYS_CLK_TREE[5])
                  --------
                    1.501   (30.1% logic, 69.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.849ns delay SLICE_404 to SLICE_133 (1.501ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_404 (from SYS_CLK_TREE[5])
ROUTE         1     1.049     R15C22B.Q0 to     R14C22D.M1 BTN_RIGHT_OUT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.501   (30.1% logic, 69.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.839ns delay SLICE_171 to DD0/I2CC0/SLICE_260 (1.491ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.039     R14C25C.Q0 to     R14C26D.M1 DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.491   (30.3% logic, 69.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.836ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_71 (1.562ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.110     R17C21D.Q0 to    R17C22D.LSR DAC0/I2CM1/CLOCK_CT_3 (to SYS_CLK_TREE[5])
                  --------
                    1.562   (28.9% logic, 71.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.836ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/SLICE_72 (1.562ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     1.110     R17C21D.Q0 to    R17C22C.LSR DAC0/I2CM1/CLOCK_CT_3 (to SYS_CLK_TREE[5])
                  --------
                    1.562   (28.9% logic, 71.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.829ns delay SLICE_186 to DD0/SLICE_183 (1.555ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     1.103     R12C24C.Q0 to    R11C24D.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.555   (29.1% logic, 70.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.829ns delay SLICE_186 to DD0/SLICE_182 (1.555ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     1.103     R12C24C.Q0 to    R11C24B.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.555   (29.1% logic, 70.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.821ns delay SLICE_171 to DD0/I2CC0/SLICE_169 (1.547ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.095     R14C25C.Q0 to    R14C27D.LSR DD0/I2CC0/PS_FRAME (to SYS_CLK_TREE[5])
                  --------
                    1.547   (29.2% logic, 70.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.820ns delay SLICE_298 to DAC0/I2CM1/SLICE_343 (1.472ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22A.CLK to     R16C22A.Q1 SLICE_298 (from SYS_CLK_TREE[5])
ROUTE         4     1.020     R16C22A.Q1 to     R18C22A.M1 DAC0/I2CM1/n711 (to SYS_CLK_TREE[5])
                  --------
                    1.472   (30.7% logic, 69.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.819ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_201 (1.471ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q0 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        21     1.019     R11C24C.Q0 to     R12C24B.M1 DD0/CTR_DRV_0 (to SYS_CLK_TREE[5])
                  --------
                    1.471   (30.7% logic, 69.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.814ns delay DD0/SLICE_402 to DD0/SLICE_197 (1.466ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q0 DD0/SLICE_402 (from SYS_CLK_TREE[14])
ROUTE         1     1.014     R16C24A.Q0 to     R14C25A.M1 DD0/PON_DELAY_SR_17 (to SYS_CLK_TREE[14])
                  --------
                    1.466   (30.8% logic, 69.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.808ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_87 (1.534ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22B.CLK to     R18C22B.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3     1.082     R18C22B.Q1 to    R18C21D.LSR DAC0/I2CM1/n708 (to SYS_CLK_TREE[5])
                  --------
                    1.534   (29.5% logic, 70.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.808ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.534ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25C.CLK to     R16C25C.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5     1.082     R16C25C.Q0 to    R16C24B.LSR DD0/I2CC0/I2CM0/LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.534   (29.5% logic, 70.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.808ns delay DAC0/I2CM1/SLICE_76 to DAC0/I2CM1/SLICE_85 (1.534ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20C.CLK to     R17C20C.Q0 DAC0/I2CM1/SLICE_76 (from SYS_CLK_TREE[5])
ROUTE         3     1.082     R17C20C.Q0 to    R18C20A.LSR DAC0/I2CM1/n703 (to SYS_CLK_TREE[5])
                  --------
                    1.534   (29.5% logic, 70.5% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "SYS_CLK_TREE[5]" 

Report:    1.804ns delay SLICE_208 to DD0/SLICE_135 (1.456ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     1.004     R14C20D.Q0 to     R14C22A.M0 FX_MODE_2 (to SYS_CLK_TREE[5])
                  --------
                    1.456   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.803ns delay I2SS/SLICE_255 to I2SS/SLICE_255 (1.637ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6     0.690     R22C19D.Q0 to     R22C19D.D1 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495     R22C19D.D1 to     R22C19D.F1 I2SS/SLICE_255
ROUTE         1     0.000     R22C19D.F1 to    R22C19D.DI1 I2SS/n29 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.637   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.803ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (1.637ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6     0.690     R22C19D.Q0 to     R22C19B.D0 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495     R22C19B.D0 to     R22C19B.F0 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F0 to    R22C19B.DI0 I2SS/n28 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.637   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.803ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_185 (1.455ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     1.003     R10C24C.Q1 to     R10C25A.M1 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.455   (31.1% logic, 68.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.803ns delay I2SS/SLICE_255 to I2SS/SLICE_256 (1.637ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6     0.690     R22C19D.Q0 to     R22C19B.D1 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495     R22C19B.D1 to     R22C19B.F1 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.637   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC_BCK_c_c_derived_5" TO "DAC_BCK_c_c" 

Report:    1.803ns delay I2SS/SLICE_255 to I2SS/SLICE_258 (1.637ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6     0.690     R22C19D.Q0 to     R22C19A.D0 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495     R22C19A.D0 to     R22C19A.F0 I2SS/SLICE_258
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 I2SS/DATA_FULL_N_116 (to DAC_BCK_c_c)
                  --------
                    1.637   (57.8% logic, 42.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.803ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_184 (1.455ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q1 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     1.003     R10C24D.Q1 to     R10C25C.M1 DD0/CTR_DRV_5 (to SYS_CLK_TREE[5])
                  --------
                    1.455   (31.1% logic, 68.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.801ns delay SLICE_69 to DAC0/I2CM1/SLICE_71 (1.635ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     0.688     R17C21A.Q0 to     R17C22D.D0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C22D.D0 to     R17C22D.F0 DAC0/I2CM1/SLICE_71
ROUTE         1     0.000     R17C22D.F0 to    R17C22D.DI0 DAC0/I2CM1/n6_adj_304 (to SYS_CLK_TREE[5])
                  --------
                    1.635   (57.9% logic, 42.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.799ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_164 (1.451ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q0 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2     0.999     R18C24C.Q0 to     R18C25D.M0 DD0/I2CC0/I2CM0/n865 (to SYS_CLK_TREE[5])
                  --------
                    1.451   (31.2% logic, 68.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.797ns delay DD0/I2CC0/I2CM0/SLICE_154 to DD0/I2CC0/I2CM0/SLICE_387 (1.449ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25C.CLK to     R16C25C.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5     0.997     R16C25C.Q0 to     R16C26B.M1 DD0/I2CC0/I2CM0/LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.449   (31.2% logic, 68.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/I2CM0/LOAD_ADDR" TO "SYS_CLK_TREE[5]" 

Report:    1.795ns delay DD0/I2CC0/SLICE_147 to DD0/I2CC0/I2CM0/SLICE_146 (1.521ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26A.CLK to     R16C26A.Q0 DD0/I2CC0/SLICE_147 (from DD0/I2CC0/I2CM0/LOAD_ADDR)
ROUTE         1     1.069     R16C26A.Q0 to    R16C25D.LSR DD0/I2CC0/I2CM0/CMD_BYTE_R_1 (to SYS_CLK_TREE[5])
                  --------
                    1.521   (29.7% logic, 70.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.794ns delay SLICE_69 to SLICE_69 (1.628ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q0 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         8     0.681     R17C21A.Q0 to     R17C21A.A0 DAC0/I2CM1/CLOCK_CT_2
CTOF_DEL    ---     0.495     R17C21A.A0 to     R17C21A.F0 SLICE_69
ROUTE         1     0.000     R17C21A.F0 to    R17C21A.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.628   (58.2% logic, 41.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.793ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_68 (1.627ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q0 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.680     R17C21B.Q0 to     R17C21B.D0 DAC0/I2CM1/CLOCK_CT_0
CTOF_DEL    ---     0.495     R17C21B.D0 to     R17C21B.F0 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F0 to    R17C21B.DI0 DAC0/I2CM1/CT0/n37 (to SYS_CLK_TREE[5])
                  --------
                    1.627   (58.2% logic, 41.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.791ns delay I2SS/SLICE_371 to I2SM/SLICE_410 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C32C.CLK to     R22C32C.Q1 I2SS/SLICE_371 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R22C32C.Q1 to     R23C32A.M1 DATA_IN_R_T_10 (to DAC_LRCK_c_c)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.791ns delay I2SS/SLICE_123 to I2SM/SLICE_406 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C36B.CLK to     R21C36B.Q1 I2SS/SLICE_123 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R21C36B.Q1 to     R21C35D.M1 DATA_IN_R_T_2 (to DAC_LRCK_c_c)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.791ns delay I2SS/SLICE_371 to I2SM/SLICE_410 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C32C.CLK to     R22C32C.Q0 I2SS/SLICE_371 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R22C32C.Q0 to     R23C32A.M0 DATA_IN_R_T_11 (to DAC_LRCK_c_c)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.791ns delay I2SS/SLICE_367 to I2SM/SLICE_406 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C36C.CLK to     R21C36C.Q0 I2SS/SLICE_367 (from I2SS/BCLK_SR_R)
ROUTE         2     0.991     R21C36C.Q0 to     R21C35D.M0 DATA_IN_R_T_3 (to DAC_LRCK_c_c)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.791ns delay DAC0/I2CM1/SLICE_342 to SLICE_298 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22B.CLK to     R18C22B.Q0 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         2     0.991     R18C22B.Q0 to     R16C22A.M0 DAC0/I2CM1/n707 (to SYS_CLK_TREE[5])
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.791ns delay SLICE_16 to SLICE_17 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23A.CLK to     R10C23A.Q1 SLICE_16 (from SYS_CLK_TREE[14])
ROUTE         2     0.991     R10C23A.Q1 to     R10C24B.M0 BTN1/IN_BUTTON_SR_13 (to SYS_CLK_TREE[14])
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.791ns delay SLICE_166 to DD0/I2CC0/I2CM0/SLICE_389 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25D.CLK to     R17C25D.Q0 SLICE_166 (from SYS_CLK_TREE[5])
ROUTE         2     0.991     R17C25D.Q0 to     R18C25A.M0 DD0/I2CC0/I2CM0/n868 (to SYS_CLK_TREE[5])
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.791ns delay SLICE_17 to SLICE_15 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24B.CLK to     R10C24B.Q1 SLICE_17 (from SYS_CLK_TREE[14])
ROUTE         2     0.991     R10C24B.Q1 to     R10C23B.M0 BTN1/IN_BUTTON_SR_15 (to SYS_CLK_TREE[14])
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.791ns delay SLICE_19 to SLICE_18 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23D.CLK to     R10C23D.Q1 SLICE_19 (from SYS_CLK_TREE[14])
ROUTE         2     0.991     R10C23D.Q1 to     R10C24A.M0 BTN1/IN_BUTTON_SR_3 (to SYS_CLK_TREE[14])
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.791ns delay SLICE_299 to SLICE_297 (1.443ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24B.CLK to     R17C24B.Q1 SLICE_299 (from SYS_CLK_TREE[14])
ROUTE         2     0.991     R17C24B.Q1 to     R17C22B.M0 BTN1/IN_BUTTON_SR_9 (to SYS_CLK_TREE[14])
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.788ns delay I2SS/SLICE_255 to I2SS/SLICE_255 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q1 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         5     0.675     R22C19D.Q1 to     R22C19D.A1 I2SS/BIT_CTR_1
CTOF_DEL    ---     0.495     R22C19D.A1 to     R22C19D.F1 I2SS/SLICE_255
ROUTE         1     0.000     R22C19D.F1 to    R22C19D.DI1 I2SS/n29 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.788ns delay DD0/I2CC0/I2CM0/SLICE_142 to DD0/I2CC0/I2CM0/SLICE_142 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26C.CLK to     R16C26C.Q0 DD0/I2CC0/I2CM0/SLICE_142 (from SYS_CLK_TREE[5])
ROUTE         5     0.675     R16C26C.Q0 to     R16C26C.A0 DD0/I2CC0/I2CM0/BUSY_N_90
CTOF_DEL    ---     0.495     R16C26C.A0 to     R16C26C.F0 DD0/I2CC0/I2CM0/SLICE_142
ROUTE         1     0.000     R16C26C.F0 to    R16C26C.DI0 DD0/I2CC0/I2CM0/n1310 (to SYS_CLK_TREE[5])
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.788ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/CT0/SLICE_70 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q0 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         7     0.675     R17C21D.Q0 to     R17C21D.A0 DAC0/I2CM1/CLOCK_CT_3
CTOF_DEL    ---     0.495     R17C21D.A0 to     R17C21D.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.788ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.675     R16C24B.Q0 to     R16C24B.A0 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C24B.A0 to     R16C24B.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F0 to    R16C24B.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.788ns delay SLICE_144 to SLICE_144 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q0 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE        11     0.675     R16C24D.Q0 to     R16C24D.A0 DD0/I2CC0/I2CM0/CLOCK_CT_2
CTOF_DEL    ---     0.495     R16C24D.A0 to     R16C24D.F0 SLICE_144
ROUTE         1     0.000     R16C24D.F0 to    R16C24D.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.788ns delay SLICE_171 to SLICE_171 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     0.675     R14C25C.Q0 to     R14C25C.A0 DD0/I2CC0/PS_FRAME
CTOF_DEL    ---     0.495     R14C25C.A0 to     R14C25C.F0 SLICE_171
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 DD0/I2CC0/PS_FRAME_N_255 (to SYS_CLK_TREE[5])
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.788ns delay SLICE_186 to SLICE_186 (1.622ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     0.675     R12C24C.Q0 to     R12C24C.A0 DD0/LOAD_CTR_D_DRV_9__N_208
CTOF_DEL    ---     0.495     R12C24C.A0 to     R12C24C.F0 SLICE_186
ROUTE         1     0.000     R12C24C.F0 to    R12C24C.DI0 DD0/n1299 (to SYS_CLK_TREE[5])
                  --------
                    1.622   (58.4% logic, 41.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay DAC0/SLICE_350 to DAC0/SLICE_351 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13D.CLK to     R21C13D.Q0 DAC0/SLICE_350 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R21C13D.Q0 to     R21C14B.M1 DAC0/RST_WAIT_SR_13 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay ADC0/SLICE_318 to ADC0/SLICE_319 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25B.CLK to     R15C25B.Q0 ADC0/SLICE_318 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R15C25B.Q0 to     R15C23C.M1 ADC0/RST_WAIT_SR_35 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay DAC0/SLICE_91 to DAC0/SLICE_92 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C14A.CLK to     R18C14A.Q0 DAC0/SLICE_91 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R18C14A.Q0 to     R19C14D.M1 DAC0/RST_WAIT_SR_6 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay ADC0/SLICE_24 to SLICE_63 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21C.CLK to     R15C21C.Q0 ADC0/SLICE_24 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R15C21C.Q0 to     R15C22D.M1 ADC0/RST_WAIT_SR_8 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay DAC0/SLICE_98 to DAC0/SLICE_99 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15B.CLK to     R21C15B.Q0 DAC0/SLICE_98 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R21C15B.Q0 to     R22C15C.M1 DAC0/RST_WAIT_SR_20 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay ADC0/SLICE_320 to ADC0/SLICE_40 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23B.CLK to     R15C23B.Q0 ADC0/SLICE_320 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R15C23B.Q0 to     R15C21A.M0 ADC0/RST_WAIT_SR_39 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay DAC0/SLICE_348 to DAC0/SLICE_349 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C14D.CLK to     R21C14D.Q0 DAC0/SLICE_348 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R21C14D.Q0 to     R21C13B.M1 DAC0/RST_WAIT_SR_9 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay DAC0/SLICE_108 to DAC0/SLICE_91 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C16B.CLK to     R18C16B.Q1 DAC0/SLICE_108 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R18C16B.Q1 to     R18C14A.M1 DAC0/RST_WAIT_SR_4 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay ADC0/SLICE_20 to SLICE_141 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24B.CLK to     R18C24B.Q1 ADC0/SLICE_20 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R18C24B.Q1 to     R17C24D.M1 ADC0/RST_WAIT_SR_1 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_141 to SLICE_125 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24D.CLK to     R17C24D.Q1 SLICE_141 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R17C24D.Q1 to     R15C24B.M1 ADC0/RST_WAIT_SR_2 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_144 to SLICE_153 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24D.CLK to     R16C24D.Q1 SLICE_144 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R16C24D.Q1 to     R17C24A.M1 ADC0/RST_WAIT_SR_21 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_155 to SLICE_166 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q1 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R17C26D.Q1 to     R17C25D.M1 ADC0/RST_WAIT_SR_24 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_161 to SLICE_155 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q1 SLICE_161 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R17C25A.Q1 to     R17C26D.M1 ADC0/RST_WAIT_SR_23 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_180 to SLICE_186 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C25B.CLK to     R12C25B.Q1 SLICE_180 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R12C25B.Q1 to     R12C24C.M1 ADC0/RST_WAIT_SR_29 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_63 to SLICE_67 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22D.CLK to     R15C22D.Q1 SLICE_63 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R15C22D.Q1 to     R17C22A.M1 ADC0/RST_WAIT_SR_9 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_67 to SLICE_69 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C22A.CLK to     R17C22A.Q1 SLICE_67 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R17C22A.Q1 to     R17C21A.M1 ADC0/RST_WAIT_SR_10 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_69 to SLICE_73 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21A.CLK to     R17C21A.Q1 SLICE_69 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R17C21A.Q1 to     R18C21B.M1 ADC0/RST_WAIT_SR_11 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.784ns delay SLICE_78 to SLICE_84 (1.436ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20B.CLK to     R18C20B.Q1 SLICE_78 (from SYS_CLK_TREE[5])
ROUTE         1     0.984     R18C20B.Q1 to     R17C20A.M1 ADC0/RST_WAIT_SR_13 (to SYS_CLK_TREE[5])
                  --------
                    1.436   (31.5% logic, 68.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.782ns delay DD0/SLICE_203 to DD0/SLICE_203 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4     0.669     R15C25D.Q0 to     R15C25D.A0 DD0/n582
CTOF_DEL    ---     0.495     R15C25D.A0 to     R15C25D.F0 DD0/SLICE_203
ROUTE         1     0.000     R15C25D.F0 to    R15C25D.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.782ns delay I2SS/SLICE_256 to I2SS/SLICE_256 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q0 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         4     0.669     R22C19B.Q0 to     R22C19B.A0 I2SS/BIT_CTR_2
CTOF_DEL    ---     0.495     R22C19B.A0 to     R22C19B.F0 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F0 to    R22C19B.DI0 I2SS/n28 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.782ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         6     0.669     R16C24B.Q1 to     R16C24B.A1 DD0/I2CC0/I2CM0/CLOCK_CT_4
CTOF_DEL    ---     0.495     R16C24B.A1 to     R16C24B.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F1 to    R16C24B.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.782ns delay I2SS/SLICE_256 to I2SS/SLICE_256 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q1 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         3     0.669     R22C19B.Q1 to     R22C19B.A1 I2SS/BIT_CTR_3
CTOF_DEL    ---     0.495     R22C19B.A1 to     R22C19B.F1 I2SS/SLICE_256
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 I2SS/n27 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.782ns delay DD0/SLICE_203 to DD0/SLICE_203 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q1 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         3     0.669     R15C25D.Q1 to     R15C25D.A1 DD0/n583
CTOF_DEL    ---     0.495     R15C25D.A1 to     R15C25D.F1 DD0/SLICE_203
ROUTE         1     0.000     R15C25D.F1 to    R15C25D.DI1 DD0/n1306 (to SYS_CLK_TREE[5])
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.782ns delay DD0/SLICE_202 to DD0/SLICE_202 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24A.CLK to     R15C24A.Q1 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         3     0.669     R15C24A.Q1 to     R15C24A.A1 DD0/n581
CTOF_DEL    ---     0.495     R15C24A.A1 to     R15C24A.F1 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F1 to    R15C24A.DI1 DD0/n1364 (to SYS_CLK_TREE[5])
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.782ns delay SLICE_125 to SLICE_125 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24B.CLK to     R15C24B.Q0 SLICE_125 (from SYS_CLK_TREE[5])
ROUTE         3     0.669     R15C24B.Q0 to     R15C24B.A0 DD0/BUSY_N_238
CTOF_DEL    ---     0.495     R15C24B.A0 to     R15C24B.F0 SLICE_125
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.782ns delay SLICE_84 to SLICE_84 (1.616ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         3     0.669     R17C20A.Q0 to     R17C20A.A0 DAC0/I2CM1/n714
CTOF_DEL    ---     0.495     R17C20A.A0 to     R17C20A.F0 SLICE_84
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    1.616   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.781ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.615ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.668     R16C24C.Q1 to     R16C24B.D0 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C24B.D0 to     R16C24B.F0 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F0 to    R16C24B.DI0 DD0/I2CC0/I2CM0/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.615   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.781ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DD0/I2CC0/I2CM0/CT0/SLICE_143 (1.615ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.668     R16C24C.Q1 to     R16C24C.D1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R16C24C.D1 to     R16C24C.F1 DD0/I2CC0/I2CM0/CT0/SLICE_143
ROUTE         1     0.000     R16C24C.F1 to    R16C24C.DI1 DD0/I2CC0/I2CM0/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.615   (58.6% logic, 41.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.779ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC0/I2CM1/CT0/SLICE_70 (1.613ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     0.666     R17C21B.Q1 to     R17C21D.D0 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C21D.D0 to     R17C21D.F0 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 DAC0/I2CM1/CT0/n27 (to SYS_CLK_TREE[5])
                  --------
                    1.613   (58.7% logic, 41.3% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.779ns delay DD0/CTR0/SLICE_131 to DD0/ROM1/screen_clean_0_0_0 (1.805ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     1.353     R10C24C.Q1 to *R_R13C24.ADA7 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.805   (25.0% logic, 75.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.778ns delay DAC0/I2CM1/CT0/SLICE_70 to SLICE_67 (1.612ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     0.665     R17C21D.Q1 to     R17C22A.D0 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C22A.D0 to     R17C22A.F0 SLICE_67
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 DAC0/I2CM1/ADDR_BIT_R_N_95 (to SYS_CLK_TREE[5])
                  --------
                    1.612   (58.7% logic, 41.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    1.778ns delay SLICE_208 to SLICE_207 (1.612ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.665     R14C20D.Q0 to     R14C21A.D1 FX_MODE_2
CTOF_DEL    ---     0.495     R14C21A.D1 to     R14C21A.F1 SLICE_207
ROUTE         1     0.000     R14C21A.F1 to    R14C21A.DI1 FX_MODE_2_N_18_1 (to DRV_RUN)
                  --------
                    1.612   (58.7% logic, 41.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    1.778ns delay SLICE_208 to SLICE_207 (1.612ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_208 (from DRV_RUN)
ROUTE         4     0.665     R14C20D.Q0 to     R14C21A.D0 FX_MODE_2
CTOF_DEL    ---     0.495     R14C21A.D0 to     R14C21A.F0 SLICE_207
ROUTE         1     0.000     R14C21A.F0 to    R14C21A.DI0 FX_MODE_2_N_18_0 (to DRV_RUN)
                  --------
                    1.612   (58.7% logic, 41.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.776ns delay DAC0/I2CM1/SLICE_85 to DAC0/I2CM1/SLICE_85 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20A.CLK to     R18C20A.Q0 DAC0/I2CM1/SLICE_85 (from SYS_CLK_TREE[5])
ROUTE         4     0.663     R18C20A.Q0 to     R18C20A.A0 DAC0/I2CM1/n715
CTOF_DEL    ---     0.495     R18C20A.A0 to     R18C20A.F0 DAC0/I2CM1/SLICE_85
ROUTE         1     0.000     R18C20A.F0 to    R18C20A.DI0 DAC0/I2CM1/n1263 (to SYS_CLK_TREE[5])
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.776ns delay I2SS/SLICE_255 to I2SS/SLICE_255 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19D.CLK to     R22C19D.Q0 I2SS/SLICE_255 (from DAC_BCK_c_c_derived_5)
ROUTE         6     0.663     R22C19D.Q0 to     R22C19D.A0 I2SS/BIT_CTR_0
CTOF_DEL    ---     0.495     R22C19D.A0 to     R22C19D.F0 I2SS/SLICE_255
ROUTE         1     0.000     R22C19D.F0 to    R22C19D.DI0 I2SS/n30 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.776ns delay I2SS/SLICE_257 to I2SS/SLICE_257 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19C.CLK to     R22C19C.Q0 I2SS/SLICE_257 (from DAC_BCK_c_c_derived_5)
ROUTE         2     0.663     R22C19C.Q0 to     R22C19C.A0 I2SS/BIT_CTR_4
CTOF_DEL    ---     0.495     R22C19C.A0 to     R22C19C.F0 I2SS/SLICE_257
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.776ns delay DD0/I2CC0/I2CM0/SLICE_154 to SLICE_144 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25C.CLK to     R16C25C.Q0 DD0/I2CC0/I2CM0/SLICE_154 (from SYS_CLK_TREE[5])
ROUTE         5     0.663     R16C25C.Q0 to     R16C24D.D0 DD0/I2CC0/I2CM0/LOAD
CTOF_DEL    ---     0.495     R16C24D.D0 to     R16C24D.F0 SLICE_144
ROUTE         1     0.000     R16C24D.F0 to    R16C24D.DI0 DD0/I2CC0/I2CM0/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.776ns delay SLICE_161 to SLICE_161 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q0 SLICE_161 (from SYS_CLK_TREE[5])
ROUTE         2     0.663     R17C25A.Q0 to     R17C25A.A0 DD0/I2CC0/I2CM0/n861
CTOF_DEL    ---     0.495     R17C25A.A0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.776ns delay SLICE_166 to SLICE_166 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25D.CLK to     R17C25D.Q0 SLICE_166 (from SYS_CLK_TREE[5])
ROUTE         2     0.663     R17C25D.Q0 to     R17C25D.A0 DD0/I2CC0/I2CM0/n868
CTOF_DEL    ---     0.495     R17C25D.A0 to     R17C25D.F0 SLICE_166
ROUTE         1     0.000     R17C25D.F0 to    R17C25D.DI0 DD0/I2CC0/I2CM0/n1317 (to SYS_CLK_TREE[5])
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.776ns delay SLICE_78 to SLICE_78 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20B.CLK to     R18C20B.Q0 SLICE_78 (from SYS_CLK_TREE[5])
ROUTE         2     0.663     R18C20B.Q0 to     R18C20B.A0 DAC0/I2CM1/n705
CTOF_DEL    ---     0.495     R18C20B.A0 to     R18C20B.F0 SLICE_78
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 DAC0/I2CM1/n1238 (to SYS_CLK_TREE[5])
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.776ns delay SLICE_82 to SLICE_82 (1.610ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q0 SLICE_82 (from SYS_CLK_TREE[5])
ROUTE         2     0.663     R17C20B.Q0 to     R17C20B.A0 DAC0/I2CM1/n712
CTOF_DEL    ---     0.495     R17C20B.A0 to     R17C20B.F0 SLICE_82
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 DAC0/I2CM1/n1258 (to SYS_CLK_TREE[5])
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[14]" TO "SYS_CLK_TREE[5]" 

Report:    1.772ns delay DD0/SLICE_197 to DD0/SLICE_203 (1.606ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25A.CLK to     R14C25A.Q0 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         3     0.659     R14C25A.Q0 to     R15C25D.D0 DD0/PS_DRV_3_N_233_0
CTOF_DEL    ---     0.495     R15C25D.D0 to     R15C25D.F0 DD0/SLICE_203
ROUTE         1     0.000     R15C25D.F0 to    R15C25D.DI0 DD0/n1305 (to SYS_CLK_TREE[5])
                  --------
                    1.606   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[14]" TO "SYS_CLK_TREE[5]" 

Report:    1.772ns delay DD0/SLICE_197 to DD0/SLICE_203 (1.606ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25A.CLK to     R14C25A.Q0 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         3     0.659     R14C25A.Q0 to     R15C25D.D1 DD0/PS_DRV_3_N_233_0
CTOF_DEL    ---     0.495     R15C25D.D1 to     R15C25D.F1 DD0/SLICE_203
ROUTE         1     0.000     R15C25D.F1 to    R15C25D.DI1 DD0/n1306 (to SYS_CLK_TREE[5])
                  --------
                    1.606   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.772ns delay DD0/CTR0/SLICE_131 to DD0/ROM2/screen_reverb_0_0_0 (1.798ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q1 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     1.346     R10C24C.Q1 to *R_R13C21.ADA7 DD0/CTR_DRV_7 (to SYS_CLK_TREE[5])
                  --------
                    1.798   (25.1% logic, 74.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.770ns delay DD0/I2CC0/I2CM0/SLICE_389 to SLICE_161 (1.604ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25A.CLK to     R18C25A.Q1 DD0/I2CC0/I2CM0/SLICE_389 (from SYS_CLK_TREE[5])
ROUTE         4     0.657     R18C25A.Q1 to     R17C25A.D0 DD0/I2CC0/I2CM0/n862
CTOF_DEL    ---     0.495     R17C25A.D0 to     R17C25A.F0 SLICE_161
ROUTE         1     0.000     R17C25A.F0 to    R17C25A.DI0 DD0/I2CC0/I2CM0/n1331 (to SYS_CLK_TREE[5])
                  --------
                    1.604   (59.0% logic, 41.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.769ns delay SLICE_186 to SLICE_180 (1.603ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     0.656     R12C24C.Q0 to     R12C25B.D0 DD0/LOAD_CTR_D_DRV_9__N_208
CTOF_DEL    ---     0.495     R12C25B.D0 to     R12C25B.F0 SLICE_180
ROUTE         1     0.000     R12C25B.F0 to    R12C25B.DI0 DD0/LOAD_CTR_D_DRV_9__N_240 (to SYS_CLK_TREE[5])
                  --------
                    1.603   (59.1% logic, 40.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.767ns delay DD0/I2CC0/SLICE_173 to DD0/I2CC0/SLICE_170 (1.601ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C28D.CLK to     R14C28D.Q0 DD0/I2CC0/SLICE_173 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.645     R14C28D.Q0 to     R14C26C.D0 DD0/I2CC0/PULSE_EOF_INIT
CTOF_DEL    ---     0.495     R14C26C.D0 to     R14C26C.F0 DD0/I2CC0/SLICE_170
ROUTE         2     0.009     R14C26C.F0 to    R14C26C.DI0 DD0/I2CC0/PULSE_EOF (to SYS_CLK_TREE[5])
                  --------
                    1.601   (59.2% logic, 40.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.765ns delay DD0/I2CC0/SLICE_260 to DD0/I2CC0/I2CM0/SLICE_142 (1.599ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q1 DD0/I2CC0/SLICE_260 (from SYS_CLK_TREE[5])
ROUTE         2     0.652     R14C26D.Q1 to     R16C26C.D0 DD0/I2CC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495     R16C26C.D0 to     R16C26C.F0 DD0/I2CC0/I2CM0/SLICE_142
ROUTE         1     0.000     R16C26C.F0 to    R16C26C.DI0 DD0/I2CC0/I2CM0/n1310 (to SYS_CLK_TREE[5])
                  --------
                    1.599   (59.2% logic, 40.8% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.764ns delay ADC0/SLICE_41 to ADC0/SLICE_111 (1.416ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q0 ADC0/SLICE_41 (from SYS_CLK_TREE[5])
ROUTE         1     0.964     R15C21D.Q0 to     R14C20A.M1 ADC0/RST_WAIT_SR_42 (to SYS_CLK_TREE[5])
                  --------
                    1.416   (31.9% logic, 68.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DRV_RUN" 

Report:    1.763ns delay SLICE_207 to SLICE_208 (1.597ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 SLICE_207 (from DRV_RUN)
ROUTE         4     0.650     R14C21A.Q1 to     R14C20D.D0 FX_MODE_1
CTOF_DEL    ---     0.495     R14C20D.D0 to     R14C20D.F0 SLICE_208
ROUTE         1     0.000     R14C20D.F0 to    R14C20D.DI0 FX_MODE_2_N_18_2 (to DRV_RUN)
                  --------
                    1.597   (59.3% logic, 40.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.763ns delay SLICE_73 to SLICE_69 (1.597ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21B.CLK to     R18C21B.Q0 SLICE_73 (from SYS_CLK_TREE[5])
ROUTE         3     0.650     R18C21B.Q0 to     R17C21A.D0 DAC0/I2CM1/D_IN_2
CTOF_DEL    ---     0.495     R17C21A.D0 to     R17C21A.F0 SLICE_69
ROUTE         1     0.000     R17C21A.F0 to    R17C21A.DI0 DAC0/I2CM1/CT0/n35 (to SYS_CLK_TREE[5])
                  --------
                    1.597   (59.3% logic, 40.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.761ns delay DAC0/I2CM1/SLICE_74 to DAC0/I2CM1/CT0/SLICE_68 (1.595ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21C.CLK to     R17C21C.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4     0.648     R17C21C.Q0 to     R17C21B.D1 DAC0/I2CM1/LOAD
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 DAC0/I2CM1/CT0/SLICE_68
ROUTE         1     0.000     R17C21B.F1 to    R17C21B.DI1 DAC0/I2CM1/CT0/n36 (to SYS_CLK_TREE[5])
                  --------
                    1.595   (59.4% logic, 40.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.758ns delay DD0/I2CC0/I2CM0/CT0/SLICE_145 to DD0/I2CC0/I2CM0/CT0/SLICE_145 (1.592ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24B.CLK to     R16C24B.Q0 DD0/I2CC0/I2CM0/CT0/SLICE_145 (from SYS_CLK_TREE[5])
ROUTE         8     0.645     R16C24B.Q0 to     R16C24B.D1 DD0/I2CC0/I2CM0/CLOCK_CT_3
CTOF_DEL    ---     0.495     R16C24B.D1 to     R16C24B.F1 DD0/I2CC0/I2CM0/CT0/SLICE_145
ROUTE         1     0.000     R16C24B.F1 to    R16C24B.DI1 DD0/I2CC0/I2CM0/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.592   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.754ns delay DD0/SLICE_200 to DD0/SLICE_200 (1.588ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         2     0.641     R15C24D.Q0 to     R15C24D.D0 DD0/n575
CTOF_DEL    ---     0.495     R15C24D.D0 to     R15C24D.F0 DD0/SLICE_200
ROUTE         1     0.000     R15C24D.F0 to    R15C24D.DI0 DD0/n1370 (to SYS_CLK_TREE[5])
                  --------
                    1.588   (59.6% logic, 40.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.754ns delay DD0/SLICE_200 to SLICE_125 (1.588ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 DD0/SLICE_200 (from SYS_CLK_TREE[5])
ROUTE         2     0.641     R15C24D.Q0 to     R15C24B.D0 DD0/n575
CTOF_DEL    ---     0.495     R15C24B.D0 to     R15C24B.F0 SLICE_125
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    1.588   (59.6% logic, 40.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.752ns delay DD0/SLICE_202 to DD0/SLICE_202 (1.586ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24A.CLK to     R15C24A.Q1 DD0/SLICE_202 (from SYS_CLK_TREE[5])
ROUTE         3     0.639     R15C24A.Q1 to     R15C24A.D0 DD0/n581
CTOF_DEL    ---     0.495     R15C24A.D0 to     R15C24A.F0 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    1.586   (59.7% logic, 40.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "DAC_BCK_c_c_derived_5" 

Report:    1.752ns delay I2SS/SLICE_256 to I2SS/SLICE_257 (1.586ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C19B.CLK to     R22C19B.Q1 I2SS/SLICE_256 (from DAC_BCK_c_c_derived_5)
ROUTE         3     0.639     R22C19B.Q1 to     R22C19C.D0 I2SS/BIT_CTR_3
CTOF_DEL    ---     0.495     R22C19C.D0 to     R22C19C.F0 I2SS/SLICE_257
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 I2SS/n26 (to DAC_BCK_c_c_derived_5)
                  --------
                    1.586   (59.7% logic, 40.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.752ns delay DD0/I2CC0/I2CM0/SLICE_388 to SLICE_153 (1.586ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q1 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2     0.630     R18C24C.Q1 to     R17C24A.D0 DD0/I2CC0/I2CM0/n866
CTOF_DEL    ---     0.495     R17C24A.D0 to     R17C24A.F0 SLICE_153
ROUTE         2     0.009     R17C24A.F0 to    R17C24A.DI0 DD0/I2CC0/I2CM0/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    1.586   (59.7% logic, 40.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.752ns delay DAC0/I2CM1/SLICE_343 to SLICE_73 (1.586ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22A.CLK to     R18C22A.Q1 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2     0.630     R18C22A.Q1 to     R18C21B.D0 DAC0/I2CM1/n710
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 SLICE_73
ROUTE         2     0.009     R18C21B.F0 to    R18C21B.DI0 DAC0/I2CM1/D_IN_4_N_32_2 (to SYS_CLK_TREE[5])
                  --------
                    1.586   (59.7% logic, 40.3% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.746ns delay DAC0/I2CM1/CT0/SLICE_70 to DAC0/I2CM1/CT0/SLICE_70 (1.580ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21D.CLK to     R17C21D.Q1 DAC0/I2CM1/CT0/SLICE_70 (from SYS_CLK_TREE[5])
ROUTE         6     0.633     R17C21D.Q1 to     R17C21D.D1 DAC0/I2CM1/CLOCK_CT_4
CTOF_DEL    ---     0.495     R17C21D.D1 to     R17C21D.F1 DAC0/I2CM1/CT0/SLICE_70
ROUTE         1     0.000     R17C21D.F1 to    R17C21D.DI1 DAC0/I2CM1/CT0/n26 (to SYS_CLK_TREE[5])
                  --------
                    1.580   (59.9% logic, 40.1% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DAC0/DAC_DGOOD" TO "SYS_CLK_TREE[5]" 

Report:    1.743ns delay DAC0/SLICE_86 to SLICE_84 (1.577ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20C.CLK to     R18C20C.Q0 DAC0/SLICE_86 (from DAC0/DAC_DGOOD)
ROUTE         2     0.630     R18C20C.Q0 to     R17C20A.D0 DAC0/PS_I2CM_3_N_85_0
CTOF_DEL    ---     0.495     R17C20A.D0 to     R17C20A.F0 SLICE_84
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 DAC0/I2CM1/n1262 (to SYS_CLK_TREE[5])
                  --------
                    1.577   (60.1% logic, 39.9% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    1.739ns delay DD0/SLICE_394 to DD0/CTR0/SLICE_132 (1.573ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25D.CLK to     R10C25D.Q0 DD0/SLICE_394 (from SYS_CLK_TREE[5])
ROUTE         1     0.626     R10C25D.Q0 to     R10C25B.D1 DD0/LOAD_CTR_D_DRV_9
CTOF_DEL    ---     0.495     R10C25B.D1 to     R10C25B.F1 DD0/CTR0/SLICE_132
ROUTE         1     0.000     R10C25B.F1 to    R10C25B.DI1 DD0/CTR0/n58 (to DD0/CTR_MCLK)
                  --------
                    1.573   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    1.739ns delay DD0/SLICE_183 to DD0/CTR0/SLICE_129 (1.573ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24D.CLK to     R11C24D.Q1 DD0/SLICE_183 (from SYS_CLK_TREE[5])
ROUTE         1     0.626     R11C24D.Q1 to     R11C24A.D1 DD0/LOAD_CTR_D_DRV_3
CTOF_DEL    ---     0.495     R11C24A.D1 to     R11C24A.F1 DD0/CTR0/SLICE_129
ROUTE         1     0.000     R11C24A.F1 to    R11C24A.DI1 DD0/CTR0/n64 (to DD0/CTR_MCLK)
                  --------
                    1.573   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    1.739ns delay DD0/SLICE_182 to DD0/CTR0/SLICE_128 (1.573ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24B.CLK to     R11C24B.Q1 DD0/SLICE_182 (from SYS_CLK_TREE[5])
ROUTE         1     0.626     R11C24B.Q1 to     R11C24C.D1 DD0/LOAD_CTR_D_DRV_1
CTOF_DEL    ---     0.495     R11C24C.D1 to     R11C24C.F1 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F1 to    R11C24C.DI1 DD0/CTR0/n66 (to DD0/CTR_MCLK)
                  --------
                    1.573   (60.2% logic, 39.8% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "SYS_CLK_TREE[5]" TO "DD0/CTR_MCLK" 

Report:    1.736ns delay DD0/SLICE_201 to DD0/CTR0/SLICE_128 (1.570ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24B.CLK to     R12C24B.Q1 DD0/SLICE_201 (from SYS_CLK_TREE[5])
ROUTE         1     0.623     R12C24B.Q1 to     R11C24C.D0 DD0/LOAD_CTR_D_DRV_0
CTOF_DEL    ---     0.495     R11C24C.D0 to     R11C24C.F0 DD0/CTR0/SLICE_128
ROUTE         1     0.000     R11C24C.F0 to    R11C24C.DI0 DD0/CTR0/n67 (to DD0/CTR_MCLK)
                  --------
                    1.570   (60.3% logic, 39.7% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.736ns delay DD0/I2CC0/SLICE_175 to DD0/I2CC0/SLICE_169 (1.570ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C28B.CLK to     R14C28B.Q0 DD0/I2CC0/SLICE_175 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.623     R14C28B.Q0 to     R14C27D.D0 DD0/I2CC0/PULSE_LOAD_INIT
CTOF_DEL    ---     0.495     R14C27D.D0 to     R14C27D.F0 DD0/I2CC0/SLICE_169
ROUTE         1     0.000     R14C27D.F0 to    R14C27D.DI0 DD0/I2CC0/PULSE_LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.570   (60.3% logic, 39.7% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.707ns delay SLICE_82 to SLICE_298 (1.359ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q0 SLICE_82 (from SYS_CLK_TREE[5])
ROUTE         2     0.907     R17C20B.Q0 to     R16C22A.M1 DAC0/I2CM1/n712 (to SYS_CLK_TREE[5])
                  --------
                    1.359   (33.3% logic, 66.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.700ns delay DD0/SLICE_401 to DD0/SLICE_402 (1.352ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C23A.CLK to     R17C23A.Q0 DD0/SLICE_401 (from SYS_CLK_TREE[14])
ROUTE         1     0.900     R17C23A.Q0 to     R16C24A.M1 DD0/PON_DELAY_SR_15 (to SYS_CLK_TREE[14])
                  --------
                    1.352   (33.4% logic, 66.6% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.700ns delay DAC0/SLICE_345 to DAC0/SLICE_108 (1.352ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15C.CLK to     R19C15C.Q0 DAC0/SLICE_345 (from SYS_CLK_TREE[5])
ROUTE         1     0.900     R19C15C.Q0 to     R18C16B.M1 DAC0/RST_WAIT_SR_3 (to SYS_CLK_TREE[5])
                  --------
                    1.352   (33.4% logic, 66.6% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.662ns delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.795ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29C.CLK to     R14C29C.Q1 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.343     R14C29C.Q1 to *R_R13C27.ADB7 DD0/I2CC0/CTR_BUF_4 (to SYS_CLK_TREE[5])
                  --------
                    1.795   (25.2% logic, 74.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.662ns delay DD0/I2CC0/CTR0/SLICE_10 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.795ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C30B.CLK to     R14C30B.Q0 DD0/I2CC0/CTR0/SLICE_10 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.343     R14C30B.Q0 to *_R13C27.ADB12 DD0/I2CC0/CTR_BUF_9 (to SYS_CLK_TREE[5])
                  --------
                    1.795   (25.2% logic, 74.8% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.639ns delay DD0/CTR0/SLICE_129 to DD0/ROM1/screen_clean_0_0_0 (1.665ns delay and -0.026ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     1.213     R11C24A.Q1 to *R_R13C24.ADA3 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.665   (27.1% logic, 72.9% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.578ns delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.711ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29B.CLK to     R14C29B.Q1 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.259     R14C29B.Q1 to *R_R13C27.ADB5 DD0/I2CC0/CTR_BUF_2 (to SYS_CLK_TREE[5])
                  --------
                    1.711   (26.4% logic, 73.6% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.578ns delay DD0/I2CC0/CTR0/SLICE_13 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.711ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29A.CLK to     R14C29A.Q1 DD0/I2CC0/CTR0/SLICE_13 (from DD0/I2CC0/READY_I2CM)
ROUTE         5     1.259     R14C29A.Q1 to *R_R13C27.ADB3 DD0/I2CC0/CTR_BUF_0 (to SYS_CLK_TREE[5])
                  --------
                    1.711   (26.4% logic, 73.6% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.578ns delay DD0/I2CC0/CTR0/SLICE_12 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.711ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29B.CLK to     R14C29B.Q0 DD0/I2CC0/CTR0/SLICE_12 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.259     R14C29B.Q0 to *R_R13C27.ADB4 DD0/I2CC0/CTR_BUF_1 (to SYS_CLK_TREE[5])
                  --------
                    1.711   (26.4% logic, 73.6% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/I2CC0/READY_I2CM" TO "SYS_CLK_TREE[5]" 

Report:    1.513ns delay DD0/I2CC0/CTR0/SLICE_11 to DD0/I2CC0/BUF0/ram_data_0_0_0 (1.646ns delay and -0.133ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C29C.CLK to     R14C29C.Q0 DD0/I2CC0/CTR0/SLICE_11 (from DD0/I2CC0/READY_I2CM)
ROUTE         4     1.194     R14C29C.Q0 to *R_R13C27.ADB6 DD0/I2CC0/CTR_BUF_3 (to SYS_CLK_TREE[5])
                  --------
                    1.646   (27.5% logic, 72.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.452ns delay DAC0/SLICE_92 to DAC0/SLICE_348 (1.104ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C14D.CLK to     R19C14D.Q0 DAC0/SLICE_92 (from SYS_CLK_TREE[5])
ROUTE         1     0.652     R19C14D.Q0 to     R21C14D.M0 DAC0/RST_WAIT_SR_8 (to SYS_CLK_TREE[5])
                  --------
                    1.104   (40.9% logic, 59.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.413ns delay SLICE_186 to DD0/SLICE_201 (1.139ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     0.687     R12C24C.Q0 to    R12C24B.LSR DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.139   (39.7% logic, 60.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.407ns delay DD0/CTR0/SLICE_130 to DD0/SLICE_183 (1.059ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24D.CLK to     R10C24D.Q0 DD0/CTR0/SLICE_130 (from DD0/CTR_MCLK)
ROUTE         7     0.607     R10C24D.Q0 to     R11C24D.M0 DD0/CTR_DRV_4 (to SYS_CLK_TREE[5])
                  --------
                    1.059   (42.7% logic, 57.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.402ns delay SLICE_186 to DD0/SLICE_199 (1.054ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C24C.CLK to     R12C24C.Q0 SLICE_186 (from SYS_CLK_TREE[5])
ROUTE         9     0.602     R12C24C.Q0 to     R12C24D.M0 DD0/LOAD_CTR_D_DRV_9__N_208 (to SYS_CLK_TREE[5])
                  --------
                    1.054   (42.9% logic, 57.1% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.401ns delay DAC0/I2CM1/SLICE_74 to DAC0/I2CM1/CT0/SLICE_70 (1.127ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21C.CLK to     R17C21C.Q0 DAC0/I2CM1/SLICE_74 (from SYS_CLK_TREE[5])
ROUTE         4     0.675     R17C21C.Q0 to    R17C21D.LSR DAC0/I2CM1/LOAD (to SYS_CLK_TREE[5])
                  --------
                    1.127   (40.1% logic, 59.9% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.400ns delay DD0/CTR0/SLICE_131 to DD0/SLICE_184 (1.052ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24C.CLK to     R10C24C.Q0 DD0/CTR0/SLICE_131 (from DD0/CTR_MCLK)
ROUTE         7     0.600     R10C24C.Q0 to     R10C25C.M0 DD0/CTR_DRV_6 (to SYS_CLK_TREE[5])
                  --------
                    1.052   (43.0% logic, 57.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.396ns delay SLICE_155 to DD0/I2CC0/I2CM0/SLICE_167 (1.048ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26D.CLK to     R17C26D.Q0 SLICE_155 (from SYS_CLK_TREE[5])
ROUTE         4     0.596     R17C26D.Q0 to     R17C26A.M0 DD0/I2CC0/I2CM0/LOAD_ADDR (to SYS_CLK_TREE[5])
                  --------
                    1.048   (43.1% logic, 56.9% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DRV_RUN" TO "SYS_CLK_TREE[5]" 

Report:    1.396ns delay SLICE_207 to DD0/SLICE_134 (1.048ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 SLICE_207 (from DRV_RUN)
ROUTE         4     0.596     R14C21A.Q0 to     R14C21D.M0 FX_MODE_0 (to SYS_CLK_TREE[5])
                  --------
                    1.048   (43.1% logic, 56.9% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.394ns delay SLICE_161 to DD0/I2CC0/I2CM0/SLICE_167 (1.046ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25A.CLK to     R17C25A.Q0 SLICE_161 (from SYS_CLK_TREE[5])
ROUTE         2     0.594     R17C25A.Q0 to     R17C26A.M1 DD0/I2CC0/I2CM0/n861 (to SYS_CLK_TREE[5])
                  --------
                    1.046   (43.2% logic, 56.8% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.392ns delay DD0/SLICE_203 to DD0/SLICE_179 (1.118ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25D.CLK to     R15C25D.Q0 DD0/SLICE_203 (from SYS_CLK_TREE[5])
ROUTE         4     0.666     R15C25D.Q0 to    R15C25A.LSR DD0/n582 (to SYS_CLK_TREE[5])
                  --------
                    1.118   (40.4% logic, 59.6% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.387ns delay DD0/SLICE_396 to DD0/SLICE_397 (1.039ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21B.CLK to     R21C21B.Q0 DD0/SLICE_396 (from SYS_CLK_TREE[14])
ROUTE         1     0.587     R21C21B.Q0 to     R21C22B.M1 DD0/PON_DELAY_SR_5 (to SYS_CLK_TREE[14])
                  --------
                    1.039   (43.5% logic, 56.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.387ns delay DAC0/SLICE_361 to DAC0/SLICE_362 (1.039ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C15D.CLK to     R18C15D.Q0 DAC0/SLICE_361 (from SYS_CLK_TREE[5])
ROUTE         1     0.587     R18C15D.Q0 to     R18C16D.M1 DAC0/RST_WAIT_SR_35 (to SYS_CLK_TREE[5])
                  --------
                    1.039   (43.5% logic, 56.5% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.387ns delay SLICE_133 to DD0/SLICE_134 (1.039ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q0 SLICE_133 (from SYS_CLK_TREE[5])
ROUTE         1     0.587     R14C22D.Q0 to     R14C21D.M1 DD0/DELAY_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.039   (43.5% logic, 56.5% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.383ns delay I2SS/SLICE_375 to I2SM/SLICE_405 (1.035ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C35A.CLK to     R22C35A.Q1 I2SS/SLICE_375 (from I2SS/BCLK_SR_R)
ROUTE         2     0.583     R22C35A.Q1 to     R22C35C.M1 DATA_IN_R_T_18 (to DAC_LRCK_c_c)
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.383ns delay I2SS/SLICE_369 to I2SM/SLICE_408 (1.035ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C33A.CLK to     R21C33A.Q1 I2SS/SLICE_369 (from I2SS/BCLK_SR_R)
ROUTE         2     0.583     R21C33A.Q1 to     R21C33C.M1 DATA_IN_R_T_6 (to DAC_LRCK_c_c)
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.383ns delay I2SS/SLICE_123 to I2SM/SLICE_224 (1.035ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C36B.CLK to     R21C36B.Q0 I2SS/SLICE_123 (from I2SS/BCLK_SR_R)
ROUTE         2     0.583     R21C36B.Q0 to     R21C36A.M0 DATA_IN_R_T_20 (to DAC_LRCK_c_c)
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.383ns delay BTN0/SLICE_301 to BTN0/SLICE_290 (1.035ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22C.CLK to     R11C22C.Q1 BTN0/SLICE_301 (from SYS_CLK_TREE[14])
ROUTE         2     0.583     R11C22C.Q1 to     R11C22B.M0 BTN0/IN_BUTTON_SR_11 (to SYS_CLK_TREE[14])
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.381ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_183 (1.033ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q1 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE         7     0.581     R11C24A.Q1 to     R11C24D.M1 DD0/CTR_DRV_3 (to SYS_CLK_TREE[5])
                  --------
                    1.033   (43.8% logic, 56.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.381ns delay DD0/CTR0/SLICE_128 to DD0/SLICE_182 (1.033ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24C.CLK to     R11C24C.Q1 DD0/CTR0/SLICE_128 (from DD0/CTR_MCLK)
ROUTE        37     0.581     R11C24C.Q1 to     R11C24B.M1 DD0/CTR_DRV_1 (to SYS_CLK_TREE[5])
                  --------
                    1.033   (43.8% logic, 56.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.381ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_185 (1.033ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q0 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     0.581     R10C25B.Q0 to     R10C25A.M0 DD0/CTR_DRV_8 (to SYS_CLK_TREE[5])
                  --------
                    1.033   (43.8% logic, 56.2% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.381ns delay DD0/CTR0/SLICE_129 to DD0/SLICE_182 (1.033ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C24A.CLK to     R11C24A.Q0 DD0/CTR0/SLICE_129 (from DD0/CTR_MCLK)
ROUTE        13     0.581     R11C24A.Q0 to     R11C24B.M0 DD0/CTR_DRV_2 (to SYS_CLK_TREE[5])
                  --------
                    1.033   (43.8% logic, 56.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.381ns delay DAC0/I2CM1/SLICE_342 to DAC0/I2CM1/SLICE_342 (1.033ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22B.CLK to     R18C22B.Q1 DAC0/I2CM1/SLICE_342 (from SYS_CLK_TREE[5])
ROUTE         3     0.581     R18C22B.Q1 to     R18C22B.M0 DAC0/I2CM1/n708 (to SYS_CLK_TREE[5])
                  --------
                    1.033   (43.8% logic, 56.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY PORT "ADC_LRCK" 

Report:    1.381ns delay SLICE_252 to SLICE_252 (1.033ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C23A.CLK to     R22C23A.Q0 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         4     0.581     R22C23A.Q0 to     R22C23A.M1 I2SM/READY_FLAG (to DAC_LRCK_c_c)
                  --------
                    1.033   (43.8% logic, 56.2% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.375ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_343 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22A.CLK to     R18C22A.Q1 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2     0.575     R18C22A.Q1 to     R18C22A.M0 DAC0/I2CM1/n710 (to SYS_CLK_TREE[5])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay BTN1/SLICE_52 to BTN1/SLICE_52 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24D.CLK to     R18C24D.Q0 BTN1/SLICE_52 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R18C24D.Q0 to     R18C24D.M1 BTN1/IN_BUTTON_SR_0 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay BTN0/SLICE_42 to BTN0/SLICE_42 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C21A.CLK to     R11C21A.Q0 BTN0/SLICE_42 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C21A.Q0 to     R11C21A.M1 BTN0/IN_BUTTON_SR_0 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_372 to I2SM/SLICE_411 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C32B.CLK to     R22C32B.Q0 I2SS/SLICE_372 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R22C32B.Q0 to     R22C32A.M0 DATA_IN_R_T_13 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_369 to I2SM/SLICE_408 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C33A.CLK to     R21C33A.Q0 I2SS/SLICE_369 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R21C33A.Q0 to     R21C33C.M0 DATA_IN_R_T_7 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay BTN0/SLICE_289 to BTN0/SLICE_288 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22D.CLK to     R11C22D.Q1 BTN0/SLICE_289 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C22D.Q1 to     R11C22A.M0 BTN0/IN_BUTTON_SR_15 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_368 to I2SM/SLICE_407 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34C.CLK to     R21C34C.Q1 I2SS/SLICE_368 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R21C34C.Q1 to     R21C34D.M1 DATA_IN_R_T_4 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "DD0/CTR_MCLK" TO "SYS_CLK_TREE[5]" 

Report:    1.375ns delay DD0/CTR0/SLICE_132 to DD0/SLICE_394 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 DD0/CTR0/SLICE_132 (from DD0/CTR_MCLK)
ROUTE         7     0.575     R10C25B.Q1 to     R10C25D.M0 DD0/CTR_DRV_9 (to SYS_CLK_TREE[5])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.375ns delay DD0/I2CC0/I2CM0/SLICE_167 to DD0/I2CC0/I2CM0/SLICE_159 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C26A.CLK to     R17C26A.Q1 DD0/I2CC0/I2CM0/SLICE_167 (from SYS_CLK_TREE[5])
ROUTE         2     0.575     R17C26A.Q1 to     R17C26B.M0 DD0/I2CC0/I2CM0/n860 (to SYS_CLK_TREE[5])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_367 to I2SM/SLICE_225 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C36C.CLK to     R21C36C.Q1 I2SS/SLICE_367 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R21C36C.Q1 to     R21C36D.M1 DATA_IN_R_T_21 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_374 to I2SM/SLICE_413 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C34A.CLK to     R22C34A.Q1 I2SS/SLICE_374 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R22C34A.Q1 to     R22C34D.M1 DATA_IN_R_T_16 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_370 to I2SM/SLICE_409 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 I2SS/SLICE_370 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R21C32A.Q0 to     R21C32B.M0 DATA_IN_R_T_9 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.375ns delay DAC0/I2CM1/SLICE_343 to DAC0/I2CM1/SLICE_342 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22A.CLK to     R18C22A.Q0 DAC0/I2CM1/SLICE_343 (from SYS_CLK_TREE[5])
ROUTE         2     0.575     R18C22A.Q0 to     R18C22B.M1 DAC0/I2CM1/n709 (to SYS_CLK_TREE[5])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.375ns delay DD0/I2CC0/I2CM0/SLICE_388 to DD0/I2CC0/I2CM0/SLICE_388 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q1 DD0/I2CC0/I2CM0/SLICE_388 (from SYS_CLK_TREE[5])
ROUTE         2     0.575     R18C24C.Q1 to     R18C24C.M0 DD0/I2CC0/I2CM0/n866 (to SYS_CLK_TREE[5])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay BTN0/SLICE_288 to BTN0/SLICE_288 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22A.CLK to     R11C22A.Q0 BTN0/SLICE_288 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C22A.Q0 to     R11C22A.M1 BTN0/IN_BUTTON_SR_16 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay BTN0/SLICE_290 to BTN0/SLICE_289 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22B.CLK to     R11C22B.Q1 BTN0/SLICE_290 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C22B.Q1 to     R11C22D.M0 BTN0/IN_BUTTON_SR_13 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_373 to I2SM/SLICE_412 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C33D.CLK to     R22C33D.Q0 I2SS/SLICE_373 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R22C33D.Q0 to     R22C33B.M0 DATA_IN_R_T_15 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_374 to I2SM/SLICE_413 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C34A.CLK to     R22C34A.Q0 I2SS/SLICE_374 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R22C34A.Q0 to     R22C34D.M0 DATA_IN_R_T_17 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay BTN0/SLICE_301 to BTN0/SLICE_301 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C22C.CLK to     R11C22C.Q0 BTN0/SLICE_301 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C22C.Q0 to     R11C22C.M1 BTN0/IN_BUTTON_SR_10 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_370 to I2SM/SLICE_218 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q1 I2SS/SLICE_370 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R21C32A.Q1 to     R21C32D.M0 DATA_IN_R_T_8 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_368 to I2SM/SLICE_407 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C34C.CLK to     R21C34C.Q0 I2SS/SLICE_368 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R21C34C.Q0 to     R21C34D.M0 DATA_IN_R_T_5 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "I2SS/BCLK_SR_R" TO "DAC_LRCK_c_c" 

Report:    1.375ns delay I2SS/SLICE_372 to I2SM/SLICE_411 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C32B.CLK to     R22C32B.Q1 I2SS/SLICE_372 (from I2SS/BCLK_SR_R)
ROUTE         2     0.575     R22C32B.Q1 to     R22C32A.M1 DATA_IN_R_T_12 (to DAC_LRCK_c_c)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_14 to SLICE_14 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23C.CLK to     R10C23C.Q0 SLICE_14 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C23C.Q0 to     R10C23C.M1 BTN1/IN_BUTTON_SR_18 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_15 to SLICE_14 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23B.CLK to     R10C23B.Q1 SLICE_15 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C23B.Q1 to     R10C23C.M0 BTN1/IN_BUTTON_SR_17 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_15 to SLICE_15 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23B.CLK to     R10C23B.Q0 SLICE_15 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C23B.Q0 to     R10C23B.M1 BTN1/IN_BUTTON_SR_16 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_16 to SLICE_16 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23A.CLK to     R10C23A.Q0 SLICE_16 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C23A.Q0 to     R10C23A.M1 BTN1/IN_BUTTON_SR_12 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_17 to SLICE_17 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24B.CLK to     R10C24B.Q0 SLICE_17 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C24B.Q0 to     R10C24B.M1 BTN1/IN_BUTTON_SR_14 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_18 to SLICE_18 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C24A.CLK to     R10C24A.Q0 SLICE_18 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C24A.Q0 to     R10C24A.M1 BTN1/IN_BUTTON_SR_4 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_19 to SLICE_19 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C23D.CLK to     R10C23D.Q0 SLICE_19 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R10C23D.Q0 to     R10C23D.M1 BTN1/IN_BUTTON_SR_2 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_291 to SLICE_291 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24C.CLK to     R17C24C.Q0 SLICE_291 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R17C24C.Q0 to     R17C24C.M1 BTN1/IN_BUTTON_SR_6 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_291 to SLICE_299 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24C.CLK to     R17C24C.Q1 SLICE_291 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R17C24C.Q1 to     R17C24B.M0 BTN1/IN_BUTTON_SR_7 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_292 to SLICE_292 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23A.CLK to     R11C23A.Q0 SLICE_292 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C23A.Q0 to     R11C23A.M1 BTN0/IN_BUTTON_SR_6 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_293 to SLICE_292 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23B.CLK to     R11C23B.Q1 SLICE_293 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C23B.Q1 to     R11C23A.M0 BTN0/IN_BUTTON_SR_5 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_293 to SLICE_293 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23B.CLK to     R11C23B.Q0 SLICE_293 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C23B.Q0 to     R11C23B.M1 BTN0/IN_BUTTON_SR_4 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_294 to SLICE_293 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q1 SLICE_294 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C23C.Q1 to     R11C23B.M0 BTN0/IN_BUTTON_SR_3 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_294 to SLICE_294 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_294 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R11C23C.Q0 to     R11C23C.M1 BTN0/IN_BUTTON_SR_2 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_295 to SLICE_295 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C22B.CLK to     R16C22B.Q0 SLICE_295 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R16C22B.Q0 to     R16C22B.M1 BTN0/IN_BUTTON_SR_8 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_297 to SLICE_297 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C22B.CLK to     R17C22B.Q0 SLICE_297 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R17C22B.Q0 to     R17C22B.M1 BTN1/IN_BUTTON_SR_10 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.375ns delay SLICE_299 to SLICE_299 (1.027ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C24B.CLK to     R17C24B.Q0 SLICE_299 (from SYS_CLK_TREE[14])
ROUTE         2     0.575     R17C24B.Q0 to     R17C24B.M1 BTN1/IN_BUTTON_SR_8 (to SYS_CLK_TREE[14])
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_362 to DAC0/SLICE_363 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C16D.CLK to     R18C16D.Q0 DAC0/SLICE_362 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C16D.Q0 to     R18C16A.M1 DAC0/RST_WAIT_SR_37 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_23 to ADC0/SLICE_24 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21B.CLK to     R15C21B.Q0 ADC0/SLICE_23 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C21B.Q0 to     R15C21C.M1 ADC0/RST_WAIT_SR_6 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_109 to DAC0/SLICE_109 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19A.CLK to     R18C19A.Q1 DAC0/SLICE_109 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C19A.Q1 to     R18C19A.M0 DAC0/RST_WAIT_SR_41 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_101 to DAC0/SLICE_101 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15D.CLK to     R19C15D.Q1 DAC0/SLICE_101 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R19C15D.Q1 to     R19C15D.M0 DAC0/RST_WAIT_SR_25 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_111 to ADC0/SLICE_111 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q1 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R14C20A.Q1 to     R14C20A.M0 ADC0/RST_WAIT_SR_43 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_397 to DD0/SLICE_397 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C22B.CLK to     R21C22B.Q1 DD0/SLICE_397 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R21C22B.Q1 to     R21C22B.M0 DD0/PON_DELAY_SR_6 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_399 to DD0/SLICE_400 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22A.CLK to     R19C22A.Q0 DD0/SLICE_399 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R19C22A.Q0 to     R19C22D.M1 DD0/PON_DELAY_SR_11 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_197 to DD0/SLICE_197 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25A.CLK to     R14C25A.Q1 DD0/SLICE_197 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R14C25A.Q1 to     R14C25A.M0 DD0/PON_DELAY_SR_18 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_318 to ADC0/SLICE_318 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25B.CLK to     R15C25B.Q1 ADC0/SLICE_318 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C25B.Q1 to     R15C25B.M0 ADC0/RST_WAIT_SR_34 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_102 to DAC0/SLICE_102 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15A.CLK to     R19C15A.Q1 DAC0/SLICE_102 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R19C15A.Q1 to     R19C15A.M0 DAC0/RST_WAIT_SR_27 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_361 to DAC0/SLICE_361 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C15D.CLK to     R18C15D.Q1 DAC0/SLICE_361 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C15D.Q1 to     R18C15D.M0 DAC0/RST_WAIT_SR_34 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_360 to DAC0/SLICE_360 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C15C.CLK to     R18C15C.Q1 DAC0/SLICE_360 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C15C.Q1 to     R18C15C.M0 DAC0/RST_WAIT_SR_32 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_353 to DAC0/SLICE_353 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15C.CLK to     R21C15C.Q1 DAC0/SLICE_353 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C15C.Q1 to     R21C15C.M0 DAC0/RST_WAIT_SR_18 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_350 to DAC0/SLICE_350 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13D.CLK to     R21C13D.Q1 DAC0/SLICE_350 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C13D.Q1 to     R21C13D.M0 DAC0/RST_WAIT_SR_12 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_349 to DAC0/SLICE_349 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13B.CLK to     R21C13B.Q1 DAC0/SLICE_349 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C13B.Q1 to     R21C13B.M0 DAC0/RST_WAIT_SR_10 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_352 to DAC0/SLICE_352 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15D.CLK to     R21C15D.Q1 DAC0/SLICE_352 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C15D.Q1 to     R21C15D.M0 DAC0/RST_WAIT_SR_16 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_91 to DAC0/SLICE_91 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C14A.CLK to     R18C14A.Q1 DAC0/SLICE_91 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C14A.Q1 to     R18C14A.M0 DAC0/RST_WAIT_SR_5 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_398 to DD0/SLICE_399 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22C.CLK to     R19C22C.Q0 DD0/SLICE_398 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R19C22C.Q0 to     R19C22A.M1 DD0/PON_DELAY_SR_9 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_187 to DD0/SLICE_395 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21D.CLK to     R21C21D.Q1 DD0/SLICE_187 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R21C21D.Q1 to     R21C21C.M1 DD0/PON_DELAY_SR_1 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_401 to DD0/SLICE_401 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C23A.CLK to     R17C23A.Q1 DD0/SLICE_401 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R17C23A.Q1 to     R17C23A.M0 DD0/PON_DELAY_SR_14 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_395 to DD0/SLICE_396 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21C.CLK to     R21C21C.Q0 DD0/SLICE_395 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R21C21C.Q0 to     R21C21B.M1 DD0/PON_DELAY_SR_3 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_88 to DAC0/SLICE_88 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15A.CLK to     R21C15A.Q0 DAC0/SLICE_88 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C15A.Q0 to     R21C15A.M1 DAC0/RST_WAIT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_99 to DAC0/SLICE_100 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C15C.CLK to     R22C15C.Q0 DAC0/SLICE_99 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R22C15C.Q0 to     R22C15B.M1 DAC0/RST_WAIT_SR_22 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_317 to ADC0/SLICE_317 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25C.CLK to     R15C25C.Q1 ADC0/SLICE_317 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C25C.Q1 to     R15C25C.M0 ADC0/RST_WAIT_SR_32 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_40 to ADC0/SLICE_41 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q0 ADC0/SLICE_40 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C21A.Q0 to     R15C21D.M1 ADC0/RST_WAIT_SR_40 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_359 to DAC0/SLICE_359 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C15B.CLK to     R18C15B.Q1 DAC0/SLICE_359 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C15B.Q1 to     R18C15B.M0 DAC0/RST_WAIT_SR_30 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_319 to ADC0/SLICE_320 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23C.CLK to     R15C23C.Q0 ADC0/SLICE_319 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C23C.Q0 to     R15C23B.M1 ADC0/RST_WAIT_SR_37 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_40 to ADC0/SLICE_23 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q1 ADC0/SLICE_40 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C21A.Q1 to     R15C21B.M1 ADC0/RST_WAIT_SR_4 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_66 to DAC0/SLICE_66 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19B.CLK to     R18C19B.Q1 DAC0/SLICE_66 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C19B.Q1 to     R18C19B.M0 DAC0/RST_WAIT_SR_43 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_92 to DAC0/SLICE_92 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C14D.CLK to     R19C14D.Q1 DAC0/SLICE_92 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R19C14D.Q1 to     R19C14D.M0 DAC0/RST_WAIT_SR_7 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_359 to DAC0/SLICE_360 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C15B.CLK to     R18C15B.Q0 DAC0/SLICE_359 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C15B.Q0 to     R18C15C.M1 DAC0/RST_WAIT_SR_31 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_20 to ADC0/SLICE_20 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24B.CLK to     R18C24B.Q0 ADC0/SLICE_20 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C24B.Q0 to     R18C24B.M1 ADC0/RST_WAIT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_109 to DAC0/SLICE_66 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C19A.CLK to     R18C19A.Q0 DAC0/SLICE_109 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C19A.Q0 to     R18C19B.M1 DAC0/RST_WAIT_SR_42 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_23 to ADC0/SLICE_23 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21B.CLK to     R15C21B.Q1 ADC0/SLICE_23 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C21B.Q1 to     R15C21B.M0 ADC0/RST_WAIT_SR_5 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_100 to DAC0/SLICE_100 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C15B.CLK to     R22C15B.Q1 DAC0/SLICE_100 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R22C15B.Q1 to     R22C15B.M0 DAC0/RST_WAIT_SR_23 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_352 to DAC0/SLICE_353 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C15D.CLK to     R21C15D.Q0 DAC0/SLICE_352 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C15D.Q0 to     R21C15C.M1 DAC0/RST_WAIT_SR_17 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_317 to ADC0/SLICE_318 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25C.CLK to     R15C25C.Q0 ADC0/SLICE_317 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C25C.Q0 to     R15C25B.M1 ADC0/RST_WAIT_SR_33 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_360 to DAC0/SLICE_361 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C15C.CLK to     R18C15C.Q0 DAC0/SLICE_360 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C15C.Q0 to     R18C15D.M1 DAC0/RST_WAIT_SR_33 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_349 to DAC0/SLICE_350 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13B.CLK to     R21C13B.Q0 DAC0/SLICE_349 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C13B.Q0 to     R21C13D.M1 DAC0/RST_WAIT_SR_11 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_24 to ADC0/SLICE_24 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21C.CLK to     R15C21C.Q1 ADC0/SLICE_24 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C21C.Q1 to     R15C21C.M0 ADC0/RST_WAIT_SR_7 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_102 to DAC0/SLICE_345 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15A.CLK to     R19C15A.Q0 DAC0/SLICE_102 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R19C15A.Q0 to     R19C15C.M1 DAC0/RST_WAIT_SR_28 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_99 to DAC0/SLICE_99 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C15C.CLK to     R22C15C.Q1 DAC0/SLICE_99 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R22C15C.Q1 to     R22C15C.M0 DAC0/RST_WAIT_SR_21 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_41 to ADC0/SLICE_41 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q1 ADC0/SLICE_41 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C21D.Q1 to     R15C21D.M0 ADC0/RST_WAIT_SR_41 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_320 to ADC0/SLICE_320 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23B.CLK to     R15C23B.Q1 ADC0/SLICE_320 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C23B.Q1 to     R15C23B.M0 ADC0/RST_WAIT_SR_38 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay ADC0/SLICE_319 to ADC0/SLICE_319 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23C.CLK to     R15C23C.Q1 ADC0/SLICE_319 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C23C.Q1 to     R15C23C.M0 ADC0/RST_WAIT_SR_36 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DD0/I2CC0/I2CM0/SLICE_387 to DD0/I2CC0/I2CM0/SLICE_387 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C26B.CLK to     R16C26B.Q1 DD0/I2CC0/I2CM0/SLICE_387 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R16C26B.Q1 to     R16C26B.M0 DD0/I2CC0/I2CM0/LOAD_DATA_0 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_363 to DAC0/SLICE_363 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C16A.CLK to     R18C16A.Q1 DAC0/SLICE_363 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C16A.Q1 to     R18C16A.M0 DAC0/RST_WAIT_SR_38 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_362 to DAC0/SLICE_362 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C16D.CLK to     R18C16D.Q1 DAC0/SLICE_362 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R18C16D.Q1 to     R18C16D.M0 DAC0/RST_WAIT_SR_36 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_101 to DAC0/SLICE_102 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C15D.CLK to     R19C15D.Q0 DAC0/SLICE_101 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R19C15D.Q0 to     R19C15A.M1 DAC0/RST_WAIT_SR_26 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay DAC0/SLICE_351 to DAC0/SLICE_351 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C14B.CLK to     R21C14B.Q1 DAC0/SLICE_351 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R21C14B.Q1 to     R21C14B.M0 DAC0/RST_WAIT_SR_14 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "BTN1/IN_DEBOUNCE" TO "SYS_CLK_TREE[5]" 

Report:    1.368ns delay BTN1/SLICE_64 to SLICE_404 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22C.CLK to     R15C22C.Q0 BTN1/SLICE_64 (from BTN1/IN_DEBOUNCE)
ROUTE         1     0.568     R15C22C.Q0 to     R15C22B.M0 BTN_RIGHT_OUT_H (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "BTN0/IN_DEBOUNCE" TO "SYS_CLK_TREE[5]" 

Report:    1.368ns delay BTN0/SLICE_62 to SLICE_63 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22A.CLK to     R15C22A.Q0 BTN0/SLICE_62 (from BTN0/IN_DEBOUNCE)
ROUTE         1     0.568     R15C22A.Q0 to     R15C22D.M0 BTN_LEFT_OUT_H (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_399 to DD0/SLICE_399 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22A.CLK to     R19C22A.Q1 DD0/SLICE_399 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R19C22A.Q1 to     R19C22A.M0 DD0/PON_DELAY_SR_10 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_400 to DD0/SLICE_400 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22D.CLK to     R19C22D.Q1 DD0/SLICE_400 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R19C22D.Q1 to     R19C22D.M0 DD0/PON_DELAY_SR_12 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_396 to DD0/SLICE_396 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21B.CLK to     R21C21B.Q1 DD0/SLICE_396 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R21C21B.Q1 to     R21C21B.M0 DD0/PON_DELAY_SR_4 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_395 to DD0/SLICE_395 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21C.CLK to     R21C21C.Q1 DD0/SLICE_395 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R21C21C.Q1 to     R21C21C.M0 DD0/PON_DELAY_SR_2 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_402 to DD0/SLICE_402 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q1 DD0/SLICE_402 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R16C24A.Q1 to     R16C24A.M0 DD0/PON_DELAY_SR_16 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_187 to DD0/SLICE_187 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C21D.CLK to     R21C21D.Q0 DD0/SLICE_187 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R21C21D.Q0 to     R21C21D.M1 DD0/PON_DELAY_SR_0 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[14]" 

Report:    1.368ns delay DD0/SLICE_398 to DD0/SLICE_398 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C22C.CLK to     R19C22C.Q1 DD0/SLICE_398 (from SYS_CLK_TREE[14])
ROUTE         1     0.568     R19C22C.Q1 to     R19C22C.M0 DD0/PON_DELAY_SR_8 (to SYS_CLK_TREE[14])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay SLICE_148 to SLICE_136 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C25B.CLK to     R16C25B.Q1 SLICE_148 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R16C25B.Q1 to     R16C25A.M1 ADC0/RST_WAIT_SR_19 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay SLICE_163 to SLICE_158 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25C.CLK to     R17C25C.Q1 SLICE_163 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R17C25C.Q1 to     R17C25B.M1 ADC0/RST_WAIT_SR_26 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay SLICE_166 to SLICE_163 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25D.CLK to     R17C25D.Q1 SLICE_166 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R17C25D.Q1 to     R17C25C.M1 ADC0/RST_WAIT_SR_25 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay SLICE_63 to SLICE_404 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22D.CLK to     R15C22D.Q0 SLICE_63 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R15C22D.Q0 to     R15C22B.M1 BTN_LEFT_OUT_SR_0 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay SLICE_82 to SLICE_75 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q1 SLICE_82 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R17C20B.Q1 to     R17C20D.M1 ADC0/RST_WAIT_SR_15 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "SYS_CLK_TREE[5]" 

Report:    1.368ns delay SLICE_84 to SLICE_82 (1.020ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q1 SLICE_84 (from SYS_CLK_TREE[5])
ROUTE         1     0.568     R17C20A.Q1 to     R17C20B.M1 ADC0/RST_WAIT_SR_14 (to SYS_CLK_TREE[5])
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.


================================================================================
Preference: Unconstrained: INPUT_SETUP
            57 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "BTN1/IN_DEBOUNCE" 

Report:   14.570ns delay RESET to BTN1/SLICE_64 (13.837ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.449       95.PADDI to     R16C22A.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R16C22A.C1 to     R16C22A.F1 SLICE_298
ROUTE         2     6.521     R16C22A.F1 to    R15C22C.LSR BTN_CLR (to BTN1/IN_DEBOUNCE)
                  --------
                   13.837   (13.5% logic, 86.5% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "BTN0/IN_DEBOUNCE" 

Report:   14.570ns delay RESET to BTN0/SLICE_62 (13.837ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.449       95.PADDI to     R16C22A.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R16C22A.C1 to     R16C22A.F1 SLICE_298
ROUTE         2     6.521     R16C22A.F1 to    R15C22A.LSR BTN_CLR (to BTN0/IN_DEBOUNCE)
                  --------
                   13.837   (13.5% logic, 86.5% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_409 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_405 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C35C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_413 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_225 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_407 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C34D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_408 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C33C.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_224 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C36A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_218 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C32D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_410 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R23C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_411 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C32A.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_412 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R22C33B.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKPORT "ADC_LRCK" 

Report:   10.602ns delay RESET to I2SM/SLICE_406 (10.317ns delay and 0.285ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.569       95.PADDI to     R14C20D.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_208
ROUTE        12     2.881     R14C20D.F1 to    R21C35D.LSR n1531 (to DAC_LRCK_c_c)
                  --------
                   10.317   (18.1% logic, 81.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "SYS_CLK_TREE[5]" 

Report:    9.807ns delay RESET to DD0/SLICE_202 (9.641ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     6.303       95.PADDI to     R15C24B.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R15C24B.C1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.976     R15C24B.F1 to     R15C24A.A0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24A.A0 to     R15C24A.F0 DD0/SLICE_202
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 DD0/n606 (to SYS_CLK_TREE[5])
                  --------
                    9.641   (24.5% logic, 75.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "RESET" CLKNET "SYS_CLK_TREE[5]" 

Report:    9.276ns delay RESET to SLICE_125 (9.110ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     6.303       95.PADDI to     R15C24B.C1 ADC_RST_N_c_c
CTOF_DEL    ---     0.495     R15C24B.C1 to     R15C24B.F1 SLICE_125
ROUTE         2     0.445     R15C24B.F1 to     R15C24B.C0 PS_DRV_3_N_221_2
CTOF_DEL    ---     0.495     R15C24B.C0 to     R15C24B.F0 SLICE_125
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 DD0/n1301 (to SYS_CLK_TREE[5])
                  --------
                    9.110   (25.9% logic, 74.1% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKPORT "ADC_BCK" 

Report:    8.213ns delay ADC_LRCK to SLICE_262 (7.865ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     6.493       83.PADDI to      R2C19D.M0 DAC_LRCK_c_c (to DAC_BCK_c_c)
                  --------
                    7.865   (17.4% logic, 82.6% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    7.787ns delay ADC_LRCK to I2SM/SLICE_232 (7.621ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     5.754       83.PADDI to     R23C32B.B0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R23C32B.B0 to     R23C32B.F0 I2SM/SLICE_232
ROUTE         1     0.000     R23C32B.F0 to    R23C32B.DI0 I2SM/DATA_OUT_SR_L_23_N_124_11 (to I2SM/BCLK_SR)
                  --------
                    7.621   (24.5% logic, 75.5% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    7.311ns delay ADC_LRCK to I2SM/SLICE_230 (7.145ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     5.278       83.PADDI to     R21C33D.A0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C33D.A0 to     R21C33D.F0 I2SM/SLICE_230
ROUTE         1     0.000     R21C33D.F0 to    R21C33D.DI0 I2SM/DATA_OUT_SR_L_23_N_124_7 (to I2SM/BCLK_SR)
                  --------
                    7.145   (26.1% logic, 73.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    7.134ns delay ADC_LRCK to I2SM/SLICE_228 (6.968ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     5.101       83.PADDI to     R21C35C.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C35C.C0 to     R21C35C.F0 I2SM/SLICE_228
ROUTE         1     0.000     R21C35C.F0 to    R21C35C.DI0 I2SM/DATA_OUT_SR_L_23_N_124_3 (to I2SM/BCLK_SR)
                  --------
                    6.968   (26.8% logic, 73.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    7.134ns delay ADC_LRCK to I2SM/SLICE_228 (6.968ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     5.101       83.PADDI to     R21C35C.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C35C.C1 to     R21C35C.F1 I2SM/SLICE_228
ROUTE         1     0.000     R21C35C.F1 to    R21C35C.DI1 I2SM/DATA_OUT_SR_L_23_N_124_4 (to I2SM/BCLK_SR)
                  --------
                    6.968   (26.8% logic, 73.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    7.134ns delay ADC_LRCK to I2SM/SLICE_227 (6.968ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     5.101       83.PADDI to     R21C35B.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C35B.C0 to     R21C35B.F0 I2SM/SLICE_227
ROUTE         1     0.000     R21C35B.F0 to    R21C35B.DI0 I2SM/DATA_OUT_SR_L_23_N_124_1 (to I2SM/BCLK_SR)
                  --------
                    6.968   (26.8% logic, 73.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    7.103ns delay ADC_LRCK to I2SM/SLICE_234 (6.937ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     5.070       83.PADDI to     R22C33A.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C33A.C0 to     R22C33A.F0 I2SM/SLICE_234
ROUTE         1     0.000     R22C33A.F0 to    R22C33A.DI0 I2SM/DATA_OUT_SR_L_23_N_124_15 (to I2SM/BCLK_SR)
                  --------
                    6.937   (26.9% logic, 73.1% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.694ns delay ADC_LRCK to I2SM/SLICE_230 (6.528ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.661       83.PADDI to     R21C33D.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C33D.C1 to     R21C33D.F1 I2SM/SLICE_230
ROUTE         1     0.000     R21C33D.F1 to    R21C33D.DI1 I2SM/DATA_OUT_SR_L_23_N_124_8 (to I2SM/BCLK_SR)
                  --------
                    6.528   (28.6% logic, 71.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.694ns delay ADC_LRCK to I2SM/SLICE_229 (6.528ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.661       83.PADDI to     R21C34A.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C34A.C1 to     R21C34A.F1 I2SM/SLICE_229
ROUTE         1     0.000     R21C34A.F1 to    R21C34A.DI1 I2SM/DATA_OUT_SR_L_23_N_124_6 (to I2SM/BCLK_SR)
                  --------
                    6.528   (28.6% logic, 71.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.669ns delay ADC_LRCK to I2SM/SLICE_235 (6.503ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.636       83.PADDI to     R22C34B.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C34B.C0 to     R22C34B.F0 I2SM/SLICE_235
ROUTE         1     0.000     R22C34B.F0 to    R22C34B.DI0 I2SM/DATA_OUT_SR_L_23_N_124_17 (to I2SM/BCLK_SR)
                  --------
                    6.503   (28.7% logic, 71.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.662ns delay ADC_LRCK to I2SM/SLICE_232 (6.496ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.629       83.PADDI to     R23C32B.C1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R23C32B.C1 to     R23C32B.F1 I2SM/SLICE_232
ROUTE         1     0.000     R23C32B.F1 to    R23C32B.DI1 I2SM/DATA_OUT_SR_L_23_N_124_12 (to I2SM/BCLK_SR)
                  --------
                    6.496   (28.7% logic, 71.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.570ns delay ADC_LRCK to I2SM/SLICE_234 (6.404ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.537       83.PADDI to     R22C33A.B1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C33A.B1 to     R22C33A.F1 I2SM/SLICE_234
ROUTE         1     0.000     R22C33A.F1 to    R22C33A.DI1 I2SM/DATA_OUT_SR_L_23_N_124_16 (to I2SM/BCLK_SR)
                  --------
                    6.404   (29.2% logic, 70.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.570ns delay ADC_LRCK to I2SM/SLICE_236 (6.404ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.537       83.PADDI to     R22C36C.B1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C36C.B1 to     R22C36C.F1 I2SM/SLICE_236
ROUTE         1     0.000     R22C36C.F1 to    R22C36C.DI1 I2SM/DATA_OUT_SR_L_23_N_124_20 (to I2SM/BCLK_SR)
                  --------
                    6.404   (29.2% logic, 70.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.570ns delay ADC_LRCK to I2SM/SLICE_233 (6.404ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.537       83.PADDI to     R22C32D.B1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C32D.B1 to     R22C32D.F1 I2SM/SLICE_233
ROUTE         1     0.000     R22C32D.F1 to    R22C32D.DI1 I2SM/DATA_OUT_SR_L_23_N_124_14 (to I2SM/BCLK_SR)
                  --------
                    6.404   (29.2% logic, 70.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.547ns delay ADC_LRCK to I2SM/SLICE_233 (6.381ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.514       83.PADDI to     R22C32D.A0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C32D.A0 to     R22C32D.F0 I2SM/SLICE_233
ROUTE         1     0.000     R22C32D.F0 to    R22C32D.DI0 I2SM/DATA_OUT_SR_L_23_N_124_13 (to I2SM/BCLK_SR)
                  --------
                    6.381   (29.3% logic, 70.7% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.541ns delay ADC_LRCK to I2SM/SLICE_229 (6.375ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.508       83.PADDI to     R21C34A.D0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C34A.D0 to     R21C34A.F0 I2SM/SLICE_229
ROUTE         1     0.000     R21C34A.F0 to    R21C34A.DI0 I2SM/DATA_OUT_SR_L_23_N_124_5 (to I2SM/BCLK_SR)
                  --------
                    6.375   (29.3% logic, 70.7% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.533ns delay ADC_LRCK to I2SM/SLICE_235 (6.367ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.500       83.PADDI to     R22C34B.A1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C34B.A1 to     R22C34B.F1 I2SM/SLICE_235
ROUTE         1     0.000     R22C34B.F1 to    R22C34B.DI1 I2SM/DATA_OUT_SR_L_23_N_124_18 (to I2SM/BCLK_SR)
                  --------
                    6.367   (29.3% logic, 70.7% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "BTN_LEFT_IN" CLKNET "SYS_CLK_TREE[14]" 

Report:    6.268ns delay BTN_LEFT_IN to BTN0/SLICE_42 (6.102ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         74.PAD to       74.PADDI BTN_LEFT_IN
ROUTE         1     4.235       74.PADDI to     R11C21A.D0 BTN_LEFT_IN_c
CTOF_DEL    ---     0.495     R11C21A.D0 to     R11C21A.F0 BTN0/SLICE_42
ROUTE         1     0.000     R11C21A.F0 to    R11C21A.DI0 BTN0/IN_BUTTON_N_302 (to SYS_CLK_TREE[14])
                  --------
                    6.102   (30.6% logic, 69.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.219ns delay ADC_LRCK to I2SM/SLICE_231 (6.053ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.186       83.PADDI to     R21C32C.D1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C32C.D1 to     R21C32C.F1 I2SM/SLICE_231
ROUTE         1     0.000     R21C32C.F1 to    R21C32C.DI1 I2SM/DATA_OUT_SR_L_23_N_124_10 (to I2SM/BCLK_SR)
                  --------
                    6.053   (30.8% logic, 69.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.219ns delay ADC_LRCK to I2SM/SLICE_231 (6.053ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.186       83.PADDI to     R21C32C.D0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C32C.D0 to     R21C32C.F0 I2SM/SLICE_231
ROUTE         1     0.000     R21C32C.F0 to    R21C32C.DI0 I2SM/DATA_OUT_SR_L_23_N_124_9 (to I2SM/BCLK_SR)
                  --------
                    6.053   (30.8% logic, 69.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.206ns delay ADC_LRCK to I2SM/SLICE_236 (6.040ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.173       83.PADDI to     R22C36C.D0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R22C36C.D0 to     R22C36C.F0 I2SM/SLICE_236
ROUTE         1     0.000     R22C36C.F0 to    R22C36C.DI0 I2SM/DATA_OUT_SR_L_23_N_124_19 (to I2SM/BCLK_SR)
                  --------
                    6.040   (30.9% logic, 69.1% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.206ns delay ADC_LRCK to I2SM/SLICE_237 (6.040ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.173       83.PADDI to     R21C37B.D1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C37B.D1 to     R21C37B.F1 I2SM/SLICE_237
ROUTE         1     0.000     R21C37B.F1 to    R21C37B.DI1 I2SM/DATA_OUT_SR_L_23_N_124_22 (to I2SM/BCLK_SR)
                  --------
                    6.040   (30.9% logic, 69.1% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.206ns delay ADC_LRCK to I2SM/SLICE_237 (6.040ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.173       83.PADDI to     R21C37B.D0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C37B.D0 to     R21C37B.F0 I2SM/SLICE_237
ROUTE         1     0.000     R21C37B.F0 to    R21C37B.DI0 I2SM/DATA_OUT_SR_L_23_N_124_21 (to I2SM/BCLK_SR)
                  --------
                    6.040   (30.9% logic, 69.1% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    6.206ns delay ADC_LRCK to I2SM/SLICE_227 (6.040ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.173       83.PADDI to     R21C35B.D1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C35B.D1 to     R21C35B.F1 I2SM/SLICE_227
ROUTE         1     0.000     R21C35B.F1 to    R21C35B.DI1 I2SM/DATA_OUT_SR_L_23_N_124_2 (to I2SM/BCLK_SR)
                  --------
                    6.040   (30.9% logic, 69.1% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKPORT "ADC_BCK" 

Report:    6.192ns delay ADC_LRCK to SLICE_261 (6.026ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.159       83.PADDI to     R21C23A.D0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C23A.D0 to     R21C23A.F0 SLICE_261
ROUTE         1     0.000     R21C23A.F0 to    R21C23A.DI0 WCLK_EDGE_N_123 (to DAC_BCK_c_c)
                  --------
                    6.026   (31.0% logic, 69.0% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "BTN_RIGHT_IN" CLKNET "SYS_CLK_TREE[14]" 

Report:    5.317ns delay BTN_RIGHT_IN to BTN1/SLICE_52 (5.151ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         76.PAD to       76.PADDI BTN_RIGHT_IN
ROUTE         1     3.284       76.PADDI to     R18C24D.D0 BTN_RIGHT_IN_c
CTOF_DEL    ---     0.495     R18C24D.D0 to     R18C24D.F0 BTN1/SLICE_52
ROUTE         1     0.000     R18C24D.F0 to    R18C24D.DI0 BTN1/IN_BUTTON_N_302 (to SYS_CLK_TREE[14])
                  --------
                    5.151   (36.2% logic, 63.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_420 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C21C.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_416 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C22A.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_424 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R23C21B.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_422 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R23C21A.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_423 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R23C21D.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_249 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C22D.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_417 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C22B.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_425 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R23C22A.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_421 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C21A.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_419 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C21B.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_418 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C21D.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_250 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R22C22C.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    5.225ns delay ADC_LRCK to I2SM/SLICE_226 (4.951ns delay and 0.274ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     3.579       83.PADDI to    R21C34B.LSR DAC_LRCK_c_c (to I2SM/BCLK_SR)
                  --------
                    4.951   (27.7% logic, 72.3% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_LRCK" CLKNET "I2SM/BCLK_SR" 

Report:    4.480ns delay ADC_LRCK to I2SM/SLICE_238 (4.314ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     2.447       83.PADDI to     R21C40A.C0 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C40A.C0 to     R21C40A.F0 I2SM/SLICE_238
ROUTE         1     0.000     R21C40A.F0 to    R21C40A.DI0 I2SM/DATA_OUT_SR_L_23_N_124_23 (to I2SM/BCLK_SR)
                  --------
                    4.314   (43.3% logic, 56.7% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ADC_DATA" CLKNET "I2SS/BCLK_SR_R" 

Report:    4.081ns delay ADC_DATA to I2SS/SLICE_366 (3.733ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         85.PAD to       85.PADDI ADC_DATA
ROUTE         1     2.361       85.PADDI to     R21C35A.M1 ADC_DATA_c (to I2SS/BCLK_SR_R)
                  --------
                    3.733   (36.8% logic, 63.2% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            12 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_DATA" CLKNET "I2SM/BCLK_SR" 

Report:   11.685ns delay I2SM/SLICE_238 to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C40A.CLK to     R21C40A.Q0 I2SM/SLICE_238 (from I2SM/BCLK_SR)
ROUTE         2     3.505     R21C40A.Q0 to     R21C23A.C1 I2SM/DATA_OUT_SR_L_23
CTOF_DEL    ---     0.495     R21C23A.C1 to     R21C23A.F1 SLICE_261
ROUTE         1     3.785     R21C23A.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                   11.685   (37.6% logic, 62.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_DATA" CLKNET "I2SM/BCLK_SR" 

Report:    9.209ns delay I2SM/SLICE_417 to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C22B.CLK to     R22C22B.Q1 I2SM/SLICE_417 (from I2SM/BCLK_SR)
ROUTE         2     1.029     R22C22B.Q1 to     R21C23A.D1 I2SM/DATA_OUT_SR_R_23
CTOF_DEL    ---     0.495     R21C23A.D1 to     R21C23A.F1 SLICE_261
ROUTE         1     3.785     R21C23A.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                    9.209   (47.7% logic, 52.3% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_DATA" CLKPORT "ADC_LRCK" 

Report:    9.144ns delay SLICE_252 to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C23A.CLK to     R22C23A.Q1 SLICE_252 (from DAC_LRCK_c_c)
ROUTE         1     0.964     R22C23A.Q1 to     R21C23A.A1 I2SM/READY
CTOF_DEL    ---     0.495     R21C23A.A1 to     R21C23A.F1 SLICE_261
ROUTE         1     3.785     R21C23A.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                    9.144   (48.1% logic, 51.9% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    8.888ns delay DAC0/I2CM1/CT0/SLICE_68 to DAC_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C21B.CLK to     R17C21B.Q1 DAC0/I2CM1/CT0/SLICE_68 (from SYS_CLK_TREE[5])
ROUTE         8     1.061     R17C21B.Q1 to     R17C22C.B1 DAC0/I2CM1/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C22C.B1 to     R17C22C.F1 DAC0/I2CM1/SLICE_72
ROUTE         1     3.432     R17C22C.F1 to       77.PADDO DAC_I2C_SCL_c
DOPAD_DEL   ---     3.448       77.PADDO to         77.PAD DAC_I2C_SCL
                  --------
                    8.888   (49.4% logic, 50.6% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_RST_N" CLKNET "SYS_CLK_TREE[5]" 

Report:    8.783ns delay ADC0/SLICE_111 to DAC_RST_N

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C20A.CLK to     R14C20A.Q0 ADC0/SLICE_111 (from SYS_CLK_TREE[5])
ROUTE        25     4.883     R14C20A.Q0 to       60.PADDO DAC_RST_N_c
DOPAD_DEL   ---     3.448       60.PADDO to         60.PAD DAC_RST_N
                  --------
                    8.783   (44.4% logic, 55.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DISP_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    8.628ns delay SLICE_158 to DISP_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25B.CLK to     R17C25B.Q0 SLICE_158 (from SYS_CLK_TREE[5])
ROUTE         1     0.964     R17C25B.Q0 to     R17C24B.A1 DD0/I2CC0/I2CM0/SCL_EN
CTOF_DEL    ---     0.495     R17C24B.A1 to     R17C24B.F1 SLICE_299
ROUTE         1     3.269     R17C24B.F1 to       78.PADDO DISP_I2C_SCL_c
DOPAD_DEL   ---     3.448       78.PADDO to         78.PAD DISP_I2C_SCL
                  --------
                    8.628   (50.9% logic, 49.1% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    8.472ns delay SLICE_75 to DAC_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q0 SLICE_75 (from SYS_CLK_TREE[5])
ROUTE         1     0.645     R17C20D.Q0 to     R17C22C.D1 DAC0/I2CM1/SCL_EN
CTOF_DEL    ---     0.495     R17C22C.D1 to     R17C22C.F1 DAC0/I2CM1/SLICE_72
ROUTE         1     3.432     R17C22C.F1 to       77.PADDO DAC_I2C_SCL_c
DOPAD_DEL   ---     3.448       77.PADDO to         77.PAD DAC_I2C_SCL
                  --------
                    8.472   (51.9% logic, 48.1% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DISP_I2C_SCL" CLKNET "SYS_CLK_TREE[5]" 

Report:    8.341ns delay DD0/I2CC0/I2CM0/CT0/SLICE_143 to DISP_I2C_SCL

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24C.CLK to     R16C24C.Q1 DD0/I2CC0/I2CM0/CT0/SLICE_143 (from SYS_CLK_TREE[5])
ROUTE         8     0.677     R16C24C.Q1 to     R17C24B.D1 DD0/I2CC0/I2CM0/CLOCK_CT_1
CTOF_DEL    ---     0.495     R17C24B.D1 to     R17C24B.F1 SLICE_299
ROUTE         1     3.269     R17C24B.F1 to       78.PADDO DISP_I2C_SCL_c
DOPAD_DEL   ---     3.448       78.PADDO to         78.PAD DISP_I2C_SCL
                  --------
                    8.341   (52.7% logic, 47.3% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_I2C_SDA" CLKNET "SYS_CLK_TREE[5]_enable_4" 

Report:    6.257ns delay DAC0/I2CM1/SLICE_110 to DAC_I2C_SDA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C22D.CLK to     R18C22D.Q0 DAC0/I2CM1/SLICE_110 (from SYS_CLK_TREE[5]_enable_4)
ROUTE         1     2.357     R18C22D.Q0 to       81.PADDO DAC_I2C_SDA_c
DOPAD_DEL   ---     3.448       81.PADDO to         81.PAD DAC_I2C_SDA
                  --------
                    6.257   (62.3% logic, 37.7% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DISP_I2C_SDA" CLKNET "SYS_CLK_TREE[5]_enable_2" 

Report:    6.185ns delay DD0/I2CC0/I2CM0/SLICE_204 to DISP_I2C_SDA

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C25C.CLK to     R18C25C.Q0 DD0/I2CC0/I2CM0/SLICE_204 (from SYS_CLK_TREE[5]_enable_2)
ROUTE         1     2.285     R18C25C.Q0 to       82.PADDO DISP_I2C_SDA_c
DOPAD_DEL   ---     3.448       82.PADDO to         82.PAD DISP_I2C_SDA
                  --------
                    6.185   (63.1% logic, 36.9% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DAC_SCK" CLKNET "M_CLK" 

Report:    5.707ns delay SLICE_112 to DAC_SCK

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C40C.CLK to     R17C40C.Q0 SLICE_112 (from M_CLK)
ROUTE         3     1.807     R17C40C.Q0 to       92.PADDO DAC_SCK_c
DOPAD_DEL   ---     3.448       92.PADDO to         92.PAD DAC_SCK
                  --------
                    5.707   (68.3% logic, 31.7% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "ADC_SCK" CLKNET "M_CLK" 

Report:    4.752ns delay SLICE_112 to ADC_SCK

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C40C.CLK to     R17C40C.Q0 SLICE_112 (from M_CLK)
ROUTE         3     0.852     R17C40C.Q0 to       84.PADDO DAC_SCK_c
DOPAD_DEL   ---     3.448       84.PADDO to         84.PAD ADC_SCK
                  --------
                    4.752   (82.1% logic, 17.9% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            4 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   MAXDELAY FROM PORT "ADC_LRCK" TO PORT "DAC_DATA" 

Report:   13.637ns delay ADC_LRCK to DAC_DATA

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     4.537       83.PADDI to     R21C23A.B1 DAC_LRCK_c_c
CTOF_DEL    ---     0.495     R21C23A.B1 to     R21C23A.F1 SLICE_261
ROUTE         1     3.785     R21C23A.F1 to       93.PADDO DAC_DATA_c
DOPAD_DEL   ---     3.448       93.PADDO to         93.PAD DAC_DATA
                  --------
                   13.637   (39.0% logic, 61.0% route), 3 logic levels.

Unconstrained Preference:
   MAXDELAY FROM PORT "RESET" TO PORT "ADC_RST_N" 

Report:   10.803ns delay RESET to ADC_RST_N

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         95.PAD to       95.PADDI RESET
ROUTE         6     5.983       95.PADDI to       58.PADDO ADC_RST_N_c_c
DOPAD_DEL   ---     3.448       58.PADDO to         58.PAD ADC_RST_N
                  --------
                   10.803   (44.6% logic, 55.4% route), 2 logic levels.

Unconstrained Preference:
   MAXDELAY FROM PORT "ADC_BCK" TO PORT "DAC_BCK" 

Report:    7.495ns delay ADC_BCK to DAC_BCK

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         86.PAD to       86.PADDI ADC_BCK
ROUTE         9     2.675       86.PADDI to       94.PADDO DAC_BCK_c_c
DOPAD_DEL   ---     3.448       94.PADDO to         94.PAD DAC_BCK
                  --------
                    7.495   (64.3% logic, 35.7% route), 2 logic levels.

Unconstrained Preference:
   MAXDELAY FROM PORT "ADC_LRCK" TO PORT "DAC_LRCK" 

Report:    7.246ns delay ADC_LRCK to DAC_LRCK

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI ADC_LRCK
ROUTE        54     2.426       83.PADDI to       91.PADDO DAC_LRCK_c_c
DOPAD_DEL   ---     3.448       91.PADDO to         91.PAD DAC_LRCK
                  --------
                    7.246   (66.5% logic, 33.5% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "M_CLK" 38.000000 MHz ;   |   38.000 MHz|  264.690 MHz|   9  
                                        |             |             |
FREQUENCY NET "DD0/I2CC0/READY_I2CM"    |             |             |
0.011111 MHz ;                          |    0.011 MHz|  149.187 MHz|   5  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000    |             |             |
MHz ;                                   |    0.010 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 |             |             |
MHz ;                                   |    0.011 MHz|  289.855 MHz|   1  
                                        |             |             |
FREQUENCY NET "BTN0/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |    0.001 MHz|   91.166 MHz|   2  
                                        |             |             |
FREQUENCY NET "BTN1/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |    0.001 MHz|   95.166 MHz|   2  
                                        |             |             |
FREQUENCY NET "I2SM/BCLK_SR" 6.144000   |             |             |
MHz ;                                   |    6.144 MHz|  321.337 MHz|   3  
                                        |             |             |
FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 |             |             |
MHz ;                                   |    6.144 MHz|  341.530 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 85 clocks:

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD
      Covered under: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;   Transfers: 1

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

Clock Domain: SYS_CLK_TREE[5]_enable_4   Source: SLICE_84.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;   Transfers: 1

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;   Transfers: 10

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[14]   Source: SLICE_0.Q1   Loads: 31
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c_derived_5   Source: SLICE_296.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD   Loads: 54
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD   Loads: 9
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0   Loads: 116
   No transfer within this clock domain is found

Clock Domain: DRV_RUN   Source: SLICE_298.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: M_CLK   Source: OSC0.OSC   Loads: 9
   Covered under: FREQUENCY NET "M_CLK" 38.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 337 paths, 12 nets, and 1487 connections (88.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Oct 01 17:53:07 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -u 0 -gt -sethld -sp 4 -sphld m -o FxBox_impl1.twr -gui -msgset C:/fpga/projects/FxBox/promote.xml FxBox_impl1.ncd FxBox_impl1.prf 
Design file:     fxbox_impl1.ncd
Preference file: fxbox_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "M_CLK" 38.000000 MHz ;
            121 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i13  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i13  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10D.CLK to     R10C10D.Q0 SLICE_0 (from M_CLK)
ROUTE         1     0.130     R10C10D.Q0 to     R10C10D.A0 n2
CTOF_DEL    ---     0.101     R10C10D.A0 to     R10C10D.F0 SLICE_0
ROUTE         1     0.000     R10C10D.F0 to    R10C10D.DI0 n67 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10D.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i12  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i12  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10C.CLK to     R10C10C.Q1 SLICE_1 (from M_CLK)
ROUTE         1     0.130     R10C10C.Q1 to     R10C10C.A1 n3
CTOF_DEL    ---     0.101     R10C10C.A1 to     R10C10C.F1 SLICE_1
ROUTE         1     0.000     R10C10C.F1 to    R10C10C.DI1 n68 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i11  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i11  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10C.CLK to     R10C10C.Q0 SLICE_1 (from M_CLK)
ROUTE         1     0.130     R10C10C.Q0 to     R10C10C.A0 n4
CTOF_DEL    ---     0.101     R10C10C.A0 to     R10C10C.F0 SLICE_1
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 n69 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i9  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i9  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10B.CLK to     R10C10B.Q0 SLICE_2 (from M_CLK)
ROUTE         1     0.130     R10C10B.Q0 to     R10C10B.A0 n6
CTOF_DEL    ---     0.101     R10C10B.A0 to     R10C10B.F0 SLICE_2
ROUTE         1     0.000     R10C10B.F0 to    R10C10B.DI0 n71 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10B.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10B.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i10  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i10  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10B.CLK to     R10C10B.Q1 SLICE_2 (from M_CLK)
ROUTE         1     0.130     R10C10B.Q1 to     R10C10B.A1 n5
CTOF_DEL    ---     0.101     R10C10B.A1 to     R10C10B.F1 SLICE_2
ROUTE         1     0.000     R10C10B.F1 to    R10C10B.DI1 n70 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10B.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10B.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i8  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i8  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10A.CLK to     R10C10A.Q1 SLICE_3 (from M_CLK)
ROUTE         1     0.130     R10C10A.Q1 to     R10C10A.A1 n7
CTOF_DEL    ---     0.101     R10C10A.A1 to     R10C10A.F1 SLICE_3
ROUTE         1     0.000     R10C10A.F1 to    R10C10A.DI1 n72 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10A.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10A.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i7  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i7  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10A.CLK to     R10C10A.Q0 SLICE_3 (from M_CLK)
ROUTE         1     0.130     R10C10A.Q0 to     R10C10A.A0 n8
CTOF_DEL    ---     0.101     R10C10A.A0 to     R10C10A.F0 SLICE_3
ROUTE         1     0.000     R10C10A.F0 to    R10C10A.DI0 n73 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10A.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10A.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i6  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i6  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9D.CLK to      R10C9D.Q1 SLICE_4 (from M_CLK)
ROUTE         1     0.130      R10C9D.Q1 to      R10C9D.A1 n9
CTOF_DEL    ---     0.101      R10C9D.A1 to      R10C9D.F1 SLICE_4
ROUTE         1     0.000      R10C9D.F1 to     R10C9D.DI1 n74 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i4  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i4  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9C.CLK to      R10C9C.Q1 SLICE_5 (from M_CLK)
ROUTE         1     0.130      R10C9C.Q1 to      R10C9C.A1 n11
CTOF_DEL    ---     0.101      R10C9C.A1 to      R10C9C.F1 SLICE_5
ROUTE         1     0.000      R10C9C.F1 to     R10C9C.DI1 n76 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SYS_CLK_TREE_500__i3  (from M_CLK +)
   Destination:    FF         Data in        SYS_CLK_TREE_500__i3  (to M_CLK +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9C.CLK to      R10C9C.Q0 SLICE_5 (from M_CLK)
ROUTE         1     0.130      R10C9C.Q0 to      R10C9C.A0 n12
CTOF_DEL    ---     0.101      R10C9C.A0 to      R10C9C.F0 SLICE_5
ROUTE         1     0.000      R10C9C.F0 to     R10C9C.DI0 n77 (to M_CLK)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSC0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9C.CLK M_CLK
                  --------
                    1.252   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;
            116 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/LOAD_CTR_BUF_81  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i8  (to DD0/I2CC0/READY_I2CM +)
                   FF                        DD0/I2CC0/CTR0/CLOCK_R_506__i7

   Delay:               1.314ns  (10.1% logic, 89.9% route), 1 logic levels.

 Constraint Details:

      1.314ns physical path delay DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_8 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.192ns) by 0.122ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q0 DD0/I2CC0/SLICE_169 (from SYS_CLK_TREE[5])
ROUTE         6     1.181     R14C27D.Q0 to    R14C30A.LSR DD0/I2CC0/LOAD_CTR_BUF (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.314   (10.1% logic, 89.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27D.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/CTR0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C30A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/LOAD_CTR_BUF_81  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i10  (to DD0/I2CC0/READY_I2CM +)
                   FF                        DD0/I2CC0/CTR0/CLOCK_R_506__i9

   Delay:               1.314ns  (10.1% logic, 89.9% route), 1 logic levels.

 Constraint Details:

      1.314ns physical path delay DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_10 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.192ns) by 0.122ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q0 DD0/I2CC0/SLICE_169 (from SYS_CLK_TREE[5])
ROUTE         6     1.181     R14C27D.Q0 to    R14C30B.LSR DD0/I2CC0/LOAD_CTR_BUF (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.314   (10.1% logic, 89.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27D.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/CTR0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C30B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/LOAD_CTR_BUF_81  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i0  (to DD0/I2CC0/READY_I2CM +)

   Delay:               1.331ns  (10.0% logic, 90.0% route), 1 logic levels.

 Constraint Details:

      1.331ns physical path delay DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_13 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.192ns) by 0.139ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q0 DD0/I2CC0/SLICE_169 (from SYS_CLK_TREE[5])
ROUTE         6     1.198     R14C27D.Q0 to    R14C29A.LSR DD0/I2CC0/LOAD_CTR_BUF (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.331   (10.0% logic, 90.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27D.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/CTR0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C29A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/LOAD_CTR_BUF_81  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i4  (to DD0/I2CC0/READY_I2CM +)
                   FF                        DD0/I2CC0/CTR0/CLOCK_R_506__i3

   Delay:               1.331ns  (10.0% logic, 90.0% route), 1 logic levels.

 Constraint Details:

      1.331ns physical path delay DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_11 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.192ns) by 0.139ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q0 DD0/I2CC0/SLICE_169 (from SYS_CLK_TREE[5])
ROUTE         6     1.198     R14C27D.Q0 to    R14C29C.LSR DD0/I2CC0/LOAD_CTR_BUF (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.331   (10.0% logic, 90.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27D.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/CTR0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C29C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/LOAD_CTR_BUF_81  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i2  (to DD0/I2CC0/READY_I2CM +)
                   FF                        DD0/I2CC0/CTR0/CLOCK_R_506__i1

   Delay:               1.331ns  (10.0% logic, 90.0% route), 1 logic levels.

 Constraint Details:

      1.331ns physical path delay DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_12 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.192ns) by 0.139ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q0 DD0/I2CC0/SLICE_169 (from SYS_CLK_TREE[5])
ROUTE         6     1.198     R14C27D.Q0 to    R14C29B.LSR DD0/I2CC0/LOAD_CTR_BUF (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.331   (10.0% logic, 90.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27D.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/CTR0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/LOAD_CTR_BUF_81  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/CTR0/CLOCK_R_506__i6  (to DD0/I2CC0/READY_I2CM +)
                   FF                        DD0/I2CC0/CTR0/CLOCK_R_506__i5

   Delay:               1.331ns  (10.0% logic, 90.0% route), 1 logic levels.

 Constraint Details:

      1.331ns physical path delay DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_9 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.192ns) by 0.139ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_169 to DD0/I2CC0/CTR0/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27D.CLK to     R14C27D.Q0 DD0/I2CC0/SLICE_169 (from SYS_CLK_TREE[5])
ROUTE         6     1.198     R14C27D.Q0 to    R14C29D.LSR DD0/I2CC0/LOAD_CTR_BUF (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.331   (10.0% logic, 90.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27D.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/CTR0/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C29D.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/PS_FRAME_92  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_EOF_NORMAL_88  (to DD0/I2CC0/READY_I2CM +)

   Delay:               1.393ns  (9.5% logic, 90.5% route), 1 logic levels.

 Constraint Details:

      1.393ns physical path delay SLICE_171 to DD0/I2CC0/SLICE_174 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.249ns) by 0.144ns

 Physical Path Details:

      Data path SLICE_171 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.260     R14C25C.Q0 to    R14C28C.LSR DD0/I2CC0/PS_FRAME (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.393   (9.5% logic, 90.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C25C.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C28C.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/PS_FRAME_92  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_INIT_91  (to DD0/I2CC0/READY_I2CM +)

   Delay:               1.393ns  (9.5% logic, 90.5% route), 1 logic levels.

 Constraint Details:

      1.393ns physical path delay SLICE_171 to DD0/I2CC0/SLICE_175 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.249ns) by 0.144ns

 Physical Path Details:

      Data path SLICE_171 to DD0/I2CC0/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.260     R14C25C.Q0 to    R14C28B.LSR DD0/I2CC0/PS_FRAME (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.393   (9.5% logic, 90.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C25C.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C28B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/PS_FRAME_92  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_EOF_INIT_89  (to DD0/I2CC0/READY_I2CM +)

   Delay:               1.393ns  (9.5% logic, 90.5% route), 1 logic levels.

 Constraint Details:

      1.393ns physical path delay SLICE_171 to DD0/I2CC0/SLICE_173 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.249ns) by 0.144ns

 Physical Path Details:

      Data path SLICE_171 to DD0/I2CC0/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.260     R14C25C.Q0 to    R14C28D.LSR DD0/I2CC0/PS_FRAME (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.393   (9.5% logic, 90.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C25C.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C28D.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/PS_FRAME_92  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/PULSE_LOAD_NORMAL_90  (to DD0/I2CC0/READY_I2CM +)

   Delay:               1.393ns  (9.5% logic, 90.5% route), 1 logic levels.

 Constraint Details:

      1.393ns physical path delay SLICE_171 to DD0/I2CC0/SLICE_176 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.249ns skew requirement (totaling 1.249ns) by 0.144ns

 Physical Path Details:

      Data path SLICE_171 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C25C.CLK to     R14C25C.Q0 SLICE_171 (from SYS_CLK_TREE[5])
ROUTE        10     1.260     R14C25C.Q0 to    R14C28A.LSR DD0/I2CC0/PS_FRAME (to DD0/I2CC0/READY_I2CM)
                  --------
                    1.393   (9.5% logic, 90.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C25C.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R14C28A.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/INIT_R_80  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/CMD_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_ADDR +)

   Delay:               0.545ns  (42.9% logic, 57.1% route), 2 logic levels.

 Constraint Details:

      0.545ns physical path delay DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.512ns skew requirement (totaling 0.499ns) by 0.046ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_178 to DD0/I2CC0/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27A.CLK to     R14C27A.Q1 DD0/I2CC0/SLICE_178 (from SYS_CLK_TREE[5])
ROUTE         3     0.311     R14C27A.Q1 to     R16C26A.B0 DD0/I2CC0/INIT_R
CTOF_DEL    ---     0.101     R16C26A.B0 to     R16C26A.F0 DD0/I2CC0/SLICE_147
ROUTE         1     0.000     R16C26A.F0 to    R16C26A.DI0 DD0/I2CC0/CMD_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_ADDR)
                  --------
                    0.545   (42.9% logic, 57.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R14C27A.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R17C26D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R17C26D.CLK to     R17C26D.Q0 SLICE_155
ROUTE         4     0.358     R17C26D.Q0 to    R16C26A.CLK DD0/I2CC0/I2CM0/LOAD_ADDR
                  --------
                    3.408   (9.0% logic, 91.0% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.895ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i6  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i1  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.399ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.399ns physical path delay DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.477ns skew requirement (totaling -0.496ns) by 0.895ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C28B.CLK to     R16C28B.Q1 DD0/I2CC0/SLICE_382 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.266     R16C28B.Q1 to     R16C27A.M0 DD0/I2CC0/DATA_W_I2CM_6 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.399   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R16C28B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.618     R16C26B.Q0 to    R16C27A.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.668   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.895ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i7  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i0  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.399ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.399ns physical path delay DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.477ns skew requirement (totaling -0.496ns) by 0.895ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_382 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C28B.CLK to     R16C28B.Q0 DD0/I2CC0/SLICE_382 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.266     R16C28B.Q0 to     R16C27A.M1 DD0/I2CC0/DATA_W_I2CM_7 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.399   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R16C28B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.618     R16C26B.Q0 to    R16C27A.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.668   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.895ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i4  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i3  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.399ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.399ns physical path delay DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.477ns skew requirement (totaling -0.496ns) by 0.895ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C29B.CLK to     R16C29B.Q1 DD0/I2CC0/SLICE_381 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.266     R16C29B.Q1 to     R16C27D.M0 DD0/I2CC0/DATA_W_I2CM_4 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.399   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R16C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.618     R16C26B.Q0 to    R16C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.668   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i3  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i4  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.628ns skew requirement (totaling -0.647ns) by 0.932ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C27B.CLK to     R15C27B.Q0 DD0/I2CC0/SLICE_380 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.152     R15C27B.Q0 to     R15C27D.M1 DD0/I2CC0/DATA_W_I2CM_3 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R15C27B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.467     R16C26B.Q0 to    R15C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.517   (8.8% logic, 91.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i2  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i5  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.628ns skew requirement (totaling -0.647ns) by 0.932ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_380 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C27B.CLK to     R15C27B.Q1 DD0/I2CC0/SLICE_380 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.152     R15C27B.Q1 to     R15C27D.M0 DD0/I2CC0/DATA_W_I2CM_2 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R15C27B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.467     R16C26B.Q0 to    R15C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.517   (8.8% logic, 91.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.978ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i5  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i2  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.482ns  (27.6% logic, 72.4% route), 1 logic levels.

 Constraint Details:

      0.482ns physical path delay DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.477ns skew requirement (totaling -0.496ns) by 0.978ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_381 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C29B.CLK to     R16C29B.Q0 DD0/I2CC0/SLICE_381 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.349     R16C29B.Q0 to     R16C27D.M1 DD0/I2CC0/DATA_W_I2CM_5 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.482   (27.6% logic, 72.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R16C29B.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.618     R16C26B.Q0 to    R16C27D.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.668   (8.4% logic, 91.6% route), 2 logic levels.


Passed: The following path meets requirements by 1.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i1  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i6  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.399ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.399ns physical path delay DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.628ns skew requirement (totaling -0.647ns) by 1.046ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C29D.CLK to     R15C29D.Q0 DD0/I2CC0/SLICE_379 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.266     R15C29D.Q0 to     R15C27C.M1 DD0/I2CC0/DATA_W_I2CM_1 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.399   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R15C29D.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.467     R16C26B.Q0 to    R15C27C.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.517   (8.8% logic, 91.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/I2CC0/DATA_W_I2CM_i0  (from DD0/I2CC0/READY_I2CM +)
   Destination:    FF         Data in        DD0/I2CC0/I2CM0/DATA_BYTE_R_i7  (to DD0/I2CC0/I2CM0/LOAD_DATA[1] +)

   Delay:               0.399ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.399ns physical path delay DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.628ns skew requirement (totaling -0.647ns) by 1.046ns

 Physical Path Details:

      Data path DD0/I2CC0/SLICE_379 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C29D.CLK to     R15C29D.Q1 DD0/I2CC0/SLICE_379 (from DD0/I2CC0/READY_I2CM)
ROUTE         1     0.266     R15C29D.Q1 to     R15C27C.M0 DD0/I2CC0/DATA_W_I2CM_0 (to DD0/I2CC0/I2CM0/LOAD_DATA[1])
                  --------
                    0.399   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to DD0/I2CC0/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.472      R10C9D.Q0 to    R25C19D.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R25C19D.CLK to     R25C19D.Q0 DD0/I2CC0/I2CM0/SLICE_177
ROUTE        14     1.113     R25C19D.Q0 to    R15C29D.CLK DD0/I2CC0/READY_I2CM
                  --------
                    4.145   (7.4% logic, 92.6% route), 2 logic levels.

      Destination Clock Path OSC0 to DD0/I2CC0/I2CM0/SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R16C26B.CLK SYS_CLK_TREE[5]
REG_DEL     ---     0.154    R16C26B.CLK to     R16C26B.Q0 DD0/I2CC0/I2CM0/SLICE_387
ROUTE         4     0.467     R16C26B.Q0 to    R15C27C.CLK DD0/I2CC0/I2CM0/LOAD_DATA[1]
                  --------
                    3.517   (8.8% logic, 91.2% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN0/OUT_BUTTON_T_17  (to BTN0/IN_DEBOUNCE +)

   Delay:               3.693ns  (6.3% logic, 93.7% route), 2 logic levels.

 Constraint Details:

      3.693ns physical path delay SLICE_205 to BTN0/SLICE_62 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.454ns skew requirement (totaling 3.454ns) by 0.239ns

 Physical Path Details:

      Data path SLICE_205 to BTN0/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23A.CLK to     R15C23A.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1     1.851     R15C23A.Q0 to     R16C22A.D1 DRV_BUSY
CTOF_DEL    ---     0.101     R16C22A.D1 to     R16C22A.F1 SLICE_298
ROUTE         2     1.608     R16C22A.F1 to    R15C22A.LSR BTN_CLR (to BTN0/IN_DEBOUNCE)
                  --------
                    3.693   (6.3% logic, 93.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R15C23A.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to BTN0/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10D.CLK M_CLK
REG_DEL     ---     0.154    R10C10D.CLK to     R10C10D.Q1 SLICE_0
ROUTE        31     1.536     R10C10D.Q1 to    R11C23A.CLK SYS_CLK_TREE[14]
REG_DEL     ---     0.154    R11C23A.CLK to     R11C23A.Q0 SLICE_292
ROUTE         2     0.798     R11C23A.Q0 to      R2C19D.A0 BTN0/IN_BUTTON_SR_6
CTOF_DEL    ---     0.177      R2C19D.A0 to      R2C19D.F0 SLICE_262
ROUTE         1     0.751      R2C19D.F0 to     R11C22B.B0 BTN0/n32
CTOF_DEL    ---     0.177     R11C22B.B0 to     R11C22B.F0 BTN0/SLICE_290
ROUTE         1     0.201     R11C22B.F0 to     R11C22D.D0 BTN0/n36
CTOF_DEL    ---     0.177     R11C22D.D0 to     R11C22D.F0 BTN0/SLICE_289
ROUTE         1     0.319     R11C22D.F0 to     R11C22A.A0 BTN0/n38
CTOF_DEL    ---     0.177     R11C22A.A0 to     R11C22A.F0 BTN0/SLICE_288
ROUTE         1     0.477     R11C22A.F0 to    R15C22A.CLK BTN0/IN_DEBOUNCE
                  --------
                    6.350   (16.0% logic, 84.0% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.838ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DD0/BUSY_86  (from SYS_CLK_TREE[5] +)
   Destination:    FF         Data in        BTN1/OUT_BUTTON_T_17  (to BTN1/IN_DEBOUNCE +)

   Delay:               3.693ns  (6.3% logic, 93.7% route), 2 logic levels.

 Constraint Details:

      3.693ns physical path delay SLICE_205 to BTN1/SLICE_64 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.855ns skew requirement (totaling 2.855ns) by 0.838ns

 Physical Path Details:

      Data path SLICE_205 to BTN1/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23A.CLK to     R15C23A.Q0 SLICE_205 (from SYS_CLK_TREE[5])
ROUTE         1     1.851     R15C23A.Q0 to     R16C22A.D1 DRV_BUSY
CTOF_DEL    ---     0.101     R16C22A.D1 to     R16C22A.F1 SLICE_298
ROUTE         2     1.608     R16C22A.F1 to    R15C22C.LSR BTN_CLR (to BTN1/IN_DEBOUNCE)
                  --------
                    3.693   (6.3% logic, 93.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSC0 to SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to     R10C9D.CLK M_CLK
REG_DEL     ---     0.154     R10C9D.CLK to      R10C9D.Q0 SLICE_4
ROUTE       116     1.490      R10C9D.Q0 to    R15C23A.CLK SYS_CLK_TREE[5]
                  --------
                    2.896   (5.3% logic, 94.7% route), 1 logic levels.

      Destination Clock Path OSC0 to BTN1/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.252        OSC.OSC to    R10C10D.CLK M_CLK
REG_DEL     ---     0.154    R10C10D.CLK to     R10C10D.Q1 SLICE_0
ROUTE        31     1.536     R10C10D.Q1 to    R10C24B.CLK SYS_CLK_TREE[14]
REG_DEL     ---     0.154    R10C24B.CLK to     R10C24B.Q0 SLICE_17
ROUTE         2     0.430     R10C24B.Q0 to     R18C24A.C1 BTN1/IN_BUTTON_SR_14
CTOF_DEL    ---     0.177     R18C24A.C1 to     R18C24A.F1 SLICE_259
ROUTE         1     0.647     R18C24A.F1 to     R11C23C.B0 BTN1/n32
CTOF_DEL    ---     0.177     R11C23C.B0 to     R11C23C.F0 SLICE_294
ROUTE         1     0.103     R11C23C.F0 to     R11C23B.D0 BTN1/n36
CTOF_DEL    ---     0.177     R11C23B.D0 to     R11C23B.F0 SLICE_293
ROUTE         1     0.156     R11C23B.F0 to     R11C23A.C0 BTN1/n38
CTOF_DEL    ---     0.177     R11C23A.C0 to     R11C23A.F0 SLICE_292
ROUTE         1     0.611     R11C23A.F0 to    R15C22C.CLK BTN1/IN_DEBOUNCE
                  --------
                    5.751   (17.7% logic, 82.3% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;
            66 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i12  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i13  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_422 to I2SM/SLICE_422 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_422 to I2SM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21A.CLK to     R23C21A.Q1 I2SM/SLICE_422 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R23C21A.Q1 to     R23C21A.M0 I2SM/DATA_OUT_SR_R_12 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R23C21A.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R23C21A.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i9  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i10  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_420 to I2SM/SLICE_421 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_420 to I2SM/SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C21C.CLK to     R22C21C.Q0 I2SM/SLICE_420 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C21C.Q0 to     R22C21A.M1 I2SM/DATA_OUT_SR_R_9 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21C.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21A.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i2  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i3  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_249 to I2SM/SLICE_417 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_249 to I2SM/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C22D.CLK to     R22C22D.Q1 I2SM/SLICE_249 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C22D.Q1 to     R22C22B.M0 I2SM/DATA_OUT_SR_R_2 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C22D.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C22B.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i7  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i8  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_419 to I2SM/SLICE_420 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_419 to I2SM/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C21B.CLK to     R22C21B.Q0 I2SM/SLICE_419 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C21B.Q0 to     R22C21C.M1 I2SM/DATA_OUT_SR_R_7 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21B.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21C.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i22  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i23  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_250 to I2SM/SLICE_417 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_250 to I2SM/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C22C.CLK to     R22C22C.Q0 I2SM/SLICE_250 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C22C.Q0 to     R22C22B.M1 I2SM/DATA_OUT_SR_R_22 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C22C.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C22B.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i1  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i2  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_416 to I2SM/SLICE_249 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_416 to I2SM/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C22A.CLK to     R22C22A.Q0 I2SM/SLICE_416 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C22A.Q0 to     R22C22D.M1 I2SM/DATA_OUT_SR_R_1 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C22A.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C22D.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i16  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i17  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_424 to I2SM/SLICE_424 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_424 to I2SM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21B.CLK to     R23C21B.Q1 I2SM/SLICE_424 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R23C21B.Q1 to     R23C21B.M0 I2SM/DATA_OUT_SR_R_16 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R23C21B.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R23C21B.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i5  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i6  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_418 to I2SM/SLICE_419 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_418 to I2SM/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C21D.CLK to     R22C21D.Q0 I2SM/SLICE_418 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C21D.Q0 to     R22C21B.M1 I2SM/DATA_OUT_SR_R_5 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21D.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21B.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i8  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i9  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_420 to I2SM/SLICE_420 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_420 to I2SM/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C21C.CLK to     R22C21C.Q1 I2SM/SLICE_420 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R22C21C.Q1 to     R22C21C.M0 I2SM/DATA_OUT_SR_R_8 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21C.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R22C21C.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SM/DATA_OUT_SR_R__i13  (from I2SM/BCLK_SR +)
   Destination:    FF         Data in        I2SM/DATA_OUT_SR_R__i14  (to I2SM/BCLK_SR +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay I2SM/SLICE_422 to I2SM/SLICE_423 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path I2SM/SLICE_422 to I2SM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21A.CLK to     R23C21A.Q0 I2SM/SLICE_422 (from I2SM/BCLK_SR)
ROUTE         1     0.152     R23C21A.Q0 to     R23C21D.M1 I2SM/DATA_OUT_SR_R_13 (to I2SM/BCLK_SR)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path I2SM/SLICE_238 to I2SM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R23C21A.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I2SM/SLICE_238 to I2SM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.687     R21C40A.F1 to    R23C21D.CLK I2SM/BCLK_SR
                  --------
                    1.687   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz ;
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i22  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i23  (to I2SS/BCLK_SR_R +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_259 to SLICE_259 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_259 to SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24A.CLK to     R18C24A.Q0 SLICE_259 (from I2SS/BCLK_SR_R)
ROUTE         1     0.152     R18C24A.Q0 to     R18C24A.M1 I2SS/DATA_IN_R_T_22 (to I2SS/BCLK_SR_R)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.238      R21C2C.F1 to    R18C24A.CLK I2SS/BCLK_SR_R
                  --------
                    1.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to SLICE_259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.238      R21C2C.F1 to    R18C24A.CLK I2SS/BCLK_SR_R
                  --------
                    1.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i16  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i17  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_374 to I2SS/SLICE_374 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_374 to I2SS/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C34A.CLK to     R22C34A.Q1 I2SS/SLICE_374 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R22C34A.Q1 to     R22C34A.M0 DATA_IN_R_T_16 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C34A.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C34A.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i11  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i12  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_371 to I2SS/SLICE_372 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_371 to I2SS/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C32C.CLK to     R22C32C.Q0 I2SS/SLICE_371 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R22C32C.Q0 to     R22C32B.M1 DATA_IN_R_T_11 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C32C.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C32B.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i8  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i9  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_370 to I2SS/SLICE_370 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_370 to I2SS/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C32A.CLK to     R21C32A.Q1 I2SS/SLICE_370 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R21C32A.Q1 to     R21C32A.M0 DATA_IN_R_T_8 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C32A.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C32A.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i12  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i13  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_372 to I2SS/SLICE_372 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_372 to I2SS/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C32B.CLK to     R22C32B.Q1 I2SS/SLICE_372 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R22C32B.Q1 to     R22C32B.M0 DATA_IN_R_T_12 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C32B.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C32B.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i2  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i3  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_123 to I2SS/SLICE_367 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_123 to I2SS/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C36B.CLK to     R21C36B.Q1 I2SS/SLICE_123 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R21C36B.Q1 to     R21C36C.M0 DATA_IN_R_T_2 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C36B.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C36C.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i10  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i11  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_371 to I2SS/SLICE_371 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_371 to I2SS/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C32C.CLK to     R22C32C.Q1 I2SS/SLICE_371 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R22C32C.Q1 to     R22C32C.M0 DATA_IN_R_T_10 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C32C.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C32C.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i14  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i15  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_373 to I2SS/SLICE_373 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_373 to I2SS/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C33D.CLK to     R22C33D.Q1 I2SS/SLICE_373 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R22C33D.Q1 to     R22C33D.M0 DATA_IN_R_T_14 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C33D.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R22C33D.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i0  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i1  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_366 to I2SS/SLICE_366 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_366 to I2SS/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C35A.CLK to     R21C35A.Q1 I2SS/SLICE_366 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R21C35A.Q1 to     R21C35A.M0 DATA_IN_R_T_0 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C35A.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C35A.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2SS/DATA_IN_R_T_i4  (from I2SS/BCLK_SR_R +)
   Destination:    FF         Data in        I2SS/DATA_IN_R_T_i5  (to I2SS/BCLK_SR_R +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay I2SS/SLICE_368 to I2SS/SLICE_368 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path I2SS/SLICE_368 to I2SS/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C34C.CLK to     R21C34C.Q1 I2SS/SLICE_368 (from I2SS/BCLK_SR_R)
ROUTE         2     0.154     R21C34C.Q1 to     R21C34C.M0 DATA_IN_R_T_4 (to I2SS/BCLK_SR_R)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_296 to I2SS/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C34C.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_296 to I2SS/SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.219      R21C2C.F1 to    R21C34C.CLK I2SS/BCLK_SR_R
                  --------
                    1.219   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "M_CLK" 38.000000 MHz ;   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "DD0/I2CC0/READY_I2CM"    |             |             |
0.011111 MHz ;                          |     0.000 ns|     0.122 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000    |             |             |
MHz ;                                   |     0.000 ns|     0.046 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 |             |             |
MHz ;                                   |     0.000 ns|     0.895 ns|   1  
                                        |             |             |
FREQUENCY NET "BTN0/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |     0.000 ns|     0.239 ns|   2  
                                        |             |             |
FREQUENCY NET "BTN1/IN_DEBOUNCE"        |             |             |
0.001000 MHz ;                          |     0.000 ns|     0.838 ns|   2  
                                        |             |             |
FREQUENCY NET "I2SM/BCLK_SR" 6.144000   |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 85 clocks:

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: DAC0/DAC_DGOOD   Source: DAC0/SLICE_66.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/CTR_MCLK   Source: SLICE_262.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD
      Covered under: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;   Transfers: 1

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN1/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN1/IN_DEBOUNCE   Source: SLICE_292.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "BTN0/IN_DEBOUNCE" 0.001000 MHz ;   Transfers: 1

Clock Domain: BTN0/IN_DEBOUNCE   Source: BTN0/SLICE_288.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

   Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_DATA[1]" 0.011111 MHz ;   Transfers: 2

Clock Domain: SYS_CLK_TREE[5]_enable_4   Source: SLICE_84.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_DATA[1]   Source: DD0/I2CC0/I2CM0/SLICE_387.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/I2CM0/LOAD_ADDR" 0.010000 MHz ;   Transfers: 1

Clock Domain: I2SS/BCLK_GATE_RELEASE   Source: SLICE_254.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: I2SS/BCLK_SR_R   Source: SLICE_296.F1   Loads: 12
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/I2CM0/LOAD_ADDR   Source: SLICE_155.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: DD0/I2CC0/READY_I2CM   Source: DD0/I2CC0/I2CM0/SLICE_177.Q0   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0
      Covered under: FREQUENCY NET "DD0/I2CC0/READY_I2CM" 0.011111 MHz ;   Transfers: 10

Clock Domain: I2SM/BCLK_SR   Source: I2SM/SLICE_238.F1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[14]   Source: SLICE_0.Q1   Loads: 31
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c_derived_5   Source: SLICE_296.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: DAC_LRCK_c_c   Source: ADC_LRCK.PAD   Loads: 54
   No transfer within this clock domain is found

Clock Domain: DAC_BCK_c_c   Source: ADC_BCK.PAD   Loads: 9
   No transfer within this clock domain is found

Clock Domain: SYS_CLK_TREE[5]   Source: SLICE_4.Q0   Loads: 116
   No transfer within this clock domain is found

Clock Domain: DRV_RUN   Source: SLICE_298.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: M_CLK   Source: OSC0.OSC   Loads: 9
   Covered under: FREQUENCY NET "M_CLK" 38.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 337 paths, 12 nets, and 1487 connections (88.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

