import riscv_pkg::*;

module ALU (
    input  logic [31:0] alu_a, alu_b,
    input  logic [3:0] alu_cd, 
    output logic [31:0] alu_rd
);

    always_comb begin
        case (alu_cd)
            ALU_ADD:  alu_rd = alu_a + alu_b;
            ALU_SUB:  alu_rd = alu_a - alu_b;
            ALU_AND:  alu_rd = alu_a & alu_b;
            ALU_OR:   alu_rd = alu_a | alu_b;
            ALU_XOR:  alu_rd = alu_a ^ alu_b;
            ALU_SLL:  alu_rd = alu_a << alu_b[4:0];
            ALU_SRL:  alu_rd = alu_a >> alu_b[4:0];
            ALU_SRA:  alu_rd = $signed(alu_a) >>> alu_b[4:0];
            ALU_SLT:  alu_rd = ($signed(alu_a) < $signed(alu_b)) ? 32'd1 : 32'd0;
            ALU_SLTU: alu_rd = (alu_a < alu_b) ? 32'd1 : 32'd0;
            default:  alu_rd = 'x;
        endcase
    end

endmodule


