Simulating binary testsThomas/ADD-wrap.mips.bin
PC at 0
00111100000000100111111111111111
Itype instruction
[OpCode: 00001111 | Source1: 00000000 | Source2/Dest:00000010 | immediate: 00000000000000000111111111111111 ]
LUI
******************************************
Register 0: 0
Register 1: 0
Register 2: 2147418112
Register 3: 0
Register 4: 0
Register 5: 0
Register 6: 0
Register 7: 0
Register 8: 0
Register 9: 0
Register 10: 0
Register 11: 0
Register 12: 0
Register 13: 0
Register 14: 0
Register 15: 0
Register 16: 0
Register 17: 0
Register 18: 0
Register 19: 0
Register 20: 0
Register 21: 0
Register 22: 0
Register 23: 0
Register 24: 0
Register 25: 0
Register 26: 0
Register 27: 0
Register 28: 0
Register 29: 0
Register 30: 0
Register 31: 0
******************************************
PC at 4
00110100010000101111111111111111
Itype instruction
[OpCode: 00001101 | Source1: 00000010 | Source2/Dest:00000010 | immediate: 00000000000000001111111111111111 ]
ORI
******************************************
Register 0: 0
Register 1: 0
Register 2: 2147483647
Register 3: 0
Register 4: 0
Register 5: 0
Register 6: 0
Register 7: 0
Register 8: 0
Register 9: 0
Register 10: 0
Register 11: 0
Register 12: 0
Register 13: 0
Register 14: 0
Register 15: 0
Register 16: 0
Register 17: 0
Register 18: 0
Register 19: 0
Register 20: 0
Register 21: 0
Register 22: 0
Register 23: 0
Register 24: 0
Register 25: 0
Register 26: 0
Register 27: 0
Register 28: 0
Register 29: 0
Register 30: 0
Register 31: 0
******************************************
PC at 8
00111100000000110111111111111111
Itype instruction
[OpCode: 00001111 | Source1: 00000000 | Source2/Dest:00000011 | immediate: 00000000000000000111111111111111 ]
LUI
******************************************
Register 0: 0
Register 1: 0
Register 2: 2147483647
Register 3: 2147418112
Register 4: 0
Register 5: 0
Register 6: 0
Register 7: 0
Register 8: 0
Register 9: 0
Register 10: 0
Register 11: 0
Register 12: 0
Register 13: 0
Register 14: 0
Register 15: 0
Register 16: 0
Register 17: 0
Register 18: 0
Register 19: 0
Register 20: 0
Register 21: 0
Register 22: 0
Register 23: 0
Register 24: 0
Register 25: 0
Register 26: 0
Register 27: 0
Register 28: 0
Register 29: 0
Register 30: 0
Register 31: 0
******************************************
PC at 12
00110100011000111111111111111111
Itype instruction
[OpCode: 00001101 | Source1: 00000011 | Source2/Dest:00000011 | immediate: 00000000000000001111111111111111 ]
ORI
******************************************
Register 0: 0
Register 1: 0
Register 2: 2147483647
Register 3: 2147483647
Register 4: 0
Register 5: 0
Register 6: 0
Register 7: 0
Register 8: 0
Register 9: 0
Register 10: 0
Register 11: 0
Register 12: 0
Register 13: 0
Register 14: 0
Register 15: 0
Register 16: 0
Register 17: 0
Register 18: 0
Register 19: 0
Register 20: 0
Register 21: 0
Register 22: 0
Register 23: 0
Register 24: 0
Register 25: 0
Register 26: 0
Register 27: 0
Register 28: 0
Register 29: 0
Register 30: 0
Register 31: 0
******************************************
PC at 16
00000000011000110001000000100000
Rtype instruction
[Source1: 00000011 | Source2: 00000011 | Dest: 00000010 | Shift Amt: 00000000 | Fn Code: 00100000 ]
Overflow
