/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [17:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~((celloutsig_1_5z | in_data[111]) & (celloutsig_1_4z[6] | celloutsig_1_0z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z | celloutsig_1_7z[15]) & (celloutsig_1_6z | in_data[107]));
  assign celloutsig_1_17z = ~(celloutsig_1_11z[4] ^ in_data[177]);
  assign celloutsig_1_4z[6:3] = celloutsig_1_3z[7:4] + { celloutsig_1_0z[3:1], celloutsig_1_0z[3] };
  reg [10:0] _04_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 11'h000;
    else _04_ <= in_data[13:3];
  assign out_data[10:0] = _04_;
  assign celloutsig_1_14z = celloutsig_1_4z[6:3] & { celloutsig_1_9z[2:1], celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_15z[14:5], celloutsig_1_17z } / { 1'h1, in_data[135], celloutsig_1_1z[4], celloutsig_1_0z[3:1], celloutsig_1_1z[0], celloutsig_1_9z };
  assign celloutsig_1_18z = ! { celloutsig_1_15z[17:9], celloutsig_1_14z, celloutsig_1_8z[15:4], celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_1_5z = celloutsig_1_0z[1] & ~(celloutsig_1_2z);
  assign celloutsig_1_9z = in_data[171:168] % { 1'h1, in_data[136:135], celloutsig_1_2z };
  assign { celloutsig_1_1z[4], celloutsig_1_1z[0] } = celloutsig_1_0z[0] ? { in_data[109], 1'h1 } : { celloutsig_1_0z[1], 1'h0 };
  assign celloutsig_1_8z[15:4] = celloutsig_1_5z ? { celloutsig_1_3z[7:4], 3'h0, celloutsig_1_2z, celloutsig_1_4z[6:3] } : { celloutsig_1_7z[18:9], celloutsig_1_6z, celloutsig_1_0z[3] };
  assign celloutsig_1_11z = celloutsig_1_0z[3] ? { celloutsig_1_5z, celloutsig_1_4z[6:3], celloutsig_1_0z[2:0], 1'h1, celloutsig_1_0z[2:0], celloutsig_1_2z } : { celloutsig_1_4z[4:3], celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_4z[6:3], celloutsig_1_0z[2:0] };
  assign celloutsig_1_2z = | in_data[164:146];
  assign celloutsig_0_1z = | in_data[60:58];
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_3z[0], in_data[164:146] };
  assign celloutsig_1_0z = in_data[115:112] >> in_data[154:151];
  assign celloutsig_1_15z = { celloutsig_1_8z[8:4], celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z[7:4], 3'h0, celloutsig_1_3z[0] } >> { celloutsig_1_1z[4], celloutsig_1_0z[3:1], celloutsig_1_1z[0], celloutsig_1_11z };
  assign { celloutsig_1_3z[7:4], celloutsig_1_3z[0] } = { celloutsig_1_0z, celloutsig_1_0z[0] } ^ { in_data[168:166], celloutsig_1_1z[4], celloutsig_1_1z[0] };
  assign { celloutsig_1_7z[18], celloutsig_1_7z[11], celloutsig_1_7z[17], celloutsig_1_7z[10:9], celloutsig_1_7z[16], celloutsig_1_7z[8], celloutsig_1_7z[15], celloutsig_1_7z[7], celloutsig_1_7z[14], celloutsig_1_7z[6], celloutsig_1_7z[13], celloutsig_1_7z[5], celloutsig_1_7z[12], celloutsig_1_7z[0], celloutsig_1_7z[1] } = { celloutsig_1_4z[6], celloutsig_1_4z[6:5], celloutsig_1_4z[5:4], celloutsig_1_4z[4:3], celloutsig_1_4z[3], celloutsig_1_0z[2], celloutsig_1_0z[2:1], celloutsig_1_0z[1:0], celloutsig_1_0z[0], celloutsig_1_1z[0], celloutsig_1_0z[1] } ^ { celloutsig_1_4z[5], celloutsig_1_0z[1], celloutsig_1_4z[4], celloutsig_1_1z[0], celloutsig_1_6z, celloutsig_1_4z[3], celloutsig_1_3z[7], celloutsig_1_0z[2], celloutsig_1_3z[6], celloutsig_1_1z[4], celloutsig_1_3z[5], celloutsig_1_0z[3], celloutsig_1_3z[4], celloutsig_1_0z[2], celloutsig_1_5z, celloutsig_1_3z[0] };
  assign celloutsig_1_1z[3:1] = celloutsig_1_0z[3:1];
  assign celloutsig_1_3z[3:1] = 3'h0;
  assign celloutsig_1_4z[2:0] = celloutsig_1_0z[2:0];
  assign celloutsig_1_7z[4:2] = { celloutsig_1_1z[4], celloutsig_1_0z[3:2] };
  assign celloutsig_1_8z[3:0] = { celloutsig_1_0z[2:0], celloutsig_1_6z };
  assign { out_data[128], out_data[106:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
