#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 14 15:25:10 2018
# Process ID: 15036
# Current directory: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex
# Command line: vivado.exe -notrace -source d:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/mig_7series_2/mig_7series_2_ex.tcl
# Log file: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/vivado.log
# Journal file: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/mig_7series_2/mig_7series_2_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 848.332 ; gain = 84.672
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
Post Processing the example_design
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/xsim/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/xsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/modelsim/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/modelsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/questa/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/questa/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/ies/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/ies/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/vcs/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/vcs/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/riviera/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/riviera/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/activehdl/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/activehdl/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/xcelium/mig_7series_2.sh'
INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.ip_user_files/sim_scripts/mig_7series_2/xcelium/mig_a.prj'
export_ip_user_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 881.246 ; gain = 26.910
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse {D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0.xdc D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0_ooc.xdc}
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2.xci' is already up-to-date
[Tue Aug 14 15:29:26 2018] Launched synth_1...
Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.runs/synth_1/runme.log
[Tue Aug 14 15:29:26 2018] Launched impl_1...
Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0.xdc
export_ip_user_files -of_objects  [get_files D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_0_ooc.xdc
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2.dcp' for cell 'u_mig_7series_2'
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/imports/example_top.xdc]
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/imports/example_top.xdc]
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2/user_design/constraints/mig_7series_2.xdc] for cell 'u_mig_7series_2'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2/user_design/constraints/mig_7series_2.xdc] for cell 'u_mig_7series_2'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 1 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.871 ; gain = 489.422
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.runs/synth_1

launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Aug 14 15:37:01 2018] Launched synth_1...
Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.runs/synth_1/runme.log
[Tue Aug 14 15:37:01 2018] Launched impl_1...
Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.runs/impl_1/runme.log
reset_run impl_1
place_ports init_calib_complete M16
place_ports init_calib_complete J16
place_ports sys_rst M16
place_ports tg_compare_error K16
set_property IOSTANDARD LVCMOS33 [get_ports [list init_calib_complete]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tg_compare_error]]
set_property DRIVE 12 [get_ports [list ddr3_reset_n]]
set_property target_constrs_file d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/imports/example_top.xdc [current_fileset -constrset]
save_constraints -force
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2.dcp' for cell 'u_mig_7series_2'
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/imports/example_top.xdc]
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/imports/example_top.xdc]
Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2/user_design/constraints/mig_7series_2.xdc] for cell 'u_mig_7series_2'
Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2/user_design/constraints/mig_7series_2.xdc] for cell 'u_mig_7series_2'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1429.820 ; gain = 4.949
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.srcs/sources_1/ip/mig_7series_2/mig_7series_2.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1432.664 ; gain = 0.000
[Tue Aug 14 15:43:03 2018] Launched impl_1...
Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi/Test/mig_7series_2_ex/mig_7series_2_ex.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.953 . Memory (MB): peak = 1874.020 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.953 . Memory (MB): peak = 1874.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 1 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 69 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1937.625 ; gain = 504.961
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.625 ; gain = 68.582
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 14 15:55:00 2018...
