// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __fc_layer3_fc_layeiib_H__
#define __fc_layer3_fc_layeiib_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct fc_layer3_fc_layeiib_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 11;
  static const unsigned AddressRange = 84;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(fc_layer3_fc_layeiib_ram) {
        ram[0] = "0b10110101110";
        ram[1] = "0b01001111111";
        ram[2] = "0b11111110101";
        ram[3] = "0b01100011011";
        ram[4] = "0b10001100000";
        ram[5] = "0b11011100011";
        ram[6] = "0b10111000011";
        ram[7] = "0b11100010111";
        ram[8] = "0b01011011011";
        ram[9] = "0b10000111001";
        ram[10] = "0b11001110011";
        ram[11] = "0b10101001001";
        ram[12] = "0b01101010110";
        ram[13] = "0b10110100001";
        ram[14] = "0b11001111100";
        ram[15] = "0b01111010011";
        ram[16] = "0b11101001111";
        ram[17] = "0b11000010001";
        ram[18] = "0b10101111001";
        ram[19] = "0b11110100011";
        ram[20] = "0b00011111101";
        ram[21] = "0b10011100101";
        ram[22] = "0b01011111001";
        ram[23] = "0b10011010011";
        ram[24] = "0b10100010110";
        ram[25] = "0b11010111010";
        ram[26] = "0b01100001101";
        ram[27] = "0b00000001110";
        ram[28] = "0b10001010011";
        ram[29] = "0b10000110010";
        ram[30] = "0b10100100011";
        ram[31] = "0b01101101010";
        ram[32] = "0b11011111111";
        ram[33] = "0b10010110110";
        ram[34] = "0b00101110000";
        ram[35] = "0b01001100101";
        ram[36] = "0b10101011110";
        ram[37] = "0b00011100001";
        ram[38] = "0b11101001111";
        ram[39] = "0b00010101100";
        ram[40] = "0b11101111011";
        ram[41] = "0b00110100010";
        ram[42] = "0b11011011011";
        ram[43] = "0b11001011101";
        ram[44] = "0b00010100101";
        ram[45] = "0b01010010011";
        ram[46] = "0b01100010010";
        ram[47] = "0b10011111101";
        ram[48] = "0b10110010010";
        ram[49] = "0b01111001000";
        ram[50] = "0b00100101111";
        ram[51] = "0b01101100000";
        ram[52] = "0b11000110111";
        ram[53] = "0b10000001111";
        ram[54] = "0b00110101100";
        ram[55] = "0b11111100100";
        ram[56] = "0b01101111000";
        ram[57] = "0b00110110001";
        ram[58] = "0b01111110011";
        ram[59] = "0b01011000010";
        ram[60] = "0b11000010110";
        ram[61] = "0b11001110110";
        ram[62] = "0b00100100101";
        ram[63] = "0b01001101000";
        ram[64] = "0b10010110110";
        ram[65] = "0b10101101001";
        ram[66] = "0b01100010000";
        ram[67] = "0b01111100010";
        ram[68] = "0b01110001010";
        ram[69] = "0b00001000100";
        ram[70] = "0b00101001010";
        ram[71] = "0b10011111000";
        ram[72] = "0b11110001100";
        ram[73] = "0b00110011111";
        ram[74] = "0b11101100000";
        ram[75] = "0b01110001001";
        ram[76] = "0b00100111011";
        ram[77] = "0b11011000010";
        ram[78] = "0b01101011001";
        ram[79] = "0b10110011110";
        ram[80] = "0b11011011000";
        ram[81] = "0b10000100111";
        ram[82] = "0b11010011011";
        ram[83] = "0b00111001111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(fc_layer3_fc_layeiib) {


static const unsigned DataWidth = 11;
static const unsigned AddressRange = 84;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


fc_layer3_fc_layeiib_ram* meminst;


SC_CTOR(fc_layer3_fc_layeiib) {
meminst = new fc_layer3_fc_layeiib_ram("fc_layer3_fc_layeiib_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~fc_layer3_fc_layeiib() {
    delete meminst;
}


};//endmodule
#endif
