// Seed: 3040029528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  logic [7:0] id_7;
  id_8(
      .id_0(1),
      .id_1(1),
      .id_2((id_4++ - id_1) == 1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_7[1 : ""]),
      .id_7(id_5)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_5;
  wire  id_6;
  id_7(
      .id_0(1 + 1 - id_2["" : 1]), .id_1(id_5 != 1), .id_2(id_2), .id_3(id_1), .id_4(id_3), .id_5(1)
  ); module_0(
      id_4, id_6, id_6, id_3, id_6
  );
  wire id_8;
endmodule
