#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  9 11:30:53 2021
# Process ID: 4764
# Current directory: C:/Users/jrschlos/Desktop/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent304 C:\Users\jrschlos\Desktop\lab_6\lab_6.xpr
# Log file: C:/Users/jrschlos/Desktop/lab_6/vivado.log
# Journal file: C:/Users/jrschlos/Desktop/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jrschlos/Desktop/lab_6/lab_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Werec/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12072-DESKTOP-RQFDO6U/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 769.707 ; gain = 125.863
update_compile_order -fileset sources_1
close [ open C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/incrementer.v w ]
add_files C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/incrementer.v
close [ open C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m4_1.v w ]
add_files C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m4_1.v
close [ open C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/adder.v w ]
add_files C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/adder.v
export_ip_user_files -of_objects  [get_files C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/eight_bit_counter.v] -no_script -reset -force -quiet
remove_files  C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/eight_bit_counter.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v
update_compile_order -fileset sources_1
close [ open C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m28_1.v w ]
add_files C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m28_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 13:08:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 13:08:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 13:18:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 13:18:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
file mkdir C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v w ]
add_files -fileset sim_1 C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v
update_compile_order -fileset sim_1
set_property top state_machine_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/state_machine_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/state_machine_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  9 13:36:32 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  9 13:36:32 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 863.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_sim_behav -key {Behavioral:sim_1:Functional:state_machine_sim} -tclbatch {state_machine_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source state_machine_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 877.016 ; gain = 8.594
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 877.016 ; gain = 13.883
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 915.383 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 915.383 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v:45]
ERROR: [VRFC 10-2939] 'sec_15' is an unknown type [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v:45]
ERROR: [VRFC 10-2865] module 'state_machine' ignored due to previous errors [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 915.383 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/state_machine_sim/UUT/psI}} {{/state_machine_sim/UUT/psEL}} {{/state_machine_sim/UUT/psMFL}} {{/state_machine_sim/UUT/psRS}} {{/state_machine_sim/UUT/psER}} {{/state_machine_sim/UUT/psMFR}} {{/state_machine_sim/UUT/psLS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 921.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 922.863 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 923.422 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 923.492 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 923.574 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 923.574 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 923.574 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 923.793 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 924.637 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 924.637 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 930.355 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 930.355 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 14:24:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 14:24:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 14:31:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 14:31:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 14:36:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 14:36:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v w ]
add_files -fileset sim_1 C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v
update_compile_order -fileset sim_1
set_property top top_level_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/top_level_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/top_level_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  9 14:44:45 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  9 14:44:45 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1031.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_sim_behav -key {Behavioral:sim_1:Functional:top_level_sim} -tclbatch {top_level_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_level_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1031.512 ; gain = 0.000
run 1000 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.609 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.609 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_level_sim/UUT/turkey/Q}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
run 1000 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_level_sim/UUT/my_baby/LTR}} {{/top_level_sim/UUT/my_baby/RTL}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_level_sim/UUT/LTR_e}} {{/top_level_sim/UUT/RTL_e}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.609 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jrschlos/Desktop/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ab082045d8f4633a256a3ba39abe38f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3705] select index 7 into 'seg' is out of bounds [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.609 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1033.609 ; gain = 0.000
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 14:56:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 14:56:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 15:04:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 15:04:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Tue Nov  9 15:07:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 15:07:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/constrs_1/imports/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jrschlos/Desktop/lab_6/lab_6.srcs/constrs_1/imports/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1336.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1478.820 ; gain = 378.789
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  9 15:23:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/synth_1/runme.log
[Tue Nov  9 15:23:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/jrschlos/Desktop/lab_6/lab_6.runs/impl_1/runme.log
close_design
reset_run impl_1 -prev_step 
archive_project C:/Users/jrschlos/Desktop/lab_6.xpr.zip -temp_dir C:/Users/jrschlos/Desktop/lab_6/.Xil/Vivado-4764-104PC18 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jrschlos/Desktop/lab_6/.Xil/Vivado-4764-104PC18' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
