<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="bootstrap/css/bootstrap.css" type="text/css" />
<title></title>
</head>
<body>
<div id="layout-content">
<h2>1st Workshop on Hardware/Software Techniques for Minimizing Data Movement (Min-Move 2017), to be held in conjunction with <a href="https://parasol.tamu.edu/pact17/">PACT 2017</a></h2>
<h2>Recent News</h2>
<ul>
<li><p>The website is up.</p>
</li>
</ul>
<h2>Overview</h2>
<p>The goal of achieving exascale performance under stringent power budget is important, exciting, and challenging. However, one of the biggest impediments in achieving this goal is the excessive data movement across different levels of the memory hierarchy.  In this workshop, we intend to discuss innovative ways to reduce this data movement in a variety of architectures (including CPUs, GPUs, handhelds, data centers, IoT, accelerators etc.). We welcome all novel submissions that describe hardware, software, or hardware-software co-design techniques to reduce the data movement. Some of the topics are (but not limited to) are:</p>
<h2>Scope </h2>
<p>Any idea/technique that can help in reducing the data movement is appropriate for this workshop.
Some topics (but not limited to) are:</p>
<ul>
<li><p>Near Data Processing  (e.g., near caches or memory or storage devices)</p>
</li>
<li><p>In-Memory Computing (e.g., in caches or memory or storage devices)</p>
</li>
<li><p>Approximate Computing (e.g., load value approximations)</p>
</li>
<li><p>Cache/DRAM Locality Optimizations</p>
</li>
<li><p>Data Compression Techniques</p>
</li>
<li><p>Emerging Memory Technologies (e.g., STT-RAM, Memristor)</p>
</li>
<li><p>Non Von-Neumann Architectures (e.g., Quantum Architectures, Automata Processor)</p>
</li>
<li><p>Interconnection Architectures (e.g., on-chip, off-chip, Ethernet, interposer system, flexible interconnects for FPGA) </p>
</li>
<li><p>Programming and Language Support for Minimizing Data Movement </p>
</li>
</ul>
<h2>Submission </h2>
<ul>
<li><p>Please use the <a href="http://www.acm.org/publications/proceedings-template">standard LaTeX or Word ACM templates</a>. The length (including references and other material) of the paper should not exceed <b>6</b> 
pages, with minimum length to be of 2 pages.
Email your paper to all the organizers by the deadline (see Important Dates below). </p>
</li>
</ul>
<h2>Proceedings</h2>
<p>An online version of all the papers will be available on the workshop website. This choice allows authors to use feedback from the workshop to extend their work for future publication. </p>
<h2>Important Dates</h2>
<ul>
<li><p>Deadline: Monday, Aug 14th, 2017</p>
</li>
</ul>
<h2>Organizing Committee </h2>
<ul>
<li><p><a href="http://adwaitjog.github.io/">Adwait Jog</a>, College of William and Mary (Email: adwait@cs.wm.edu)</p>
</li>
<li><p><a href="http://faculty.cse.tamu.edu/ejkim/">Eun Jung (EJ) Kim</a>, Texas A&amp;M University (Email: ejkim at cs.tamu.edu)</p>
</li>
</ul>
<h2>Program Committee </h2>
<ul>
<li><p>TBD</p>
</li>
</ul>
<h2>Questions?</h2>
<ul>
<li><p>Please contact the organizers with regard to any questions regarding the championship. Please
email us with the subject prefixed by the tag &ldquo;Min-Move:&rdquo;. For example, &ldquo;Min-Move:&lt;your-subject-here&gt;&rdquo;</p>
</li>
</ul>
<div id="footer">
<div id="footer-text">
Page generated 2017-05-21 11:29:21 EDT, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</div>
</body>
</html>
