
*** Running vivado
    with args -log UART_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_TOP.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source UART_TOP.tcl -notrace
Command: synth_design -top UART_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.062 ; gain = 228.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_TOP' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:22]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:70]
	Parameter S_IDLE bound to: 3'b001 
	Parameter S_DATA_BITS bound to: 3'b010 
	Parameter S_STOP_BIT bound to: 3'b100 
	Parameter BIT_PERIOD bound to: 10417 - type: integer 
WARNING: [Synth 8-5788] Register next_state_reg in module UART_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:119]
WARNING: [Synth 8-5788] Register Rx_data_reg in module UART_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:128]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (1#1) [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:70]
WARNING: [Synth 8-7023] instance 'rx' of module 'UART_RX' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:36]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_double_top' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:23]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_uart_ctnr' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:63]
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_10US_TTL bound to: 4'b0010 
	Parameter S_WAIT_PEDGE bound to: 4'b0100 
	Parameter S_CALC_DIST bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:257]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:252]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (2#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:252]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:274]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (3#1) [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:257]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:86]
INFO: [Synth 8-6157] synthesizing module 'sr04_div_58' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:273]
INFO: [Synth 8-6155] done synthesizing module 'sr04_div_58' (4#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:273]
WARNING: [Synth 8-6014] Unused sequential element echo_time_reg was removed.  [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:116]
WARNING: [Synth 8-5788] Register hc_sr04_trig_reg in module HC_SR04_uart_ctnr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:123]
WARNING: [Synth 8-5788] Register distance_reg in module HC_SR04_uart_ctnr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:148]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_uart_ctnr' (5#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:63]
WARNING: [Synth 8-689] width (8) of port connection 'distance' does not match port width (22) of module 'HC_SR04_uart_ctnr' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:36]
WARNING: [Synth 8-689] width (8) of port connection 'distance' does not match port width (22) of module 'HC_SR04_uart_ctnr' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:40]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:163]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (6#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:163]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:182]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:231]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:239]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (7#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:192]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:203]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (8#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:203]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (9#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:182]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_double_top' (10#1) [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:157]
	Parameter BIT_PERIOD bound to: 10417 - type: integer 
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_START_BIT bound to: 4'b0010 
	Parameter S_DATA_BITS bound to: 4'b0100 
	Parameter S_STOP_BIT bound to: 4'b1000 
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:184]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:279]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:288]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:302]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (11#1) [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:279]
WARNING: [Synth 8-7023] instance 'msec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:185]
WARNING: [Synth 8-7023] instance 'sec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:187]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (12#1) [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:157]
INFO: [Synth 8-6155] done synthesizing module 'UART_TOP' (13#1) [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.293 ; gain = 301.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.293 ; gain = 301.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.293 ; gain = 301.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1229.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[0]'. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/work/drive-download-20240822T070140Z-001/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1330.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.980 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.980 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.980 ; gain = 403.312
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.980 ; gain = 403.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 53    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 48    
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sr04_div_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HC_SR04_uart_ctnr 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clock_div_1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tx_x/msec_clk/ed_source/ff_cur_reg' into 'tx_x/usec_clk/ed/ff_cur_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:260]
INFO: [Synth 8-4471] merging register 'tx_x/msec_clk/ed_source/ff_old_reg' into 'tx_x/usec_clk/ed/ff_old_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:261]
INFO: [Synth 8-4471] merging register 'tx_x/sec_clk/ed_source/ff_cur_reg' into 'tx_x/msec_clk/ed/ff_cur_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:260]
INFO: [Synth 8-4471] merging register 'tx_x/sec_clk/ed_source/ff_old_reg' into 'tx_x/msec_clk/ed/ff_old_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:261]
INFO: [Synth 8-4471] merging register 'tx_y/msec_clk/ed_source/ff_cur_reg' into 'tx_y/usec_clk/ed/ff_cur_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:260]
INFO: [Synth 8-4471] merging register 'tx_y/msec_clk/ed_source/ff_old_reg' into 'tx_y/usec_clk/ed/ff_old_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:261]
INFO: [Synth 8-4471] merging register 'tx_y/sec_clk/ed_source/ff_cur_reg' into 'tx_y/msec_clk/ed/ff_cur_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:260]
INFO: [Synth 8-4471] merging register 'tx_y/sec_clk/ed_source/ff_old_reg' into 'tx_y/msec_clk/ed/ff_old_reg' [C:/work/final_project/final_project.srcs/sources_1/new/Ultrasonic.v:261]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/next_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'rx/bit_index_reg[3]' (FDCE) to 'rx/bit_index_reg[0]'
INFO: [Synth 8-3886] merging instance 'rx/bit_index_reg[2]' (FDCE) to 'rx/bit_index_reg[0]'
INFO: [Synth 8-3886] merging instance 'rx/bit_index_reg[1]' (FDCE) to 'rx/bit_index_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/bit_index_reg[0] )
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[0]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[1]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[2]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[3]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[4]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[5]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'rx/Rx_data_reg[6]' (FDE) to 'rx/Rx_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/Rx_data_reg[7] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx/state_reg[2]/Q' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx/state_reg[1]/Q' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx/state_reg[0]/Q' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:105]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx/state_reg[3]__0/Q' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/work/final_project/final_project.srcs/sources_1/new/UART.v:84]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1330.980 ; gain = 403.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1330.980 ; gain = 403.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1363.234 ; gain = 435.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1363.234 ; gain = 435.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     1|
|4     |LUT2   |    91|
|5     |LUT3   |    38|
|6     |LUT4   |   129|
|7     |LUT5   |    41|
|8     |LUT6   |   119|
|9     |FDCE   |   263|
|10    |FDPE   |    13|
|11    |FDRE   |    39|
|12    |IBUF   |     4|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------------+------+
|      |Instance              |Module               |Cells |
+------+----------------------+---------------------+------+
|1     |top                   |                     |   800|
|2     |  HC_SR04             |HC_SR04_double_top   |   388|
|3     |    HC_SR04_cntr_0    |HC_SR04_uart_ctnr    |   170|
|4     |      div58           |sr04_div_58_15       |    20|
|5     |      edge_detector_0 |edge_detector_p_16   |     8|
|6     |      usec_clk        |clock_div_100_17     |    67|
|7     |        ed            |edge_detector_p_18   |    51|
|8     |    HC_SR04_cntr_1    |HC_SR04_uart_ctnr_10 |   171|
|9     |      div58           |sr04_div_58          |    20|
|10    |      edge_detector_0 |edge_detector_p_12   |     8|
|11    |      usec_clk        |clock_div_100_13     |    67|
|12    |        ed            |edge_detector_p_14   |    51|
|13    |    fnd               |fnd_cntr             |    47|
|14    |      dec_7seg        |decoder_7seg         |     7|
|15    |      rc              |ring_counter_fnd     |    36|
|16    |        ed            |edge_detector_p_11   |     3|
|17    |  tx_x                |UART_TX              |   191|
|18    |    msec_clk          |clock_div_1000_4     |    29|
|19    |      ed              |edge_detector_p_9    |     5|
|20    |    sec_clk           |clock_div_1000_5     |    29|
|21    |      ed              |edge_detector_p_8    |     5|
|22    |    usec_clk          |clock_div_100_6      |    20|
|23    |      ed              |edge_detector_p_7    |     4|
|24    |  tx_y                |UART_TX_0            |   192|
|25    |    msec_clk          |clock_div_1000       |    30|
|26    |      ed              |edge_detector_p_3    |     5|
|27    |    sec_clk           |clock_div_1000_1     |    29|
|28    |      ed              |edge_detector_p_2    |     5|
|29    |    usec_clk          |clock_div_100        |    20|
|30    |      ed              |edge_detector_p      |     4|
+------+----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1369.648 ; gain = 340.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.648 ; gain = 441.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1381.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 20 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1381.734 ; gain = 734.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/final_project/final_project.runs/synth_1/UART_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_TOP_utilization_synth.rpt -pb UART_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 12:01:48 2024...
