#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Apr 19 21:16:29 2016
# Process ID: 224
# Log file: C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.runs/synth_1/CRO_PUF_TOP.vds
# Journal file: C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CRO_PUF_TOP.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7a100tcsg324-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.cache/wt [current_project]
# set_property parent.project_path C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd
#   C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/mux16to1.vhd
#   C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd
#   C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/counter32bit.vhd
#   C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd
#   C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF_TOP.vhd
# }
# read_xdc C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc]
# catch { write_hwdef -file CRO_PUF_TOP.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top CRO_PUF_TOP -part xc7a100tcsg324-1
Command: synth_design -top CRO_PUF_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 226.359 ; gain = 66.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CRO_PUF_TOP' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF_TOP.vhd:17]
INFO: [Synth 8-3491] module 'CRO_PUF' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:4' bound to instance 'CRO_PUF1' of component 'CRO_PUF' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF_TOP.vhd:31]
INFO: [Synth 8-638] synthesizing module 'CRO_PUF' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:13]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-638] synthesizing module 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:18]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:27]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:27]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:27]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:28]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:28]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:28]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:29]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:29]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:29]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:30]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:4' bound to instance 'inverter_top_0' of component 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:47]
INFO: [Synth 8-638] synthesizing module 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:10]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:5]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:6]
INFO: [Synth 8-256] done synthesizing module 'inverter' (1#1) [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:10]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:4' bound to instance 'inverter_bot_0' of component 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:48]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:4' bound to instance 'inverter_top_1' of component 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:49]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:4' bound to instance 'inverter_bot_1' of component 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:50]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:4' bound to instance 'inverter_top_2' of component 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:51]
INFO: [Synth 8-3491] module 'inverter' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/inverter.vhd:4' bound to instance 'inverter_bot_2' of component 'inverter' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'config_oscillator' (2#1) [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:18]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'config_oscillator' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/config_RO.vhd:10' bound to instance 'CROs' of component 'config_oscillator' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:55]
INFO: [Synth 8-3491] module 'mux16to1' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/mux16to1.vhd:4' bound to instance 'top_mux' of component 'mux16to1' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:59]
INFO: [Synth 8-638] synthesizing module 'mux16to1' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/mux16to1.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'mux16to1' (3#1) [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/mux16to1.vhd:10]
INFO: [Synth 8-3491] module 'mux16to1' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/mux16to1.vhd:4' bound to instance 'bot_mux' of component 'mux16to1' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:63]
INFO: [Synth 8-3491] module 'counter32bit' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/counter32bit.vhd:6' bound to instance 'top_counter' of component 'counter32bit' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:66]
INFO: [Synth 8-638] synthesizing module 'counter32bit' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/counter32bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'counter32bit' (4#1) [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/counter32bit.vhd:12]
INFO: [Synth 8-3491] module 'counter32bit' declared at 'C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/counter32bit.vhd:6' bound to instance 'bot_counter' of component 'counter32bit' [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'CRO_PUF' (5#1) [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CRO_PUF_TOP' (6#1) [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/sources_1/imports/VHD_files/CRO_PUF_TOP.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 260.352 ; gain = 100.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 260.352 ; gain = 100.867
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CRO_PUF_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CRO_PUF_TOP_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 564.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 478).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 479).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 480).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 481).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 482).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 483).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 484).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 485).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 486).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 487).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 488).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 489).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 490).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 491).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 492).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 493).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 494).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 495).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 496).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 497).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 498).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 499).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 500).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 501).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 502).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 503).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 504).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 505).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 506).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 507).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 508).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 509).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 510).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 511).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 512).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 513).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 514).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 515).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 516).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 517).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 518).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 519).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 520).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 521).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 522).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 523).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 524).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 525).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 526).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 527).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 528).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 529).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 530).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 531).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 532).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 533).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 534).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 535).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 536).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 537).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 538).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 539).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 540).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 541).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 542).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 543).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 544).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 545).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 546).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 547).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 548).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 549).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 550).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 551).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 552).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 553).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 554).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 555).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 556).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 557).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 558).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 559).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 560).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 561).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 562).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 563).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 564).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 565).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 566).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 567).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs /inverter_bot_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 568).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs /inverter_bot_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 569).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs /inverter_bot_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 570).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs /inverter_top_0. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 571).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs /inverter_top_1. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 572).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs /inverter_top_2. (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 573).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[0].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 574).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[1].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 575).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[2].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 576).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[3].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 577).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[4].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 578).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[5].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 579).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[6].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 580).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[7].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 581).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[8].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 582).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[9].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 583).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[10].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 584).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[11].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 585).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[12].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 586).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[13].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 587).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[14].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 588).
Applied set_property DONT_TOUCH = true for CRO_PUF1/\CRO_GEN[15].CROs . (constraint file  C:/Users/patty/Documents/classes/ece559/git/HWSec_Project/16_CROs/16_CROs.srcs/constrs_1/imports/CRO/Nexys4_Master.xdc, line 589).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CRO_PUF_TOP 
Detailed RTL Component Info : 
Module mux16to1 
Detailed RTL Component Info : 
Module counter32bit 
Detailed RTL Component Info : 
Module inverter 
Detailed RTL Component Info : 
Module config_oscillator__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator__xdcDup__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module config_oscillator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CRO_PUF 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:13 ; elapsed = 00:02:20 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 564.078 ; gain = 404.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 564.078 ; gain = 404.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:19 ; elapsed = 00:04:37 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:04:37 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:05:09 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:35 ; elapsed = 00:05:12 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:35 ; elapsed = 00:05:12 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:35 ; elapsed = 00:05:13 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |   160|
|4     |LUT2   |    17|
|5     |LUT3   |    48|
|6     |LUT6   |     8|
|7     |MUXF7  |     4|
|8     |MUXF8  |     2|
|9     |FDCE   |    64|
|10    |IBUF   |     6|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |   328|
|2     |  CRO_PUF1             |CRO_PUF                       |   319|
|3     |    \CRO_GEN[0].CROs   |config_oscillator__xdcDup__1  |    10|
|4     |      inverter_top_0   |inverter__16                  |     1|
|5     |      inverter_bot_0   |inverter__17                  |     1|
|6     |      inverter_top_1   |inverter__18                  |     1|
|7     |      inverter_bot_1   |inverter__19                  |     1|
|8     |      inverter_top_2   |inverter__20                  |     1|
|9     |      inverter_bot_2   |inverter__21                  |     1|
|10    |    \CRO_GEN[1].CROs   |config_oscillator__xdcDup__2  |    10|
|11    |      inverter_top_0   |inverter__22                  |     1|
|12    |      inverter_bot_0   |inverter__23                  |     1|
|13    |      inverter_top_1   |inverter__24                  |     1|
|14    |      inverter_bot_1   |inverter__25                  |     1|
|15    |      inverter_top_2   |inverter__26                  |     1|
|16    |      inverter_bot_2   |inverter__27                  |     1|
|17    |    \CRO_GEN[2].CROs   |config_oscillator__xdcDup__3  |    10|
|18    |      inverter_top_0   |inverter__28                  |     1|
|19    |      inverter_bot_0   |inverter__29                  |     1|
|20    |      inverter_top_1   |inverter__30                  |     1|
|21    |      inverter_bot_1   |inverter__31                  |     1|
|22    |      inverter_top_2   |inverter__32                  |     1|
|23    |      inverter_bot_2   |inverter__33                  |     1|
|24    |    \CRO_GEN[3].CROs   |config_oscillator__xdcDup__4  |    10|
|25    |      inverter_top_0   |inverter__34                  |     1|
|26    |      inverter_bot_0   |inverter__35                  |     1|
|27    |      inverter_top_1   |inverter__36                  |     1|
|28    |      inverter_bot_1   |inverter__37                  |     1|
|29    |      inverter_top_2   |inverter__38                  |     1|
|30    |      inverter_bot_2   |inverter__39                  |     1|
|31    |    \CRO_GEN[4].CROs   |config_oscillator__xdcDup__5  |    10|
|32    |      inverter_top_0   |inverter__40                  |     1|
|33    |      inverter_bot_0   |inverter__41                  |     1|
|34    |      inverter_top_1   |inverter__42                  |     1|
|35    |      inverter_bot_1   |inverter__43                  |     1|
|36    |      inverter_top_2   |inverter__44                  |     1|
|37    |      inverter_bot_2   |inverter__45                  |     1|
|38    |    \CRO_GEN[5].CROs   |config_oscillator__xdcDup__6  |    10|
|39    |      inverter_top_0   |inverter__46                  |     1|
|40    |      inverter_bot_0   |inverter__47                  |     1|
|41    |      inverter_top_1   |inverter__48                  |     1|
|42    |      inverter_bot_1   |inverter__49                  |     1|
|43    |      inverter_top_2   |inverter__50                  |     1|
|44    |      inverter_bot_2   |inverter__51                  |     1|
|45    |    \CRO_GEN[6].CROs   |config_oscillator__xdcDup__7  |    10|
|46    |      inverter_top_0   |inverter__52                  |     1|
|47    |      inverter_bot_0   |inverter__53                  |     1|
|48    |      inverter_top_1   |inverter__54                  |     1|
|49    |      inverter_bot_1   |inverter__55                  |     1|
|50    |      inverter_top_2   |inverter__56                  |     1|
|51    |      inverter_bot_2   |inverter__57                  |     1|
|52    |    \CRO_GEN[7].CROs   |config_oscillator__xdcDup__8  |    10|
|53    |      inverter_top_0   |inverter__58                  |     1|
|54    |      inverter_bot_0   |inverter__59                  |     1|
|55    |      inverter_top_1   |inverter__60                  |     1|
|56    |      inverter_bot_1   |inverter__61                  |     1|
|57    |      inverter_top_2   |inverter__62                  |     1|
|58    |      inverter_bot_2   |inverter__63                  |     1|
|59    |    \CRO_GEN[8].CROs   |config_oscillator__xdcDup__9  |    10|
|60    |      inverter_top_0   |inverter__64                  |     1|
|61    |      inverter_bot_0   |inverter__65                  |     1|
|62    |      inverter_top_1   |inverter__66                  |     1|
|63    |      inverter_bot_1   |inverter__67                  |     1|
|64    |      inverter_top_2   |inverter__68                  |     1|
|65    |      inverter_bot_2   |inverter__69                  |     1|
|66    |    \CRO_GEN[9].CROs   |config_oscillator__xdcDup__10 |    10|
|67    |      inverter_top_0   |inverter__70                  |     1|
|68    |      inverter_bot_0   |inverter__71                  |     1|
|69    |      inverter_top_1   |inverter__72                  |     1|
|70    |      inverter_bot_1   |inverter__73                  |     1|
|71    |      inverter_top_2   |inverter__74                  |     1|
|72    |      inverter_bot_2   |inverter__75                  |     1|
|73    |    \CRO_GEN[10].CROs  |config_oscillator__xdcDup__11 |    10|
|74    |      inverter_top_0   |inverter__76                  |     1|
|75    |      inverter_bot_0   |inverter__77                  |     1|
|76    |      inverter_top_1   |inverter__78                  |     1|
|77    |      inverter_bot_1   |inverter__79                  |     1|
|78    |      inverter_top_2   |inverter__80                  |     1|
|79    |      inverter_bot_2   |inverter__81                  |     1|
|80    |    \CRO_GEN[11].CROs  |config_oscillator__xdcDup__12 |    10|
|81    |      inverter_top_0   |inverter__82                  |     1|
|82    |      inverter_bot_0   |inverter__83                  |     1|
|83    |      inverter_top_1   |inverter__84                  |     1|
|84    |      inverter_bot_1   |inverter__85                  |     1|
|85    |      inverter_top_2   |inverter__86                  |     1|
|86    |      inverter_bot_2   |inverter__87                  |     1|
|87    |    \CRO_GEN[12].CROs  |config_oscillator__xdcDup__13 |    10|
|88    |      inverter_top_0   |inverter__88                  |     1|
|89    |      inverter_bot_0   |inverter__89                  |     1|
|90    |      inverter_top_1   |inverter__90                  |     1|
|91    |      inverter_bot_1   |inverter__91                  |     1|
|92    |      inverter_top_2   |inverter__92                  |     1|
|93    |      inverter_bot_2   |inverter__93                  |     1|
|94    |    \CRO_GEN[13].CROs  |config_oscillator__xdcDup__14 |    10|
|95    |      inverter_top_0   |inverter__94                  |     1|
|96    |      inverter_bot_0   |inverter__95                  |     1|
|97    |      inverter_top_1   |inverter__96                  |     1|
|98    |      inverter_bot_1   |inverter__97                  |     1|
|99    |      inverter_top_2   |inverter__98                  |     1|
|100   |      inverter_bot_2   |inverter__99                  |     1|
|101   |    \CRO_GEN[14].CROs  |config_oscillator__xdcDup__15 |    10|
|102   |      inverter_top_0   |inverter__100                 |     1|
|103   |      inverter_bot_0   |inverter__101                 |     1|
|104   |      inverter_top_1   |inverter__102                 |     1|
|105   |      inverter_bot_1   |inverter__103                 |     1|
|106   |      inverter_top_2   |inverter__104                 |     1|
|107   |      inverter_bot_2   |inverter__105                 |     1|
|108   |    \CRO_GEN[15].CROs  |config_oscillator             |    10|
|109   |      inverter_top_0   |inverter__106                 |     1|
|110   |      inverter_bot_0   |inverter__107                 |     1|
|111   |      inverter_top_1   |inverter__108                 |     1|
|112   |      inverter_bot_1   |inverter__109                 |     1|
|113   |      inverter_top_2   |inverter__110                 |     1|
|114   |      inverter_bot_2   |inverter                      |     1|
|115   |    bot_counter        |counter32bit                  |    72|
|116   |    top_counter        |counter32bit_0                |    73|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:36 ; elapsed = 00:05:13 . Memory (MB): peak = 564.078 ; gain = 404.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:04:12 . Memory (MB): peak = 564.078 ; gain = 87.227
Synthesis Optimization Complete : Time (s): cpu = 00:04:36 ; elapsed = 00:05:14 . Memory (MB): peak = 564.078 ; gain = 404.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:33 ; elapsed = 00:05:09 . Memory (MB): peak = 564.078 ; gain = 390.961
# write_checkpoint -noxdef CRO_PUF_TOP.dcp
# catch { report_utilization -file CRO_PUF_TOP_utilization_synth.rpt -pb CRO_PUF_TOP_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 564.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 21:21:57 2016...
