Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\msys64\home\vidurkakar\other\challenge-ece4530-f17-vidurvt\baseline\hardware\baseline_qsys.qsys --block-symbol-file --output-directory=C:\msys64\home\vidurkakar\other\challenge-ece4530-f17-vidurvt\baseline\hardware\baseline_qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/baseline_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding hw_correlate_0 [hw_correlate 1.0]
Progress: Parameterizing module hw_correlate_0
Progress: Adding led_pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module led_pio_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Adding switch_pio_1 [altera_avalon_pio 17.0]
Progress: Parameterizing module switch_pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: baseline_qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: baseline_qsys.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: baseline_qsys.pll_0: Able to implement PLL with user settings
Info: baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\msys64\home\vidurkakar\other\challenge-ece4530-f17-vidurvt\baseline\hardware\baseline_qsys.qsys --synthesis=VERILOG --output-directory=C:\msys64\home\vidurkakar\other\challenge-ece4530-f17-vidurvt\baseline\hardware\baseline_qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/baseline_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding hw_correlate_0 [hw_correlate 1.0]
Progress: Parameterizing module hw_correlate_0
Progress: Adding led_pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module led_pio_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Adding switch_pio_1 [altera_avalon_pio 17.0]
Progress: Parameterizing module switch_pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: baseline_qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: baseline_qsys.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: baseline_qsys.pll_0: Able to implement PLL with user settings
Info: baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: baseline_qsys: Generating baseline_qsys "baseline_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon.
Error: Generation stopped, 10 or more modules remaining
Info: baseline_qsys: Done "baseline_qsys" with 10 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
