;redcode
;assert 1
	SPL 0, @74
	MOV -1, @-326
	SUB 421, 1
	SLT #6, 23
	ADD 270, 60
	ADD <300, 90
	SLT 121, 0
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB -17, <-32
	MOV #-126, -506
	MOV 101, <-16
	MOV 101, <-16
	MOV -17, <-32
	DJN 200, 90
	CMP <0, 0
	CMP @0, @2
	SUB 421, 1
	SUB 124, 0
	MOV @121, 106
	SUB @129, 106
	CMP @0, @2
	SUB @0, @2
	SUB @0, @2
	CMP 290, 30
	SUB 840, 0
	SUB 840, 0
	SLT 121, 0
	SUB 900, 300
	CMP #0, 7
	SLT 121, 0
	ADD 270, 60
	SUB 421, 1
	ADD 270, 60
	ADD 270, 60
	SPL 0, <320
	SUB 421, 1
	ADD 270, 60
	ADD 270, 60
	SUB 421, 1
	SLT 0, 900
	SLT 0, 900
	SUB 421, 1
	SUB 421, 1
	ADD <127, @106
	SLT 0, 900
	MOV -1, @-326
	SPL 0, @74
	MOV -1, @-326
