{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629309564297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629309564305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 18 12:59:24 2021 " "Processing started: Wed Aug 18 12:59:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629309564305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309564305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Saturnin_Block_EncryptV2 -c Saturnin_Block_EncryptV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Saturnin_Block_EncryptV2 -c Saturnin_Block_EncryptV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309564306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629309564910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629309564910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/xor_key_rotated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/xor_key_rotated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_key_Rotated-Main " "Found design unit 1: XOR_key_Rotated-Main" {  } { { "../Make_Rounds/XOR_key_Rotated.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/XOR_key_Rotated.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578587 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_key_Rotated " "Found entity 1: XOR_key_Rotated" {  } { { "../Make_Rounds/XOR_key_Rotated.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/XOR_key_Rotated.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/xor_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/xor_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_key-Main " "Found design unit 1: XOR_key-Main" {  } { { "../Make_Rounds/XOR_key.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/XOR_key.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578592 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_key " "Found entity 1: XOR_key" {  } { { "../Make_Rounds/XOR_key.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/XOR_key.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_slice_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_slice_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Slice_Inv-Main " "Found design unit 1: SR_Slice_Inv-Main" {  } { { "../Make_Rounds/SR_Slice_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice_Inv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578595 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Slice_Inv " "Found entity 1: SR_Slice_Inv" {  } { { "../Make_Rounds/SR_Slice_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Slice-Main " "Found design unit 1: SR_Slice-Main" {  } { { "../Make_Rounds/SR_Slice.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578598 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Slice " "Found entity 1: SR_Slice" {  } { { "../Make_Rounds/SR_Slice.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Slice.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_sheet_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_sheet_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Sheet_Inv-Main " "Found design unit 1: SR_Sheet_Inv-Main" {  } { { "../Make_Rounds/SR_Sheet_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Sheet_Inv.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578601 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Sheet_Inv " "Found entity 1: SR_Sheet_Inv" {  } { { "../Make_Rounds/SR_Sheet_Inv.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Sheet_Inv.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_sheet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/sr_sheet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Sheet-Main " "Found design unit 1: SR_Sheet-Main" {  } { { "../Make_Rounds/SR_Sheet.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Sheet.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578605 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Sheet " "Found entity 1: SR_Sheet" {  } { { "../Make_Rounds/SR_Sheet.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/SR_Sheet.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/saturnin_block_encryptv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/saturnin_block_encryptv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturnin_Block_EncryptV2-Main " "Found design unit 1: Saturnin_Block_EncryptV2-Main" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578620 ""} { "Info" "ISGN_ENTITY_NAME" "1 Saturnin_Block_EncryptV2 " "Found entity 1: Saturnin_Block_EncryptV2" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2P-RTL " "Found design unit 1: S2P-RTL" {  } { { "../Make_Rounds/S2P.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/S2P.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578623 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2P " "Found entity 1: S2P" {  } { { "../Make_Rounds/S2P.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/S2P.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/s_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/s_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_Box-Main " "Found design unit 1: S_Box-Main" {  } { { "../Make_Rounds/S_Box.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/S_Box.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578625 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_Box " "Found entity 1: S_Box" {  } { { "../Make_Rounds/S_Box.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/S_Box.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/register_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/register_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Logic-rtl " "Found design unit 1: Register_Logic-rtl" {  } { { "../Make_Rounds/Register_Logic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_Logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Logic " "Found entity 1: Register_Logic" {  } { { "../Make_Rounds/Register_Logic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_Logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/register_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/register_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_A-rtl " "Found design unit 1: Register_A-rtl" {  } { { "../Make_Rounds/Register_A.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_A.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_A " "Found entity 1: Register_A" {  } { { "../Make_Rounds/Register_A.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Register_A.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/muxlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/muxlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxLogic-RTL " "Found design unit 1: MuxLogic-RTL" {  } { { "../Make_Rounds/MuxLogic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MuxLogic.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578633 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxLogic " "Found entity 1: MuxLogic" {  } { { "../Make_Rounds/MuxLogic.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MuxLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578633 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Make_Rounds/Mux.vhd " "Entity \"Mux\" obtained from \"../Make_Rounds/Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../Make_Rounds/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1629309578636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-RTL " "Found design unit 1: Mux-RTL" {  } { { "../Make_Rounds/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../Make_Rounds/Mux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemBnk_TB-testbench " "Found design unit 1: MemBnk_TB-testbench" {  } { { "../Make_Rounds/MemBnk_TB.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578639 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemBnk_TB " "Found entity 1: MemBnk_TB" {  } { { "../Make_Rounds/MemBnk_TB.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemBnk_32-RTL " "Found design unit 1: MemBnk_32-RTL" {  } { { "../Make_Rounds/MemBnk_32.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk_32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578641 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemBnk_32 " "Found entity 1: MemBnk_32" {  } { { "../Make_Rounds/MemBnk_32.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemBnk_16-RTL " "Found design unit 1: MemBnk_16-RTL" {  } { { "../Make_Rounds/MemBnk_16.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk_16.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578643 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemBnk_16 " "Found entity 1: MemBnk_16" {  } { { "../Make_Rounds/MemBnk_16.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/membnk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemBnk-RTL " "Found design unit 1: MemBnk-RTL" {  } { { "../Make_Rounds/MemBnk.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578646 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemBnk " "Found entity 1: MemBnk" {  } { { "../Make_Rounds/MemBnk.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MemBnk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/mds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/mds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDS-Main " "Found design unit 1: MDS-Main" {  } { { "../Make_Rounds/MDS.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MDS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578649 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDS " "Found entity 1: MDS" {  } { { "../Make_Rounds/MDS.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/MDS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/make_rounds_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/make_rounds_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Make_Rounds_TB-testbench " "Found design unit 1: Make_Rounds_TB-testbench" {  } { { "../Make_Rounds/Make_Rounds_TB.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Make_Rounds_TB " "Found entity 1: Make_Rounds_TB" {  } { { "../Make_Rounds/Make_Rounds_TB.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/make_rounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/make_rounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Make_Rounds-Main " "Found design unit 1: Make_Rounds-Main" {  } { { "../Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Make_Rounds " "Found entity 1: Make_Rounds" {  } { { "../Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-RTL " "Found design unit 1: DeMux-RTL" {  } { { "../Make_Rounds/DeMux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/DeMux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578660 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "../Make_Rounds/DeMux.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/DeMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/data_generate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/data_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Generate-RTL " "Found design unit 1: Data_Generate-RTL" {  } { { "../Make_Rounds/Data_Generate.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Generate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Generate " "Found entity 1: Data_Generate" {  } { { "../Make_Rounds/Data_Generate.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Generate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/data_force.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/juan pablo/onedrive - correounivalle.edu.co/universidad/proyectodegrado/implementation/make_rounds/data_force.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Force-RTL " "Found design unit 1: Data_Force-RTL" {  } { { "../Make_Rounds/Data_Force.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Force.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Force " "Found entity 1: Data_Force" {  } { { "../Make_Rounds/Data_Force.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Force.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629309578668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309578668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Saturnin_Block_EncryptV2 " "Elaborating entity \"Saturnin_Block_EncryptV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629309578743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_Out_RCB Saturnin_Block_EncryptV2.vhd(325) " "Verilog HDL or VHDL warning at Saturnin_Block_EncryptV2.vhd(325): object \"Data_Out_RCB\" assigned a value but never read" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629309578747 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Rst_RB Saturnin_Block_EncryptV2.vhd(447) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(447): used explicit default value for signal \"Rst_RB\" because signal was never assigned a value" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 447 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1629309578748 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rst_Rk Saturnin_Block_EncryptV2.vhd(470) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(470): used implicit default value for signal \"Rst_Rk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 470 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629309578748 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Adrr Saturnin_Block_EncryptV2.vhd(485) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(485): used explicit default value for signal \"Test_Before_Adrr\" because signal was never assigned a value" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 485 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1629309578749 "|Saturnin_Block_EncryptV2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Before_Logic Saturnin_Block_EncryptV2.vhd(486) " "VHDL Signal Declaration warning at Saturnin_Block_EncryptV2.vhd(486): used explicit default value for signal \"Test_Before_Logic\" because signal was never assigned a value" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 486 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1629309578750 "|Saturnin_Block_EncryptV2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Register_A:RinB_MB " "Elaborating entity \"Register_A\" for hierarchy \"Register_A:RinB_MB\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "RinB_MB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309578820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Logic Register_Logic:RinB_EnWr " "Elaborating entity \"Register_Logic\" for hierarchy \"Register_Logic:RinB_EnWr\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "RinB_EnWr" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309578860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Register_A:RinB_AdrrWr " "Elaborating entity \"Register_A\" for hierarchy \"Register_A:RinB_AdrrWr\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "RinB_AdrrWr" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309578895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Generate Data_Generate:Data_Ge " "Elaborating entity \"Data_Generate\" for hierarchy \"Data_Generate:Data_Ge\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "Data_Ge" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309578956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBnk Data_Generate:Data_Ge\|MemBnk:uKey " "Elaborating entity \"MemBnk\" for hierarchy \"Data_Generate:Data_Ge\|MemBnk:uKey\"" {  } { { "../Make_Rounds/Data_Generate.vhd" "uKey" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Data_Generate.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309578971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Force Data_Force:Data_F " "Elaborating entity \"Data_Force\" for hierarchy \"Data_Force:Data_F\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "Data_F" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309578986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Make_Rounds Make_Rounds:uMake_Rounds " "Elaborating entity \"Make_Rounds\" for hierarchy \"Make_Rounds:uMake_Rounds\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "uMake_Rounds" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Rd_0 Make_Rounds.vhd(74) " "Verilog HDL or VHDL warning at Make_Rounds.vhd(74): object \"Addr_Rd_0\" assigned a value but never read" {  } { { "../Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629309579030 "|Saturnin_Block_EncryptV2|Make_Rounds:uMake_Rounds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_Rd_1 Make_Rounds.vhd(75) " "Verilog HDL or VHDL warning at Make_Rounds.vhd(75): object \"Addr_Rd_1\" assigned a value but never read" {  } { { "../Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629309579031 "|Saturnin_Block_EncryptV2|Make_Rounds:uMake_Rounds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd_En_0 Make_Rounds.vhd(76) " "Verilog HDL or VHDL warning at Make_Rounds.vhd(76): object \"Rd_En_0\" assigned a value but never read" {  } { { "../Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629309579031 "|Saturnin_Block_EncryptV2|Make_Rounds:uMake_Rounds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd_En_1 Make_Rounds.vhd(77) " "Verilog HDL or VHDL warning at Make_Rounds.vhd(77): object \"Rd_En_1\" assigned a value but never read" {  } { { "../Make_Rounds/Make_Rounds.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629309579031 "|Saturnin_Block_EncryptV2|Make_Rounds:uMake_Rounds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBnk Make_Rounds:uMake_Rounds\|MemBnk:u_R0 " "Elaborating entity \"MemBnk\" for hierarchy \"Make_Rounds:uMake_Rounds\|MemBnk:u_R0\"" {  } { { "../Make_Rounds/Make_Rounds.vhd" "u_R0" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A Make_Rounds:uMake_Rounds\|Register_A:Rin0_AdrrWr " "Elaborating entity \"Register_A\" for hierarchy \"Make_Rounds:uMake_Rounds\|Register_A:Rin0_AdrrWr\"" {  } { { "../Make_Rounds/Make_Rounds.vhd" "Rin0_AdrrWr" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Make_Rounds.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemBnk MemBnk:uBuff " "Elaborating entity \"MemBnk\" for hierarchy \"MemBnk:uBuff\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "uBuff" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:uMux_WrB " "Elaborating entity \"Mux\" for hierarchy \"Mux:uMux_WrB\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "uMux_WrB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:uMuxAdrr_WrB " "Elaborating entity \"Mux\" for hierarchy \"Mux:uMuxAdrr_WrB\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "uMuxAdrr_WrB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLogic MuxLogic:uMuxWrB " "Elaborating entity \"MuxLogic\" for hierarchy \"MuxLogic:uMuxWrB\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "uMuxWrB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux DeMux:uDeMux_RdB " "Elaborating entity \"DeMux\" for hierarchy \"DeMux:uDeMux_RdB\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "uDeMux_RdB" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_key XOR_key:UXorKey " "Elaborating entity \"XOR_key\" for hierarchy \"XOR_key:UXorKey\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "UXorKey" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_key_Rotated XOR_key_Rotated:UXorKey_Rotated " "Elaborating entity \"XOR_key_Rotated\" for hierarchy \"XOR_key_Rotated:UXorKey_Rotated\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "UXorKey_Rotated" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_Box S_Box:USBox " "Elaborating entity \"S_Box\" for hierarchy \"S_Box:USBox\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "USBox" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDS MDS:UMDS " "Elaborating entity \"MDS\" for hierarchy \"MDS:UMDS\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "UMDS" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_Slice SR_Slice:USR_Slice " "Elaborating entity \"SR_Slice\" for hierarchy \"SR_Slice:USR_Slice\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "USR_Slice" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_Slice_Inv SR_Slice_Inv:USR_Slice_Inv " "Elaborating entity \"SR_Slice_Inv\" for hierarchy \"SR_Slice_Inv:USR_Slice_Inv\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "USR_Slice_Inv" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_Sheet SR_Sheet:USR_Sheet " "Elaborating entity \"SR_Sheet\" for hierarchy \"SR_Sheet:USR_Sheet\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "USR_Sheet" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309579990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_Sheet_Inv SR_Sheet_Inv:USR_Sheet_Inv " "Elaborating entity \"SR_Sheet_Inv\" for hierarchy \"SR_Sheet_Inv:USR_Sheet_Inv\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "USR_Sheet_Inv" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309580116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "305 " "305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629309581385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629309581597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629309581597 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RSTn " "No output dependent on input pin \"RSTn\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629309581670 "|Saturnin_Block_EncryptV2|RSTn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SERIN " "No output dependent on input pin \"SERIN\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629309581670 "|Saturnin_Block_EncryptV2|SERIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Make_Rounds/Saturnin_Block_EncryptV2.vhd" "" { Text "C:/Users/JUAN PABLO/OneDrive - correounivalle.edu.co/Universidad/ProyectoDeGrado/Implementation/Make_Rounds/Saturnin_Block_EncryptV2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629309581670 "|Saturnin_Block_EncryptV2|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629309581670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629309581671 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629309581671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629309581671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629309581716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 18 12:59:41 2021 " "Processing ended: Wed Aug 18 12:59:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629309581716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629309581716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629309581716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629309581716 ""}
