{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 21:38:49 2007 " "Info: Processing started: Thu Jan 18 21:38:49 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "Rx fifo " "Warning: Clock Setting \"Rx fifo\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cicint:cic_Q\|ce_out_reg " "Info: Detected ripple clock \"cicint:cic_Q\|ce_out_reg\" as buffer" {  } { { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 207 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "cicint:cic_Q\|ce_out_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 493 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "PWM_count\[2\] " "Info: Detected ripple clock \"PWM_count\[2\]\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 264 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "PWM_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "data_flag " "Info: Detected ripple clock \"data_flag\" as buffer" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 212 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITAN_CLOCK_OFFSET_DETECTED" "clock clock_8 4.56 ns " "Info: Using auto detected offset of 4.56 ns between base clock \"clock\" and derived clock \"clock_8\" because no offset is specified" {  } {  } 0 0 "Using auto detected offset of %3!s! between base clock \"%1!s!\" and derived clock \"%2!s!\" because no offset is specified" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register cic_q\[0\] register cicint:cic_Q\|input_register\[0\] -714 ps " "Info: Slack time is -714 ps for clock \"clock\" between source register \"cic_q\[0\]\" and destination register \"cicint:cic_Q\|input_register\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "87.5 MHz 11.428 ns " "Info: Fmax is 87.5 MHz (period= 11.428 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.037 ns + Largest register register " "Info: + Largest register to register requirement is 0.037 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.699 ns + Largest " "Info: + Largest clock skew is -4.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.697 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1163 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.666 ns) 3.697 ns cicint:cic_Q\|input_register\[0\] 2 REG LCFF_X16_Y11_N23 3 " "Info: 2: + IC(2.057 ns) + CELL(0.666 ns) = 3.697 ns; Loc. = LCFF_X16_Y11_N23; Fanout = 3; REG Node = 'cicint:cic_Q\|input_register\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { clock cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 44.36 % ) " "Info: Total cell delay = 1.640 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns ( 55.64 % ) " "Info: Total interconnect delay = 2.057 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { clock cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.697 ns" { clock clock~combout cicint:cic_Q|input_register[0] } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.396 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1163 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.296 ns) + CELL(0.970 ns) 4.240 ns cicint:cic_Q\|ce_out_reg 2 REG LCFF_X13_Y15_N21 2 " "Info: 2: + IC(2.296 ns) + CELL(0.970 ns) = 4.240 ns; Loc. = LCFF_X13_Y15_N21; Fanout = 2; REG Node = 'cicint:cic_Q\|ce_out_reg'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { clock cicint:cic_Q|ce_out_reg } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(0.000 ns) 6.832 ns cicint:cic_Q\|ce_out_reg~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(2.592 ns) + CELL(0.000 ns) = 6.832 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'cicint:cic_Q\|ce_out_reg~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.396 ns cic_q\[0\] 4 REG LCFF_X16_Y11_N7 1 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.396 ns; Loc. = LCFF_X16_Y11_N7; Fanout = 1; REG Node = 'cic_q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 31.09 % ) " "Info: Total cell delay = 2.610 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.786 ns ( 68.91 % ) " "Info: Total interconnect delay = 5.786 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.396 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.396 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } { 0.000ns 0.000ns 2.296ns 2.592ns 0.898ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { clock cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.697 ns" { clock clock~combout cicint:cic_Q|input_register[0] } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.396 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.396 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } { 0.000ns 0.000ns 2.296ns 2.592ns 0.898ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 294 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { clock cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.697 ns" { clock clock~combout cicint:cic_Q|input_register[0] } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.396 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.396 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } { 0.000ns 0.000ns 2.296ns 2.592ns 0.898ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.751 ns - Longest register register " "Info: - Longest register to register delay is 0.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cic_q\[0\] 1 REG LCFF_X16_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y11_N7; Fanout = 1; REG Node = 'cic_q\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { cic_q[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 294 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns cicint:cic_Q\|input_register\[0\]~feeder 2 COMB LCCOMB_X16_Y11_N22 1 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X16_Y11_N22; Fanout = 1; COMB Node = 'cicint:cic_Q\|input_register\[0\]~feeder'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { cic_q[0] cicint:cic_Q|input_register[0]~feeder } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.751 ns cicint:cic_Q\|input_register\[0\] 3 REG LCFF_X16_Y11_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.751 ns; Loc. = LCFF_X16_Y11_N23; Fanout = 3; REG Node = 'cicint:cic_Q\|input_register\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cicint:cic_Q|input_register[0]~feeder cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "cicint.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/cicint.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.81 % ) " "Info: Total cell delay = 0.314 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 58.19 % ) " "Info: Total interconnect delay = 0.437 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { cic_q[0] cicint:cic_Q|input_register[0]~feeder cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.751 ns" { cic_q[0] cicint:cic_Q|input_register[0]~feeder cicint:cic_Q|input_register[0] } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { clock cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.697 ns" { clock clock~combout cicint:cic_Q|input_register[0] } { 0.000ns 0.000ns 2.057ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.396 ns" { clock cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.396 ns" { clock clock~combout cicint:cic_Q|ce_out_reg cicint:cic_Q|ce_out_reg~clkctrl cic_q[0] } { 0.000ns 0.000ns 2.296ns 2.592ns 0.898ns } { 0.000ns 0.974ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { cic_q[0] cicint:cic_Q|input_register[0]~feeder cicint:cic_Q|input_register[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.751 ns" { cic_q[0] cicint:cic_Q|input_register[0]~feeder cicint:cic_Q|input_register[0] } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clock' 16 " "Warning: Can't achieve timing requirement Clock Setup: 'clock' along 16 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock_8 register PWM_clock register Q_PWM\[11\] -400 ps " "Info: Slack time is -400 ps for clock \"clock_8\" between source register \"PWM_clock\" and destination register \"Q_PWM\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.815 ns + Largest register register " "Info: + Largest register to register requirement is 2.815 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.559 ns + " "Info: + Setup relationship between source and destination is 4.559 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.559 ns " "Info: + Latch edge is 4.559 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock_8 160.000 ns 84.559 ns inverted 50 " "Info: Clock period of Destination clock \"clock_8\" is 160.000 ns with inverted offset of 84.559 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.480 ns + Largest " "Info: + Largest clock skew is -1.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_8 destination 2.319 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_8\" to destination register is 2.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_8 1 CLK LCFF_X33_Y10_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; CLK Node = 'clock_8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 0.764 ns clock_8~clkctrl 2 COMB CLKCTRL_G6 391 " "Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 391; COMB Node = 'clock_8~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clock_8 clock_8~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 2.319 ns Q_PWM\[11\] 3 REG LCFF_X16_Y9_N23 1 " "Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.319 ns; Loc. = LCFF_X16_Y9_N23; Fanout = 1; REG Node = 'Q_PWM\[11\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_8~clkctrl Q_PWM[11] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 671 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.72 % ) " "Info: Total cell delay = 0.666 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.653 ns ( 71.28 % ) " "Info: Total interconnect delay = 1.653 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } { 0.000ns 0.764ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.799 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1163 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.666 ns) 3.799 ns PWM_clock 2 REG LCFF_X15_Y5_N31 11 " "Info: 2: + IC(2.159 ns) + CELL(0.666 ns) = 3.799 ns; Loc. = LCFF_X15_Y5_N31; Fanout = 11; REG Node = 'PWM_clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clock PWM_clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 264 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 43.17 % ) " "Info: Total cell delay = 1.640 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 56.83 % ) " "Info: Total interconnect delay = 2.159 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.799 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.159ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } { 0.000ns 0.764ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.799 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.159ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 264 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 671 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } { 0.000ns 0.764ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.799 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.159ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.215 ns - Longest register register " "Info: - Longest register to register delay is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PWM_clock 1 REG LCFF_X15_Y5_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N31; Fanout = 11; REG Node = 'PWM_clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWM_clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 264 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.206 ns) 0.696 ns Q_PWM\[0\]~3816 2 COMB LCCOMB_X15_Y5_N26 2 " "Info: 2: + IC(0.490 ns) + CELL(0.206 ns) = 0.696 ns; Loc. = LCCOMB_X15_Y5_N26; Fanout = 2; COMB Node = 'Q_PWM\[0\]~3816'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { PWM_clock Q_PWM[0]~3816 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 671 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 1.308 ns Q_PWM\[0\]~3817 3 COMB LCCOMB_X15_Y5_N10 16 " "Info: 3: + IC(0.406 ns) + CELL(0.206 ns) = 1.308 ns; Loc. = LCCOMB_X15_Y5_N10; Fanout = 16; COMB Node = 'Q_PWM\[0\]~3817'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Q_PWM[0]~3816 Q_PWM[0]~3817 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 671 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.855 ns) 3.215 ns Q_PWM\[11\] 4 REG LCFF_X16_Y9_N23 1 " "Info: 4: + IC(1.052 ns) + CELL(0.855 ns) = 3.215 ns; Loc. = LCFF_X16_Y9_N23; Fanout = 1; REG Node = 'Q_PWM\[11\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Q_PWM[0]~3817 Q_PWM[11] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 671 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 39.41 % ) " "Info: Total cell delay = 1.267 ns ( 39.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.948 ns ( 60.59 % ) " "Info: Total interconnect delay = 1.948 ns ( 60.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { PWM_clock Q_PWM[0]~3816 Q_PWM[0]~3817 Q_PWM[11] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { PWM_clock Q_PWM[0]~3816 Q_PWM[0]~3817 Q_PWM[11] } { 0.000ns 0.490ns 0.406ns 1.052ns } { 0.000ns 0.206ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { clock_8 clock_8~clkctrl Q_PWM[11] } { 0.000ns 0.764ns 0.889ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { clock PWM_clock } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.799 ns" { clock clock~combout PWM_clock } { 0.000ns 0.000ns 2.159ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { PWM_clock Q_PWM[0]~3816 Q_PWM[0]~3817 Q_PWM[11] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { PWM_clock Q_PWM[0]~3816 Q_PWM[0]~3817 Q_PWM[11] } { 0.000ns 0.490ns 0.406ns 1.052ns } { 0.000ns 0.206ns 0.206ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clock_8' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'clock_8' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a5~portb_address_reg11 2.015 ns " "Info: Slack time is 2.015 ns for clock \"IFCLK\" between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a5~portb_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "125.23 MHz 7.985 ns " "Info: Fmax is 125.23 MHz (period= 7.985 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.819 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.819 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IFCLK\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.169 ns + Largest " "Info: + Largest clock skew is 0.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.641 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 5.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 305 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 305; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.878 ns) 5.641 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a5~portb_address_reg11 5 MEM M4K_X27_Y14 0 " "Info: 5: + IC(0.842 ns) + CELL(0.878 ns) = 5.641 ns; Loc. = M4K_X27_Y14; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a5~portb_address_reg11'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/altsyncram_aec1.tdf" 208 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.978 ns ( 52.79 % ) " "Info: Total cell delay = 2.978 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.663 ns ( 47.21 % ) " "Info: Total interconnect delay = 2.663 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.842ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.472 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 5.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 305 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 305; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 5.472 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\] 5 REG LCFF_X12_Y9_N13 22 " "Info: 5: + IC(0.885 ns) + CELL(0.666 ns) = 5.472 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 50.55 % ) " "Info: Total cell delay = 2.766 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 49.45 % ) " "Info: Total interconnect delay = 2.706 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.885ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.842ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.878ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.885ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/altsyncram_aec1.tdf" 208 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.842ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.878ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.885ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.804 ns - Longest register memory " "Info: - Longest register to memory delay is 7.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\] 1 REG LCFF_X12_Y9_N13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.650 ns) 1.444 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~90 2 COMB LCCOMB_X13_Y9_N6 1 " "Info: 2: + IC(0.794 ns) + CELL(0.650 ns) = 1.444 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~90'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.650 ns) 2.488 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~91 3 COMB LCCOMB_X13_Y9_N16 1 " "Info: 3: + IC(0.394 ns) + CELL(0.650 ns) = 2.488 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~91'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.614 ns) 3.792 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X12_Y9_N0 246 " "Info: 4: + IC(0.690 ns) + CELL(0.614 ns) = 3.792 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.187 ns) + CELL(0.825 ns) 7.804 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a5~portb_address_reg11 5 MEM M4K_X27_Y14 0 " "Info: 5: + IC(3.187 ns) + CELL(0.825 ns) = 7.804 ns; Loc. = M4K_X27_Y14; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|ram_block6a5~portb_address_reg11'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/altsyncram_aec1.tdf" 208 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.739 ns ( 35.10 % ) " "Info: Total cell delay = 2.739 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.065 ns ( 64.90 % ) " "Info: Total interconnect delay = 5.065 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.804 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.804 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } { 0.000ns 0.794ns 0.394ns 0.690ns 3.187ns } { 0.000ns 0.650ns 0.650ns 0.614ns 0.825ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.842ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.878ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.885ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.804 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.804 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11 } { 0.000ns 0.794ns 0.394ns 0.690ns 3.187ns } { 0.000ns 0.650ns 0.650ns 0.614ns 0.825ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register reset_count\[0\] register reset_count\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clock\" between source register \"reset_count\[0\]\" and destination register \"reset_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_count\[0\] 1 REG LCFF_X17_Y11_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns reset_count\[0\]~377 2 COMB LCCOMB_X17_Y11_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 1; COMB Node = 'reset_count\[0\]~377'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { reset_count[0] reset_count[0]~377 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns reset_count\[0\] 3 REG LCFF_X17_Y11_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reset_count[0]~377 reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.719 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1163 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.666 ns) 3.719 ns reset_count\[0\] 2 REG LCFF_X17_Y11_N5 3 " "Info: 2: + IC(2.079 ns) + CELL(0.666 ns) = 3.719 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clock reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 44.10 % ) " "Info: Total cell delay = 1.640 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.079 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.719 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clock 1 CLK PIN_179 1163 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1163; CLK Node = 'clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.666 ns) 3.719 ns reset_count\[0\] 2 REG LCFF_X17_Y11_N5 3 " "Info: 2: + IC(2.079 ns) + CELL(0.666 ns) = 3.719 ns; Loc. = LCFF_X17_Y11_N5; Fanout = 3; REG Node = 'reset_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { clock reset_count[0] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 44.10 % ) " "Info: Total cell delay = 1.640 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.079 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 242 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { reset_count[0] reset_count[0]~377 reset_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { clock reset_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { clock clock~combout reset_count[0] } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock_8 register fifo_enable register fifo_enable 499 ps " "Info: Minimum slack time is 499 ps for clock \"clock_8\" between source register \"fifo_enable\" and destination register \"fifo_enable\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo_enable 1 REG LCFF_X15_Y5_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns fifo_enable~105 2 COMB LCCOMB_X15_Y5_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y5_N4; Fanout = 1; COMB Node = 'fifo_enable~105'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { fifo_enable fifo_enable~105 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns fifo_enable 3 REG LCFF_X15_Y5_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fifo_enable~105 fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fifo_enable fifo_enable~105 fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fifo_enable fifo_enable~105 fifo_enable } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 84.559 ns " "Info: + Latch edge is 84.559 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock_8 160.000 ns 84.559 ns inverted 50 " "Info: Clock period of Destination clock \"clock_8\" is 160.000 ns with inverted offset of 84.559 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 84.559 ns " "Info: - Launch edge is 84.559 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock_8 160.000 ns 84.559 ns inverted 50 " "Info: Clock period of Source clock \"clock_8\" is 160.000 ns with inverted offset of 84.559 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_8 destination 2.359 ns + Longest register " "Info: + Longest clock path from clock \"clock_8\" to destination register is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_8 1 CLK LCFF_X33_Y10_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; CLK Node = 'clock_8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 0.764 ns clock_8~clkctrl 2 COMB CLKCTRL_G6 391 " "Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 391; COMB Node = 'clock_8~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clock_8 clock_8~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.359 ns fifo_enable 3 REG LCFF_X15_Y5_N5 4 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.359 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.23 % ) " "Info: Total cell delay = 0.666 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.693 ns ( 71.77 % ) " "Info: Total interconnect delay = 1.693 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_8 source 2.359 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_8\" to source register is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_8 1 CLK LCFF_X33_Y10_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 3; CLK Node = 'clock_8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 0.764 ns clock_8~clkctrl 2 COMB CLKCTRL_G6 391 " "Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 391; COMB Node = 'clock_8~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clock_8 clock_8~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.359 ns fifo_enable 3 REG LCFF_X15_Y5_N5 4 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.359 ns; Loc. = LCFF_X15_Y5_N5; Fanout = 4; REG Node = 'fifo_enable'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.23 % ) " "Info: Total cell delay = 0.666 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.693 ns ( 71.77 % ) " "Info: Total interconnect delay = 1.693 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 483 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fifo_enable fifo_enable~105 fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fifo_enable fifo_enable~105 fifo_enable } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { clock_8 clock_8~clkctrl fifo_enable } { 0.000ns 0.764ns 0.929ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register SLEN register SLEN 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"SLEN\" and destination register \"SLEN\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SLEN 1 REG LCFF_X2_Y9_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLEN } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns SLEN~82 2 COMB LCCOMB_X2_Y9_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y9_N0; Fanout = 1; COMB Node = 'SLEN~82'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { SLEN SLEN~82 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns SLEN 3 REG LCFF_X2_Y9_N1 18 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLEN~82 SLEN } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SLEN SLEN~82 SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SLEN SLEN~82 SLEN } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Destination clock \"IFCLK\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.803 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.803 ns SLEN 3 REG LCFF_X2_Y9_N1 18 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { IFCLK~clkctrl SLEN } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.07 % ) " "Info: Total cell delay = 1.796 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 35.93 % ) " "Info: Total interconnect delay = 1.007 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.803 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.803 ns SLEN 3 REG LCFF_X2_Y9_N1 18 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 18; REG Node = 'SLEN'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { IFCLK~clkctrl SLEN } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.07 % ) " "Info: Total cell delay = 1.796 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 35.93 % ) " "Info: Total interconnect delay = 1.007 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 219 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SLEN SLEN~82 SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SLEN SLEN~82 SLEN } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLEN } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "SLWR~reg0 FLAGC IFCLK 6.919 ns register " "Info: tsu for register \"SLWR~reg0\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 6.919 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.762 ns + Longest pin register " "Info: + Longest pin to register delay is 9.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.995 ns) + CELL(0.615 ns) 7.615 ns SLWR~317 2 COMB LCCOMB_X1_Y9_N18 1 " "Info: 2: + IC(5.995 ns) + CELL(0.615 ns) = 7.615 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'SLWR~317'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.610 ns" { FLAGC SLWR~317 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 8.604 ns SLWR~318 3 COMB LCCOMB_X1_Y9_N16 1 " "Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 8.604 ns; Loc. = LCCOMB_X1_Y9_N16; Fanout = 1; COMB Node = 'SLWR~318'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { SLWR~317 SLWR~318 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 9.654 ns SLWR~320 4 COMB LCCOMB_X1_Y9_N10 1 " "Info: 4: + IC(0.399 ns) + CELL(0.651 ns) = 9.654 ns; Loc. = LCCOMB_X1_Y9_N10; Fanout = 1; COMB Node = 'SLWR~320'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { SLWR~318 SLWR~320 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.762 ns SLWR~reg0 5 REG LCFF_X1_Y9_N11 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.762 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'SLWR~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLWR~320 SLWR~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.003 ns ( 30.76 % ) " "Info: Total cell delay = 3.003 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 69.24 % ) " "Info: Total interconnect delay = 6.759 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.762 ns" { FLAGC SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.762 ns" { FLAGC FLAGC~combout SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } { 0.000ns 0.000ns 5.995ns 0.365ns 0.399ns 0.000ns } { 0.000ns 1.005ns 0.615ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.803 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.803 ns SLWR~reg0 3 REG LCFF_X1_Y9_N11 3 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'SLWR~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { IFCLK~clkctrl SLWR~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.07 % ) " "Info: Total cell delay = 1.796 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 35.93 % ) " "Info: Total interconnect delay = 1.007 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLWR~reg0 } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.762 ns" { FLAGC SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.762 ns" { FLAGC FLAGC~combout SLWR~317 SLWR~318 SLWR~320 SLWR~reg0 } { 0.000ns 0.000ns 5.995ns 0.365ns 0.399ns 0.000ns } { 0.000ns 1.005ns 0.615ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { IFCLK IFCLK~clkctrl SLWR~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLWR~reg0 } { 0.000ns 0.000ns 0.136ns 0.871ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK FPGA_GPIO7 Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\] 15.759 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"FPGA_GPIO7\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\]\" is 15.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.472 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 5.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 3.107 ns SLRD~reg0 3 REG LCFF_X1_Y9_N9 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.921 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 305 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G3; Fanout = 305; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 5.472 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\] 5 REG LCFF_X12_Y9_N13 22 " "Info: 5: + IC(0.885 ns) + CELL(0.666 ns) = 5.472 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 50.55 % ) " "Info: Total cell delay = 2.766 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 49.45 % ) " "Info: Total interconnect delay = 2.706 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.885ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.983 ns + Longest register pin " "Info: + Longest register to pin delay is 9.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\] 1 REG LCFF_X12_Y9_N13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 22; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|a_graycounter_jk6:wrptr_gp\|counter_ffa\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_jk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/a_graycounter_jk6.tdf" 102 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.650 ns) 1.444 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~90 2 COMB LCCOMB_X13_Y9_N6 1 " "Info: 2: + IC(0.794 ns) + CELL(0.650 ns) = 1.444 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~90'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.650 ns) 2.488 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~91 3 COMB LCCOMB_X13_Y9_N16 1 " "Info: 3: + IC(0.394 ns) + CELL(0.650 ns) = 2.488 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~91'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.614 ns) 3.792 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X12_Y9_N0 246 " "Info: 4: + IC(0.690 ns) + CELL(0.614 ns) = 3.792 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_6bf1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_6bf1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/db/dcfifo_6bf1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.925 ns) + CELL(3.266 ns) 9.983 ns FPGA_GPIO7 5 PIN PIN_75 0 " "Info: 5: + IC(2.925 ns) + CELL(3.266 ns) = 9.983 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'FPGA_GPIO7'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.180 ns ( 51.89 % ) " "Info: Total cell delay = 5.180 ns ( 51.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.803 ns ( 48.11 % ) " "Info: Total interconnect delay = 4.803 ns ( 48.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.983 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.983 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } { 0.000ns 0.794ns 0.394ns 0.690ns 2.925ns } { 0.000ns 0.650ns 0.650ns 0.614ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.472 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] } { 0.000ns 0.000ns 0.136ns 0.871ns 0.814ns 0.885ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.983 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.983 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~90 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0 FPGA_GPIO7 } { 0.000ns 0.794ns 0.394ns 0.690ns 2.925ns } { 0.000ns 0.650ns 0.650ns 0.614ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGA DEBUG_LED3 11.538 ns Longest " "Info: Longest tpd from source pin \"FLAGA\" to destination pin \"DEBUG_LED3\" is 11.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns FLAGA 1 PIN PIN_198 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 4; PIN Node = 'FLAGA'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.438 ns) + CELL(3.116 ns) 11.538 ns DEBUG_LED3 2 PIN PIN_108 0 " "Info: 2: + IC(7.438 ns) + CELL(3.116 ns) = 11.538 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.554 ns" { FLAGA DEBUG_LED3 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 35.53 % ) " "Info: Total cell delay = 4.100 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.438 ns ( 64.47 % ) " "Info: Total interconnect delay = 7.438 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.538 ns" { FLAGA DEBUG_LED3 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.538 ns" { FLAGA FLAGA~combout DEBUG_LED3 } { 0.000ns 0.000ns 7.438ns } { 0.000ns 0.984ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Rx_register\[15\] FX2_FD\[7\] IFCLK -4.338 ns register " "Info: th for register \"Rx_register\[15\]\" (data pin = \"FX2_FD\[7\]\", clock pin = \"IFCLK\") is -4.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.824 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.824 ns Rx_register\[15\] 3 REG LCFF_X5_Y8_N17 1 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'Rx_register\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { IFCLK~clkctrl Rx_register[15] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.60 % ) " "Info: Total cell delay = 1.796 ns ( 63.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 36.40 % ) " "Info: Total interconnect delay = 1.028 ns ( 36.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IFCLK IFCLK~clkctrl Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[15] } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.468 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FX2_FD\[7\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'FX2_FD\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns FX2_FD\[7\]~8 2 COMB IOC_X5_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X5_Y0_N2; Fanout = 1; COMB Node = 'FX2_FD\[7\]~8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { FX2_FD[7] FX2_FD[7]~8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.150 ns) + CELL(0.206 ns) 7.360 ns Rx_register\[15\]~feeder 3 COMB LCCOMB_X5_Y8_N16 1 " "Info: 3: + IC(6.150 ns) + CELL(0.206 ns) = 7.360 ns; Loc. = LCCOMB_X5_Y8_N16; Fanout = 1; COMB Node = 'Rx_register\[15\]~feeder'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { FX2_FD[7]~8 Rx_register[15]~feeder } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.468 ns Rx_register\[15\] 4 REG LCFF_X5_Y8_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.468 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'Rx_register\[15\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Rx_register[15]~feeder Rx_register[15] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Mercury_Tx/Mercury.v" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 17.65 % ) " "Info: Total cell delay = 1.318 ns ( 17.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.150 ns ( 82.35 % ) " "Info: Total interconnect delay = 6.150 ns ( 82.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.468 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15]~feeder Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.468 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15]~feeder Rx_register[15] } { 0.000ns 0.000ns 6.150ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IFCLK IFCLK~clkctrl Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[15] } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.468 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15]~feeder Rx_register[15] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.468 ns" { FX2_FD[7] FX2_FD[7]~8 Rx_register[15]~feeder Rx_register[15] } { 0.000ns 0.000ns 6.150ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 21:38:55 2007 " "Info: Processing ended: Thu Jan 18 21:38:55 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
