implementation/VHDL_rysyCore/core/*/script/alu1_mux_lib/
implementation/VHDL_rysyCore/core/*/script/alu2_mux_lib/
implementation/VHDL_rysyCore/core/*/script/modelsim.ini
implementation/VHDL_rysyCore/core/*/script/rysy_pkg/
implementation/VHDL_rysyCore/core/*/script/vsim.wlf
implementation/VHDL_rysyCore/core/*/transcript
implementation/VHDL_rysyCore/core/*/work/
implementation/VHDL_rysyCore/core/rysy_pkg/

implementation/systemVerilog_rysyCore/core/work/

implementation/verilog_rysyCore/core/work/

transcript

        
