// Seed: 2909047026
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
  always @(posedge id_1)
    if (1) begin
      id_4 = id_2;
      id_0 <= id_5 > 1;
    end else if (id_3[1])
      if (1'd0) begin
        id_4 = id_5;
      end else id_0 <= id_1;
    else begin
      id_0 = id_1;
    end
endmodule
