Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 05e7eb624244473499a814d600c6f3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot network_tb_behav xil_defaultlib.network_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 8 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:259]
WARNING: [VRFC 10-597] element index 8 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:259]
WARNING: [VRFC 10-1783] select index 9 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:260]
WARNING: [VRFC 10-597] element index 9 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:260]
WARNING: [VRFC 10-1783] select index 10 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:261]
WARNING: [VRFC 10-597] element index 10 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:261]
WARNING: [VRFC 10-1783] select index 11 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:262]
WARNING: [VRFC 10-597] element index 11 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:262]
WARNING: [VRFC 10-1783] select index 12 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:263]
WARNING: [VRFC 10-597] element index 12 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:263]
WARNING: [VRFC 10-1783] select index 13 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:264]
WARNING: [VRFC 10-597] element index 13 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:264]
WARNING: [VRFC 10-1783] select index 14 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:265]
WARNING: [VRFC 10-597] element index 14 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:265]
WARNING: [VRFC 10-1783] select index 15 into d1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:266]
WARNING: [VRFC 10-597] element index 15 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv:266]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=-0.6,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.8,LEAR...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.84,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.64,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.72,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=-0.3,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.9,LEAR...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.4,LEAR...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.34,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.757,LE...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.48,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.53,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=-0.74,LE...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.83,LEA...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=-0.93,LE...
Compiling module xil_defaultlib.neuron_layer1(FXP_SCALE=0.912,LE...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=0.89,LEA...
Compiling module xil_defaultlib.neuron_layer2(LEARNING_RATE=0.02...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=0.46,LEA...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=0.73,LEA...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=-0.57,LE...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=0.95,LEA...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=0.75,LEA...
Compiling module xil_defaultlib.neuron_layer2(FXP_SCALE=-0.84,LE...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=-0.89,LE...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=0.97,LEA...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=0.77,LEA...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=-0.66,LE...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=0.69,LEA...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=0.597,LE...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=0.877,LE...
Compiling module xil_defaultlib.neuron_layer3(FXP_SCALE=0.366,LE...
Compiling module xil_defaultlib.neuron_layer4(FXP_SCALE=0.59,LEA...
Compiling module xil_defaultlib.neuron_layer4(FXP_SCALE=0.67,LEA...
Compiling module xil_defaultlib.neuron_layer4(FXP_SCALE=0.57,LEA...
Compiling module xil_defaultlib.neuron_layer4(FXP_SCALE=0.76,LEA...
Compiling module xil_defaultlib.network_default
Compiling module xil_defaultlib.network_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot network_tb_behav
