# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_5.srcs/sources_1/new/Full_Adder.v" \
"../../../../project_5.srcs/sources_1/new/HalfAdder.v" \
"../../../../project_5.srcs/sources_1/new/rca_nbit.v" \
"../../../../project_5.srcs/sim_1/new/rca_nbit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
