// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_state4 = 44'd8;
parameter    ap_ST_fsm_state5 = 44'd16;
parameter    ap_ST_fsm_pp0_stage0 = 44'd32;
parameter    ap_ST_fsm_state12 = 44'd64;
parameter    ap_ST_fsm_state13 = 44'd128;
parameter    ap_ST_fsm_state14 = 44'd256;
parameter    ap_ST_fsm_state15 = 44'd512;
parameter    ap_ST_fsm_state16 = 44'd1024;
parameter    ap_ST_fsm_state17 = 44'd2048;
parameter    ap_ST_fsm_state18 = 44'd4096;
parameter    ap_ST_fsm_state19 = 44'd8192;
parameter    ap_ST_fsm_state20 = 44'd16384;
parameter    ap_ST_fsm_state21 = 44'd32768;
parameter    ap_ST_fsm_state22 = 44'd65536;
parameter    ap_ST_fsm_state23 = 44'd131072;
parameter    ap_ST_fsm_state24 = 44'd262144;
parameter    ap_ST_fsm_state25 = 44'd524288;
parameter    ap_ST_fsm_state26 = 44'd1048576;
parameter    ap_ST_fsm_state27 = 44'd2097152;
parameter    ap_ST_fsm_state28 = 44'd4194304;
parameter    ap_ST_fsm_state29 = 44'd8388608;
parameter    ap_ST_fsm_state30 = 44'd16777216;
parameter    ap_ST_fsm_state31 = 44'd33554432;
parameter    ap_ST_fsm_state32 = 44'd67108864;
parameter    ap_ST_fsm_state33 = 44'd134217728;
parameter    ap_ST_fsm_state34 = 44'd268435456;
parameter    ap_ST_fsm_state35 = 44'd536870912;
parameter    ap_ST_fsm_state36 = 44'd1073741824;
parameter    ap_ST_fsm_state37 = 44'd2147483648;
parameter    ap_ST_fsm_state38 = 44'd4294967296;
parameter    ap_ST_fsm_state39 = 44'd8589934592;
parameter    ap_ST_fsm_state40 = 44'd17179869184;
parameter    ap_ST_fsm_state41 = 44'd34359738368;
parameter    ap_ST_fsm_state42 = 44'd68719476736;
parameter    ap_ST_fsm_state43 = 44'd137438953472;
parameter    ap_ST_fsm_state44 = 44'd274877906944;
parameter    ap_ST_fsm_state45 = 44'd549755813888;
parameter    ap_ST_fsm_state46 = 44'd1099511627776;
parameter    ap_ST_fsm_state47 = 44'd2199023255552;
parameter    ap_ST_fsm_state48 = 44'd4398046511104;
parameter    ap_ST_fsm_state49 = 44'd8796093022208;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_7_address0;
reg    layer_in_V_7_ce0;
reg    layer_in_V_7_we0;
wire   [15:0] layer_in_V_7_q0;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
wire   [8:0] w9_V_address0;
reg    w9_V_ce0;
wire   [382:0] w9_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln247_fu_1998_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state46;
reg   [15:0] acc_V_63_0_reg_1112;
reg   [15:0] acc_V_62_0_reg_1125;
reg   [15:0] acc_V_61_0_reg_1138;
reg   [15:0] acc_V_60_0_reg_1151;
reg   [15:0] acc_V_59_0_reg_1164;
reg   [15:0] acc_V_58_0_reg_1177;
reg   [15:0] acc_V_57_0_reg_1190;
reg   [15:0] acc_V_56_0_reg_1203;
reg   [15:0] acc_V_55_0_reg_1216;
reg   [15:0] acc_V_54_0_reg_1229;
reg   [15:0] acc_V_53_0_reg_1242;
reg   [15:0] acc_V_52_0_reg_1255;
reg   [15:0] acc_V_51_0_reg_1268;
reg   [15:0] acc_V_50_0_reg_1281;
reg   [15:0] acc_V_49_0_reg_1294;
reg   [15:0] acc_V_48_0_reg_1307;
reg   [15:0] acc_V_47_0_reg_1320;
reg   [15:0] acc_V_46_0_reg_1333;
reg   [15:0] acc_V_45_0_reg_1346;
reg   [15:0] acc_V_44_0_reg_1359;
reg   [15:0] acc_V_43_0_reg_1372;
reg   [15:0] acc_V_42_0_reg_1385;
reg   [15:0] acc_V_41_0_reg_1398;
reg   [15:0] acc_V_40_0_reg_1411;
reg   [15:0] acc_V_39_0_reg_1424;
reg   [15:0] acc_V_38_0_reg_1437;
reg   [15:0] acc_V_37_0_reg_1450;
reg   [15:0] acc_V_36_0_reg_1463;
reg   [15:0] acc_V_35_0_reg_1476;
reg   [15:0] acc_V_34_0_reg_1489;
reg   [15:0] acc_V_33_0_reg_1502;
reg   [15:0] acc_V_32_0_reg_1515;
reg   [15:0] acc_V_31_0_reg_1528;
reg   [15:0] acc_V_30_0_reg_1541;
reg   [15:0] acc_V_29_0_reg_1554;
reg   [15:0] acc_V_28_0_reg_1567;
reg   [15:0] acc_V_27_0_reg_1580;
reg   [15:0] acc_V_26_0_reg_1593;
reg   [15:0] acc_V_25_0_reg_1606;
reg   [15:0] acc_V_24_0_reg_1619;
reg   [15:0] acc_V_23_0_reg_1632;
reg   [15:0] acc_V_22_0_reg_1645;
reg   [15:0] acc_V_21_0_reg_1658;
reg   [15:0] acc_V_20_0_reg_1671;
reg   [15:0] acc_V_19_0_reg_1684;
reg   [15:0] acc_V_18_0_reg_1697;
reg   [15:0] acc_V_17_0_reg_1710;
reg   [15:0] acc_V_16_0_reg_1723;
reg   [15:0] acc_V_15_0_reg_1736;
reg   [15:0] acc_V_14_0_reg_1749;
reg   [15:0] acc_V_13_0_reg_1762;
reg   [15:0] acc_V_12_0_reg_1775;
reg   [15:0] acc_V_11_0_reg_1788;
reg   [15:0] acc_V_10_0_reg_1801;
reg   [15:0] acc_V_9_0_reg_1814;
reg   [15:0] acc_V_8_0_reg_1827;
reg   [15:0] acc_V_7_0_reg_1840;
reg   [15:0] acc_V_6_0_reg_1853;
reg   [15:0] acc_V_5_0_reg_1866;
reg   [15:0] acc_V_4_0_reg_1879;
reg   [15:0] acc_V_3_0_reg_1892;
reg   [15:0] acc_V_2_0_reg_1905;
reg   [15:0] acc_V_1_0_reg_1918;
reg   [15:0] acc_V_0_0_reg_1931;
reg   [8:0] in_index_reg_1944;
reg    ap_block_state1;
wire   [8:0] i_fu_1992_p2;
reg   [8:0] i_reg_4709;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_2004_p2;
reg   [5:0] i1_reg_4717;
reg    ap_block_state3;
reg   [15:0] tmp_V_reg_4722;
reg   [31:0] sX_2_load_reg_4727;
wire    ap_CS_fsm_state5;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_ready;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done;
wire   [0:0] icmp_ln255_fu_2019_p2;
reg   [0:0] icmp_ln255_reg_4732;
reg   [31:0] sY_2_load_reg_4737;
wire   [0:0] icmp_ln255_1_fu_2029_p2;
reg   [0:0] icmp_ln255_1_reg_4742;
reg   [31:0] pY_2_load_reg_4747;
reg   [31:0] pX_2_load_reg_4753;
wire   [0:0] and_ln255_2_fu_2087_p2;
reg   [0:0] and_ln255_2_reg_4759;
wire   [0:0] icmp_ln336_fu_2093_p2;
reg   [0:0] icmp_ln336_reg_4763;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_4763_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_4763_pp0_iter2_reg;
reg   [0:0] icmp_ln336_reg_4763_pp0_iter3_reg;
reg   [0:0] icmp_ln336_reg_4763_pp0_iter4_reg;
wire   [8:0] ir_fu_2099_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_7_load_reg_4782;
wire   [5:0] trunc_ln344_fu_2111_p1;
reg  signed [5:0] trunc_ln344_reg_4787;
reg  signed [5:0] tmp_1_reg_4792;
reg  signed [5:0] tmp_2_reg_4797;
reg  signed [5:0] tmp_3_reg_4802;
reg  signed [5:0] tmp_4_reg_4807;
reg  signed [5:0] tmp_5_reg_4812;
reg  signed [5:0] tmp_6_reg_4817;
reg  signed [5:0] tmp_7_reg_4822;
reg  signed [5:0] tmp_8_reg_4827;
reg  signed [5:0] tmp_10_reg_4832;
reg  signed [5:0] tmp_11_reg_4837;
reg  signed [5:0] tmp_12_reg_4842;
reg  signed [5:0] tmp_13_reg_4847;
reg  signed [5:0] tmp_14_reg_4852;
reg  signed [5:0] tmp_15_reg_4857;
reg  signed [5:0] tmp_16_reg_4862;
reg  signed [5:0] tmp_17_reg_4867;
reg  signed [5:0] tmp_18_reg_4872;
reg  signed [5:0] tmp_19_reg_4877;
reg  signed [5:0] tmp_20_reg_4882;
reg  signed [5:0] tmp_21_reg_4887;
reg  signed [5:0] tmp_22_reg_4892;
reg  signed [5:0] tmp_23_reg_4897;
reg  signed [5:0] tmp_24_reg_4902;
reg  signed [5:0] tmp_25_reg_4907;
reg  signed [5:0] tmp_26_reg_4912;
reg  signed [5:0] tmp_27_reg_4917;
reg  signed [5:0] tmp_28_reg_4922;
reg  signed [5:0] tmp_29_reg_4927;
reg  signed [5:0] tmp_30_reg_4932;
reg  signed [5:0] tmp_31_reg_4937;
reg  signed [5:0] tmp_32_reg_4942;
reg  signed [5:0] tmp_33_reg_4947;
reg  signed [5:0] tmp_34_reg_4952;
reg  signed [5:0] tmp_35_reg_4957;
reg  signed [5:0] tmp_36_reg_4962;
reg  signed [5:0] tmp_37_reg_4967;
reg  signed [5:0] tmp_38_reg_4972;
reg  signed [5:0] tmp_39_reg_4977;
reg  signed [5:0] tmp_40_reg_4982;
reg  signed [5:0] tmp_41_reg_4987;
reg  signed [5:0] tmp_42_reg_4992;
reg  signed [5:0] tmp_43_reg_4997;
reg  signed [5:0] tmp_44_reg_5002;
reg  signed [5:0] tmp_45_reg_5007;
reg  signed [5:0] tmp_46_reg_5012;
reg  signed [5:0] tmp_47_reg_5017;
reg  signed [5:0] tmp_48_reg_5022;
reg  signed [5:0] tmp_49_reg_5027;
reg  signed [5:0] tmp_50_reg_5032;
reg  signed [5:0] tmp_51_reg_5037;
reg  signed [5:0] tmp_52_reg_5042;
reg  signed [5:0] tmp_53_reg_5047;
reg  signed [5:0] tmp_54_reg_5052;
reg  signed [5:0] tmp_55_reg_5057;
reg  signed [5:0] tmp_56_reg_5062;
reg  signed [5:0] tmp_57_reg_5067;
reg  signed [5:0] tmp_58_reg_5072;
reg  signed [5:0] tmp_59_reg_5077;
reg  signed [5:0] tmp_60_reg_5082;
reg  signed [5:0] tmp_61_reg_5087;
reg  signed [5:0] tmp_62_reg_5092;
reg  signed [5:0] tmp_63_reg_5097;
reg  signed [4:0] tmp_64_reg_5102;
wire  signed [20:0] sext_ln1116_cast_fu_2745_p1;
reg   [15:0] trunc_ln708_62_reg_5495;
wire  signed [20:0] grp_fu_4008_p2;
reg  signed [20:0] mul_ln1118_reg_5500;
wire  signed [20:0] grp_fu_4014_p2;
reg  signed [20:0] mul_ln1118_5_reg_5505;
wire  signed [20:0] grp_fu_4020_p2;
reg  signed [20:0] mul_ln1118_6_reg_5510;
wire  signed [20:0] grp_fu_4026_p2;
reg  signed [20:0] mul_ln1118_7_reg_5515;
wire  signed [20:0] grp_fu_4032_p2;
reg  signed [20:0] mul_ln1118_8_reg_5520;
wire  signed [20:0] grp_fu_4038_p2;
reg  signed [20:0] mul_ln1118_9_reg_5525;
wire  signed [20:0] grp_fu_4044_p2;
reg  signed [20:0] mul_ln1118_10_reg_5530;
wire  signed [20:0] grp_fu_4050_p2;
reg  signed [20:0] mul_ln1118_11_reg_5535;
wire  signed [20:0] grp_fu_4056_p2;
reg  signed [20:0] mul_ln1118_12_reg_5540;
wire  signed [20:0] grp_fu_4062_p2;
reg  signed [20:0] mul_ln1118_13_reg_5545;
wire  signed [20:0] grp_fu_4068_p2;
reg  signed [20:0] mul_ln1118_14_reg_5550;
wire  signed [20:0] grp_fu_4074_p2;
reg  signed [20:0] mul_ln1118_15_reg_5555;
wire  signed [20:0] grp_fu_4080_p2;
reg  signed [20:0] mul_ln1118_16_reg_5560;
wire  signed [20:0] grp_fu_4086_p2;
reg  signed [20:0] mul_ln1118_17_reg_5565;
wire  signed [20:0] grp_fu_4092_p2;
reg  signed [20:0] mul_ln1118_18_reg_5570;
wire  signed [20:0] grp_fu_4098_p2;
reg  signed [20:0] mul_ln1118_19_reg_5575;
wire  signed [20:0] grp_fu_4104_p2;
reg  signed [20:0] mul_ln1118_20_reg_5580;
wire  signed [20:0] grp_fu_4110_p2;
reg  signed [20:0] mul_ln1118_21_reg_5585;
wire  signed [20:0] grp_fu_4116_p2;
reg  signed [20:0] mul_ln1118_22_reg_5590;
wire  signed [20:0] grp_fu_4122_p2;
reg  signed [20:0] mul_ln1118_23_reg_5595;
wire  signed [20:0] grp_fu_4128_p2;
reg  signed [20:0] mul_ln1118_24_reg_5600;
wire  signed [20:0] grp_fu_4134_p2;
reg  signed [20:0] mul_ln1118_25_reg_5605;
wire  signed [20:0] grp_fu_4140_p2;
reg  signed [20:0] mul_ln1118_26_reg_5610;
wire  signed [20:0] grp_fu_4146_p2;
reg  signed [20:0] mul_ln1118_27_reg_5615;
wire  signed [20:0] grp_fu_4152_p2;
reg  signed [20:0] mul_ln1118_28_reg_5620;
wire  signed [20:0] grp_fu_4158_p2;
reg  signed [20:0] mul_ln1118_29_reg_5625;
wire  signed [20:0] grp_fu_4164_p2;
reg  signed [20:0] mul_ln1118_30_reg_5630;
wire  signed [20:0] grp_fu_4170_p2;
reg  signed [20:0] mul_ln1118_31_reg_5635;
wire  signed [20:0] grp_fu_4176_p2;
reg  signed [20:0] mul_ln1118_32_reg_5640;
wire  signed [20:0] grp_fu_4182_p2;
reg  signed [20:0] mul_ln1118_33_reg_5645;
wire  signed [20:0] grp_fu_4188_p2;
reg  signed [20:0] mul_ln1118_34_reg_5650;
wire  signed [20:0] grp_fu_4194_p2;
reg  signed [20:0] mul_ln1118_35_reg_5655;
wire  signed [20:0] grp_fu_4200_p2;
reg  signed [20:0] mul_ln1118_36_reg_5660;
wire  signed [20:0] grp_fu_4206_p2;
reg  signed [20:0] mul_ln1118_37_reg_5665;
wire  signed [20:0] grp_fu_4212_p2;
reg  signed [20:0] mul_ln1118_38_reg_5670;
wire  signed [20:0] grp_fu_4218_p2;
reg  signed [20:0] mul_ln1118_39_reg_5675;
wire  signed [20:0] grp_fu_4224_p2;
reg  signed [20:0] mul_ln1118_40_reg_5680;
wire  signed [20:0] grp_fu_4230_p2;
reg  signed [20:0] mul_ln1118_41_reg_5685;
wire  signed [20:0] grp_fu_4236_p2;
reg  signed [20:0] mul_ln1118_42_reg_5690;
wire  signed [20:0] grp_fu_4242_p2;
reg  signed [20:0] mul_ln1118_43_reg_5695;
wire  signed [20:0] grp_fu_4248_p2;
reg  signed [20:0] mul_ln1118_44_reg_5700;
wire  signed [20:0] grp_fu_4254_p2;
reg  signed [20:0] mul_ln1118_45_reg_5705;
wire  signed [20:0] grp_fu_4260_p2;
reg  signed [20:0] mul_ln1118_46_reg_5710;
wire  signed [20:0] grp_fu_4266_p2;
reg  signed [20:0] mul_ln1118_47_reg_5715;
wire  signed [20:0] grp_fu_4272_p2;
reg  signed [20:0] mul_ln1118_48_reg_5720;
wire  signed [20:0] grp_fu_4278_p2;
reg  signed [20:0] mul_ln1118_49_reg_5725;
wire  signed [20:0] grp_fu_4284_p2;
reg  signed [20:0] mul_ln1118_50_reg_5730;
wire  signed [20:0] grp_fu_4290_p2;
reg  signed [20:0] mul_ln1118_51_reg_5735;
wire  signed [20:0] grp_fu_4296_p2;
reg  signed [20:0] mul_ln1118_52_reg_5740;
wire  signed [20:0] grp_fu_4302_p2;
reg  signed [20:0] mul_ln1118_53_reg_5745;
wire  signed [20:0] grp_fu_4308_p2;
reg  signed [20:0] mul_ln1118_54_reg_5750;
wire  signed [20:0] grp_fu_4314_p2;
reg  signed [20:0] mul_ln1118_55_reg_5755;
wire  signed [20:0] grp_fu_4320_p2;
reg  signed [20:0] mul_ln1118_56_reg_5760;
wire  signed [20:0] grp_fu_4326_p2;
reg  signed [20:0] mul_ln1118_57_reg_5765;
wire  signed [20:0] grp_fu_4332_p2;
reg  signed [20:0] mul_ln1118_58_reg_5770;
wire  signed [20:0] grp_fu_4338_p2;
reg  signed [20:0] mul_ln1118_59_reg_5775;
wire  signed [20:0] grp_fu_4344_p2;
reg  signed [20:0] mul_ln1118_60_reg_5780;
wire  signed [20:0] grp_fu_4350_p2;
reg  signed [20:0] mul_ln1118_61_reg_5785;
wire  signed [20:0] grp_fu_4356_p2;
reg  signed [20:0] mul_ln1118_62_reg_5790;
wire  signed [20:0] grp_fu_4362_p2;
reg  signed [20:0] mul_ln1118_63_reg_5795;
wire  signed [20:0] grp_fu_4368_p2;
reg  signed [20:0] mul_ln1118_64_reg_5800;
wire  signed [20:0] grp_fu_4374_p2;
reg  signed [20:0] mul_ln1118_65_reg_5805;
wire  signed [20:0] grp_fu_4380_p2;
reg  signed [20:0] mul_ln1118_66_reg_5810;
wire   [15:0] acc_63_V_fu_2956_p2;
reg   [15:0] acc_63_V_reg_5815;
reg    ap_enable_reg_pp0_iter4;
wire   [15:0] acc_0_V_fu_3528_p2;
reg    ap_enable_reg_pp0_iter5;
wire   [15:0] acc_1_V_fu_3534_p2;
wire   [15:0] acc_2_V_fu_3540_p2;
wire   [15:0] acc_3_V_fu_3546_p2;
wire   [15:0] acc_4_V_fu_3552_p2;
wire   [15:0] acc_5_V_fu_3558_p2;
wire   [15:0] acc_6_V_fu_3564_p2;
wire   [15:0] acc_7_V_fu_3570_p2;
wire   [15:0] acc_8_V_fu_3576_p2;
wire   [15:0] acc_9_V_fu_3582_p2;
wire   [15:0] acc_10_V_fu_3588_p2;
wire   [15:0] acc_11_V_fu_3594_p2;
wire   [15:0] acc_12_V_fu_3600_p2;
wire   [15:0] acc_13_V_fu_3606_p2;
wire   [15:0] acc_14_V_fu_3612_p2;
wire   [15:0] acc_15_V_fu_3618_p2;
wire   [15:0] acc_16_V_fu_3624_p2;
wire   [15:0] acc_17_V_fu_3630_p2;
wire   [15:0] acc_18_V_fu_3636_p2;
wire   [15:0] acc_19_V_fu_3642_p2;
wire   [15:0] acc_20_V_fu_3648_p2;
wire   [15:0] acc_21_V_fu_3654_p2;
wire   [15:0] acc_22_V_fu_3660_p2;
wire   [15:0] acc_23_V_fu_3666_p2;
wire   [15:0] acc_24_V_fu_3672_p2;
wire   [15:0] acc_25_V_fu_3678_p2;
wire   [15:0] acc_26_V_fu_3684_p2;
wire   [15:0] acc_27_V_fu_3690_p2;
wire   [15:0] acc_28_V_fu_3696_p2;
wire   [15:0] acc_29_V_fu_3702_p2;
wire   [15:0] acc_30_V_fu_3708_p2;
wire   [15:0] acc_31_V_fu_3714_p2;
wire   [15:0] acc_32_V_fu_3720_p2;
wire   [15:0] acc_33_V_fu_3726_p2;
wire   [15:0] acc_34_V_fu_3732_p2;
wire   [15:0] acc_35_V_fu_3738_p2;
wire   [15:0] acc_36_V_fu_3744_p2;
wire   [15:0] acc_37_V_fu_3750_p2;
wire   [15:0] acc_38_V_fu_3756_p2;
wire   [15:0] acc_39_V_fu_3762_p2;
wire   [15:0] acc_40_V_fu_3768_p2;
wire   [15:0] acc_41_V_fu_3774_p2;
wire   [15:0] acc_42_V_fu_3780_p2;
wire   [15:0] acc_43_V_fu_3786_p2;
wire   [15:0] acc_44_V_fu_3792_p2;
wire   [15:0] acc_45_V_fu_3798_p2;
wire   [15:0] acc_46_V_fu_3804_p2;
wire   [15:0] acc_47_V_fu_3810_p2;
wire   [15:0] acc_48_V_fu_3816_p2;
wire   [15:0] acc_49_V_fu_3822_p2;
wire   [15:0] acc_50_V_fu_3828_p2;
wire   [15:0] acc_51_V_fu_3834_p2;
wire   [15:0] acc_52_V_fu_3840_p2;
wire   [15:0] acc_53_V_fu_3846_p2;
wire   [15:0] acc_54_V_fu_3852_p2;
wire   [15:0] acc_55_V_fu_3858_p2;
wire   [15:0] acc_56_V_fu_3864_p2;
wire   [15:0] acc_57_V_fu_3870_p2;
wire   [15:0] acc_58_V_fu_3876_p2;
wire   [15:0] acc_59_V_fu_3882_p2;
wire   [15:0] acc_60_V_fu_3888_p2;
wire   [15:0] acc_61_V_fu_3894_p2;
wire   [15:0] acc_62_V_fu_3900_p2;
wire   [6:0] i_ic_fu_3912_p2;
reg   [6:0] i_ic_reg_6138;
wire    ap_CS_fsm_state44;
wire   [0:0] icmp_ln266_fu_3906_p2;
wire   [0:0] icmp_ln277_fu_3923_p2;
reg   [0:0] icmp_ln277_reg_6148;
wire   [31:0] select_ln292_fu_3944_p3;
reg   [31:0] select_ln292_reg_6152;
wire   [31:0] select_ln287_fu_3984_p3;
reg   [31:0] select_ln287_reg_6160;
wire   [0:0] icmp_ln281_fu_3963_p2;
wire   [15:0] layer_out_i_q0;
reg   [15:0] res_pack_V_reg_6165;
wire    ap_CS_fsm_state45;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_idle;
wire   [4:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_data_V_address0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_address0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_ce0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_we0;
wire   [15:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_d0;
reg   [8:0] i_0_i_reg_1089;
wire    ap_CS_fsm_state49;
reg   [5:0] i1_0_i_reg_1100;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln245_fu_1986_p2;
reg   [15:0] ap_phi_mux_acc_V_63_0_phi_fu_1117_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_1955;
wire    ap_CS_fsm_state43;
reg   [31:0] storemerge_i_reg_1966;
wire    ap_CS_fsm_state48;
reg    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln249_fu_2010_p1;
wire   [63:0] zext_ln344_fu_2105_p1;
wire   [63:0] zext_ln268_fu_3918_p1;
wire    ap_CS_fsm_state47;
wire   [31:0] add_ln285_fu_3968_p2;
wire   [31:0] add_ln290_fu_3928_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire   [30:0] tmp_9_fu_2039_p4;
wire   [30:0] tmp_65_fu_2059_p4;
wire   [0:0] icmp_ln255_2_fu_2049_p2;
wire   [0:0] icmp_ln255_3_fu_2069_p2;
wire   [0:0] and_ln255_1_fu_2081_p2;
wire   [0:0] and_ln255_fu_2075_p2;
wire  signed [15:0] grp_fu_2940_p1;
wire   [20:0] grp_fu_2940_p2;
wire   [15:0] trunc_ln_fu_2961_p4;
wire   [15:0] trunc_ln708_1_fu_2970_p4;
wire   [15:0] trunc_ln708_2_fu_2979_p4;
wire   [15:0] trunc_ln708_3_fu_2988_p4;
wire   [15:0] trunc_ln708_4_fu_2997_p4;
wire   [15:0] trunc_ln708_5_fu_3006_p4;
wire   [15:0] trunc_ln708_6_fu_3015_p4;
wire   [15:0] trunc_ln708_7_fu_3024_p4;
wire   [15:0] trunc_ln708_8_fu_3033_p4;
wire   [15:0] trunc_ln708_9_fu_3042_p4;
wire   [15:0] trunc_ln708_s_fu_3051_p4;
wire   [15:0] trunc_ln708_10_fu_3060_p4;
wire   [15:0] trunc_ln708_11_fu_3069_p4;
wire   [15:0] trunc_ln708_12_fu_3078_p4;
wire   [15:0] trunc_ln708_13_fu_3087_p4;
wire   [15:0] trunc_ln708_14_fu_3096_p4;
wire   [15:0] trunc_ln708_15_fu_3105_p4;
wire   [15:0] trunc_ln708_16_fu_3114_p4;
wire   [15:0] trunc_ln708_17_fu_3123_p4;
wire   [15:0] trunc_ln708_18_fu_3132_p4;
wire   [15:0] trunc_ln708_19_fu_3141_p4;
wire   [15:0] trunc_ln708_20_fu_3150_p4;
wire   [15:0] trunc_ln708_21_fu_3159_p4;
wire   [15:0] trunc_ln708_22_fu_3168_p4;
wire   [15:0] trunc_ln708_23_fu_3177_p4;
wire   [15:0] trunc_ln708_24_fu_3186_p4;
wire   [15:0] trunc_ln708_25_fu_3195_p4;
wire   [15:0] trunc_ln708_26_fu_3204_p4;
wire   [15:0] trunc_ln708_27_fu_3213_p4;
wire   [15:0] trunc_ln708_28_fu_3222_p4;
wire   [15:0] trunc_ln708_29_fu_3231_p4;
wire   [15:0] trunc_ln708_30_fu_3240_p4;
wire   [15:0] trunc_ln708_31_fu_3249_p4;
wire   [15:0] trunc_ln708_32_fu_3258_p4;
wire   [15:0] trunc_ln708_33_fu_3267_p4;
wire   [15:0] trunc_ln708_34_fu_3276_p4;
wire   [15:0] trunc_ln708_35_fu_3285_p4;
wire   [15:0] trunc_ln708_36_fu_3294_p4;
wire   [15:0] trunc_ln708_37_fu_3303_p4;
wire   [15:0] trunc_ln708_38_fu_3312_p4;
wire   [15:0] trunc_ln708_39_fu_3321_p4;
wire   [15:0] trunc_ln708_40_fu_3330_p4;
wire   [15:0] trunc_ln708_41_fu_3339_p4;
wire   [15:0] trunc_ln708_42_fu_3348_p4;
wire   [15:0] trunc_ln708_43_fu_3357_p4;
wire   [15:0] trunc_ln708_44_fu_3366_p4;
wire   [15:0] trunc_ln708_45_fu_3375_p4;
wire   [15:0] trunc_ln708_46_fu_3384_p4;
wire   [15:0] trunc_ln708_47_fu_3393_p4;
wire   [15:0] trunc_ln708_48_fu_3402_p4;
wire   [15:0] trunc_ln708_49_fu_3411_p4;
wire   [15:0] trunc_ln708_50_fu_3420_p4;
wire   [15:0] trunc_ln708_51_fu_3429_p4;
wire   [15:0] trunc_ln708_52_fu_3438_p4;
wire   [15:0] trunc_ln708_53_fu_3447_p4;
wire   [15:0] trunc_ln708_54_fu_3456_p4;
wire   [15:0] trunc_ln708_55_fu_3465_p4;
wire   [15:0] trunc_ln708_56_fu_3474_p4;
wire   [15:0] trunc_ln708_57_fu_3483_p4;
wire   [15:0] trunc_ln708_58_fu_3492_p4;
wire   [15:0] trunc_ln708_59_fu_3501_p4;
wire   [15:0] trunc_ln708_60_fu_3510_p4;
wire   [15:0] trunc_ln708_61_fu_3519_p4;
wire   [31:0] add_ln292_fu_3939_p2;
wire   [31:0] add_ln287_fu_3979_p2;
wire  signed [15:0] grp_fu_4008_p1;
wire  signed [15:0] grp_fu_4014_p1;
wire  signed [15:0] grp_fu_4020_p1;
wire  signed [15:0] grp_fu_4026_p1;
wire  signed [15:0] grp_fu_4032_p1;
wire  signed [15:0] grp_fu_4038_p1;
wire  signed [15:0] grp_fu_4044_p1;
wire  signed [15:0] grp_fu_4050_p1;
wire  signed [15:0] grp_fu_4056_p1;
wire  signed [15:0] grp_fu_4062_p1;
wire  signed [15:0] grp_fu_4068_p1;
wire  signed [15:0] grp_fu_4074_p1;
wire  signed [15:0] grp_fu_4080_p1;
wire  signed [15:0] grp_fu_4086_p1;
wire  signed [15:0] grp_fu_4092_p1;
wire  signed [15:0] grp_fu_4098_p1;
wire  signed [15:0] grp_fu_4104_p1;
wire  signed [15:0] grp_fu_4110_p1;
wire  signed [15:0] grp_fu_4116_p1;
wire  signed [15:0] grp_fu_4122_p1;
wire  signed [15:0] grp_fu_4128_p1;
wire  signed [15:0] grp_fu_4134_p1;
wire  signed [15:0] grp_fu_4140_p1;
wire  signed [15:0] grp_fu_4146_p1;
wire  signed [15:0] grp_fu_4152_p1;
wire  signed [15:0] grp_fu_4158_p1;
wire  signed [15:0] grp_fu_4164_p1;
wire  signed [15:0] grp_fu_4170_p1;
wire  signed [15:0] grp_fu_4176_p1;
wire  signed [15:0] grp_fu_4182_p1;
wire  signed [15:0] grp_fu_4188_p1;
wire  signed [15:0] grp_fu_4194_p1;
wire  signed [15:0] grp_fu_4200_p1;
wire  signed [15:0] grp_fu_4206_p1;
wire  signed [15:0] grp_fu_4212_p1;
wire  signed [15:0] grp_fu_4218_p1;
wire  signed [15:0] grp_fu_4224_p1;
wire  signed [15:0] grp_fu_4230_p1;
wire  signed [15:0] grp_fu_4236_p1;
wire  signed [15:0] grp_fu_4242_p1;
wire  signed [15:0] grp_fu_4248_p1;
wire  signed [15:0] grp_fu_4254_p1;
wire  signed [15:0] grp_fu_4260_p1;
wire  signed [15:0] grp_fu_4266_p1;
wire  signed [15:0] grp_fu_4272_p1;
wire  signed [15:0] grp_fu_4278_p1;
wire  signed [15:0] grp_fu_4284_p1;
wire  signed [15:0] grp_fu_4290_p1;
wire  signed [15:0] grp_fu_4296_p1;
wire  signed [15:0] grp_fu_4302_p1;
wire  signed [15:0] grp_fu_4308_p1;
wire  signed [15:0] grp_fu_4314_p1;
wire  signed [15:0] grp_fu_4320_p1;
wire  signed [15:0] grp_fu_4326_p1;
wire  signed [15:0] grp_fu_4332_p1;
wire  signed [15:0] grp_fu_4338_p1;
wire  signed [15:0] grp_fu_4344_p1;
wire  signed [15:0] grp_fu_4350_p1;
wire  signed [15:0] grp_fu_4356_p1;
wire  signed [15:0] grp_fu_4362_p1;
wire  signed [15:0] grp_fu_4368_p1;
wire  signed [15:0] grp_fu_4374_p1;
wire  signed [15:0] grp_fu_4380_p1;
reg   [43:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1023;
reg    ap_condition_1306;
reg    ap_condition_1034;
reg    ap_condition_1216;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 44'd1;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layeg8j #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_7_address0),
    .ce0(layer_in_V_7_ce0),
    .we0(layer_in_V_7_we0),
    .d0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_d0),
    .q0(layer_in_V_7_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V #(
    .DataWidth( 383 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w9_V_address0),
    .ce0(w9_V_ce0),
    .q0(w9_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdhbi #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(tmp_V_reg_4722),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layeWhU #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start),
    .ap_done(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done),
    .ap_idle(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_idle),
    .ap_ready(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_ready),
    .data_V_address0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_d0),
    .output_V_q0(layer_in_V_7_q0)
);

myproject_axi_mul_5s_16s_21_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_5s_16s_21_2_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_64_reg_5102),
    .din1(grp_fu_2940_p1),
    .ce(1'b1),
    .dout(grp_fu_2940_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln344_reg_4787),
    .din1(grp_fu_4008_p1),
    .ce(1'b1),
    .dout(grp_fu_4008_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_1_reg_4792),
    .din1(grp_fu_4014_p1),
    .ce(1'b1),
    .dout(grp_fu_4014_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_2_reg_4797),
    .din1(grp_fu_4020_p1),
    .ce(1'b1),
    .dout(grp_fu_4020_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_4802),
    .din1(grp_fu_4026_p1),
    .ce(1'b1),
    .dout(grp_fu_4026_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_reg_4807),
    .din1(grp_fu_4032_p1),
    .ce(1'b1),
    .dout(grp_fu_4032_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_5_reg_4812),
    .din1(grp_fu_4038_p1),
    .ce(1'b1),
    .dout(grp_fu_4038_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_6_reg_4817),
    .din1(grp_fu_4044_p1),
    .ce(1'b1),
    .dout(grp_fu_4044_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_4822),
    .din1(grp_fu_4050_p1),
    .ce(1'b1),
    .dout(grp_fu_4050_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_8_reg_4827),
    .din1(grp_fu_4056_p1),
    .ce(1'b1),
    .dout(grp_fu_4056_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_10_reg_4832),
    .din1(grp_fu_4062_p1),
    .ce(1'b1),
    .dout(grp_fu_4062_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_11_reg_4837),
    .din1(grp_fu_4068_p1),
    .ce(1'b1),
    .dout(grp_fu_4068_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_12_reg_4842),
    .din1(grp_fu_4074_p1),
    .ce(1'b1),
    .dout(grp_fu_4074_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_13_reg_4847),
    .din1(grp_fu_4080_p1),
    .ce(1'b1),
    .dout(grp_fu_4080_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_reg_4852),
    .din1(grp_fu_4086_p1),
    .ce(1'b1),
    .dout(grp_fu_4086_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_15_reg_4857),
    .din1(grp_fu_4092_p1),
    .ce(1'b1),
    .dout(grp_fu_4092_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_16_reg_4862),
    .din1(grp_fu_4098_p1),
    .ce(1'b1),
    .dout(grp_fu_4098_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_17_reg_4867),
    .din1(grp_fu_4104_p1),
    .ce(1'b1),
    .dout(grp_fu_4104_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_18_reg_4872),
    .din1(grp_fu_4110_p1),
    .ce(1'b1),
    .dout(grp_fu_4110_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_19_reg_4877),
    .din1(grp_fu_4116_p1),
    .ce(1'b1),
    .dout(grp_fu_4116_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_20_reg_4882),
    .din1(grp_fu_4122_p1),
    .ce(1'b1),
    .dout(grp_fu_4122_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_21_reg_4887),
    .din1(grp_fu_4128_p1),
    .ce(1'b1),
    .dout(grp_fu_4128_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_4892),
    .din1(grp_fu_4134_p1),
    .ce(1'b1),
    .dout(grp_fu_4134_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_reg_4897),
    .din1(grp_fu_4140_p1),
    .ce(1'b1),
    .dout(grp_fu_4140_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_24_reg_4902),
    .din1(grp_fu_4146_p1),
    .ce(1'b1),
    .dout(grp_fu_4146_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_25_reg_4907),
    .din1(grp_fu_4152_p1),
    .ce(1'b1),
    .dout(grp_fu_4152_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_reg_4912),
    .din1(grp_fu_4158_p1),
    .ce(1'b1),
    .dout(grp_fu_4158_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_27_reg_4917),
    .din1(grp_fu_4164_p1),
    .ce(1'b1),
    .dout(grp_fu_4164_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_28_reg_4922),
    .din1(grp_fu_4170_p1),
    .ce(1'b1),
    .dout(grp_fu_4170_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_29_reg_4927),
    .din1(grp_fu_4176_p1),
    .ce(1'b1),
    .dout(grp_fu_4176_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_30_reg_4932),
    .din1(grp_fu_4182_p1),
    .ce(1'b1),
    .dout(grp_fu_4182_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_31_reg_4937),
    .din1(grp_fu_4188_p1),
    .ce(1'b1),
    .dout(grp_fu_4188_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_32_reg_4942),
    .din1(grp_fu_4194_p1),
    .ce(1'b1),
    .dout(grp_fu_4194_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_33_reg_4947),
    .din1(grp_fu_4200_p1),
    .ce(1'b1),
    .dout(grp_fu_4200_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_34_reg_4952),
    .din1(grp_fu_4206_p1),
    .ce(1'b1),
    .dout(grp_fu_4206_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_35_reg_4957),
    .din1(grp_fu_4212_p1),
    .ce(1'b1),
    .dout(grp_fu_4212_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_36_reg_4962),
    .din1(grp_fu_4218_p1),
    .ce(1'b1),
    .dout(grp_fu_4218_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_37_reg_4967),
    .din1(grp_fu_4224_p1),
    .ce(1'b1),
    .dout(grp_fu_4224_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_reg_4972),
    .din1(grp_fu_4230_p1),
    .ce(1'b1),
    .dout(grp_fu_4230_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_39_reg_4977),
    .din1(grp_fu_4236_p1),
    .ce(1'b1),
    .dout(grp_fu_4236_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_40_reg_4982),
    .din1(grp_fu_4242_p1),
    .ce(1'b1),
    .dout(grp_fu_4242_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_41_reg_4987),
    .din1(grp_fu_4248_p1),
    .ce(1'b1),
    .dout(grp_fu_4248_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_42_reg_4992),
    .din1(grp_fu_4254_p1),
    .ce(1'b1),
    .dout(grp_fu_4254_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_43_reg_4997),
    .din1(grp_fu_4260_p1),
    .ce(1'b1),
    .dout(grp_fu_4260_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_44_reg_5002),
    .din1(grp_fu_4266_p1),
    .ce(1'b1),
    .dout(grp_fu_4266_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_45_reg_5007),
    .din1(grp_fu_4272_p1),
    .ce(1'b1),
    .dout(grp_fu_4272_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_46_reg_5012),
    .din1(grp_fu_4278_p1),
    .ce(1'b1),
    .dout(grp_fu_4278_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_47_reg_5017),
    .din1(grp_fu_4284_p1),
    .ce(1'b1),
    .dout(grp_fu_4284_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_48_reg_5022),
    .din1(grp_fu_4290_p1),
    .ce(1'b1),
    .dout(grp_fu_4290_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_49_reg_5027),
    .din1(grp_fu_4296_p1),
    .ce(1'b1),
    .dout(grp_fu_4296_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_50_reg_5032),
    .din1(grp_fu_4302_p1),
    .ce(1'b1),
    .dout(grp_fu_4302_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_51_reg_5037),
    .din1(grp_fu_4308_p1),
    .ce(1'b1),
    .dout(grp_fu_4308_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_52_reg_5042),
    .din1(grp_fu_4314_p1),
    .ce(1'b1),
    .dout(grp_fu_4314_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_53_reg_5047),
    .din1(grp_fu_4320_p1),
    .ce(1'b1),
    .dout(grp_fu_4320_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_54_reg_5052),
    .din1(grp_fu_4326_p1),
    .ce(1'b1),
    .dout(grp_fu_4326_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_55_reg_5057),
    .din1(grp_fu_4332_p1),
    .ce(1'b1),
    .dout(grp_fu_4332_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_56_reg_5062),
    .din1(grp_fu_4338_p1),
    .ce(1'b1),
    .dout(grp_fu_4338_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_57_reg_5067),
    .din1(grp_fu_4344_p1),
    .ce(1'b1),
    .dout(grp_fu_4344_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_58_reg_5072),
    .din1(grp_fu_4350_p1),
    .ce(1'b1),
    .dout(grp_fu_4350_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_59_reg_5077),
    .din1(grp_fu_4356_p1),
    .ce(1'b1),
    .dout(grp_fu_4356_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_60_reg_5082),
    .din1(grp_fu_4362_p1),
    .ce(1'b1),
    .dout(grp_fu_4362_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_61_reg_5087),
    .din1(grp_fu_4368_p1),
    .ce(1'b1),
    .dout(grp_fu_4368_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_62_reg_5092),
    .din1(grp_fu_4374_p1),
    .ce(1'b1),
    .dout(grp_fu_4374_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_63_reg_5097),
    .din1(grp_fu_4380_p1),
    .ce(1'b1),
    .dout(grp_fu_4380_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1986_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state6)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1998_p2 == 1'd1))) begin
            grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_0_0_reg_1931 <= acc_0_V_fu_3528_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_0_0_reg_1931 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_10_0_reg_1801 <= acc_10_V_fu_3588_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_10_0_reg_1801 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_11_0_reg_1788 <= acc_11_V_fu_3594_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_11_0_reg_1788 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_12_0_reg_1775 <= acc_12_V_fu_3600_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_12_0_reg_1775 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_13_0_reg_1762 <= acc_13_V_fu_3606_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_13_0_reg_1762 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_14_0_reg_1749 <= acc_14_V_fu_3612_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_14_0_reg_1749 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_15_0_reg_1736 <= acc_15_V_fu_3618_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_15_0_reg_1736 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_16_0_reg_1723 <= acc_16_V_fu_3624_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_16_0_reg_1723 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_17_0_reg_1710 <= acc_17_V_fu_3630_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_17_0_reg_1710 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_18_0_reg_1697 <= acc_18_V_fu_3636_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_18_0_reg_1697 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_19_0_reg_1684 <= acc_19_V_fu_3642_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_19_0_reg_1684 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_1_0_reg_1918 <= acc_1_V_fu_3534_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_1_0_reg_1918 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_20_0_reg_1671 <= acc_20_V_fu_3648_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_20_0_reg_1671 <= 16'd64896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_21_0_reg_1658 <= acc_21_V_fu_3654_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_21_0_reg_1658 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_22_0_reg_1645 <= acc_22_V_fu_3660_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_22_0_reg_1645 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_23_0_reg_1632 <= acc_23_V_fu_3666_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_23_0_reg_1632 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_24_0_reg_1619 <= acc_24_V_fu_3672_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_24_0_reg_1619 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_25_0_reg_1606 <= acc_25_V_fu_3678_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_25_0_reg_1606 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_26_0_reg_1593 <= acc_26_V_fu_3684_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_26_0_reg_1593 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_27_0_reg_1580 <= acc_27_V_fu_3690_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_27_0_reg_1580 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_28_0_reg_1567 <= acc_28_V_fu_3696_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_28_0_reg_1567 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_29_0_reg_1554 <= acc_29_V_fu_3702_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_29_0_reg_1554 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_2_0_reg_1905 <= acc_2_V_fu_3540_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_2_0_reg_1905 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_30_0_reg_1541 <= acc_30_V_fu_3708_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_30_0_reg_1541 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_31_0_reg_1528 <= acc_31_V_fu_3714_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_31_0_reg_1528 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_32_0_reg_1515 <= acc_32_V_fu_3720_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_32_0_reg_1515 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_33_0_reg_1502 <= acc_33_V_fu_3726_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_33_0_reg_1502 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_34_0_reg_1489 <= acc_34_V_fu_3732_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_34_0_reg_1489 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_35_0_reg_1476 <= acc_35_V_fu_3738_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_35_0_reg_1476 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_36_0_reg_1463 <= acc_36_V_fu_3744_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_36_0_reg_1463 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_37_0_reg_1450 <= acc_37_V_fu_3750_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_37_0_reg_1450 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_38_0_reg_1437 <= acc_38_V_fu_3756_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_38_0_reg_1437 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_39_0_reg_1424 <= acc_39_V_fu_3762_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_39_0_reg_1424 <= 16'd640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_3_0_reg_1892 <= acc_3_V_fu_3546_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_3_0_reg_1892 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_40_0_reg_1411 <= acc_40_V_fu_3768_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_40_0_reg_1411 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_41_0_reg_1398 <= acc_41_V_fu_3774_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_41_0_reg_1398 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_42_0_reg_1385 <= acc_42_V_fu_3780_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_42_0_reg_1385 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_43_0_reg_1372 <= acc_43_V_fu_3786_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_43_0_reg_1372 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_44_0_reg_1359 <= acc_44_V_fu_3792_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_44_0_reg_1359 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_45_0_reg_1346 <= acc_45_V_fu_3798_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_45_0_reg_1346 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_46_0_reg_1333 <= acc_46_V_fu_3804_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_46_0_reg_1333 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_47_0_reg_1320 <= acc_47_V_fu_3810_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_47_0_reg_1320 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_48_0_reg_1307 <= acc_48_V_fu_3816_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_48_0_reg_1307 <= 16'd64896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_49_0_reg_1294 <= acc_49_V_fu_3822_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_49_0_reg_1294 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_4_0_reg_1879 <= acc_4_V_fu_3552_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_4_0_reg_1879 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_50_0_reg_1281 <= acc_50_V_fu_3828_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_50_0_reg_1281 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_51_0_reg_1268 <= acc_51_V_fu_3834_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_51_0_reg_1268 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_52_0_reg_1255 <= acc_52_V_fu_3840_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_52_0_reg_1255 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_53_0_reg_1242 <= acc_53_V_fu_3846_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_53_0_reg_1242 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_54_0_reg_1229 <= acc_54_V_fu_3852_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_54_0_reg_1229 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_55_0_reg_1216 <= acc_55_V_fu_3858_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_55_0_reg_1216 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_56_0_reg_1203 <= acc_56_V_fu_3864_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_56_0_reg_1203 <= 16'd64640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_57_0_reg_1190 <= acc_57_V_fu_3870_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_57_0_reg_1190 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_58_0_reg_1177 <= acc_58_V_fu_3876_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_58_0_reg_1177 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_59_0_reg_1164 <= acc_59_V_fu_3882_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_59_0_reg_1164 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_5_0_reg_1866 <= acc_5_V_fu_3558_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_5_0_reg_1866 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_60_0_reg_1151 <= acc_60_V_fu_3888_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_60_0_reg_1151 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_61_0_reg_1138 <= acc_61_V_fu_3894_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_61_0_reg_1138 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_62_0_reg_1125 <= acc_62_V_fu_3900_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_62_0_reg_1125 <= 16'd768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_63_0_reg_1112 <= acc_63_V_reg_5815;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_63_0_reg_1112 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_6_0_reg_1853 <= acc_6_V_fu_3564_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_6_0_reg_1853 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_7_0_reg_1840 <= acc_7_V_fu_3570_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_7_0_reg_1840 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_8_0_reg_1827 <= acc_8_V_fu_3576_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_8_0_reg_1827 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0))) begin
        acc_V_9_0_reg_1814 <= acc_9_V_fu_3582_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_9_0_reg_1814 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1986_p2 == 1'd0))) begin
        i1_0_i_reg_1100 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i1_0_i_reg_1100 <= i1_reg_4717;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_0_i_reg_1089 <= i_reg_4709;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1089 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        i_ic_0_i_reg_1955 <= i_ic_reg_6138;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        i_ic_0_i_reg_1955 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_fu_2093_p2 == 1'd0))) begin
        in_index_reg_1944 <= ir_fu_2099_p2;
    end else if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        in_index_reg_1944 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        if ((1'b1 == ap_condition_1306)) begin
            pX_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_1023)) begin
            pX_2 <= add_ln290_fu_3928_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        if ((1'b1 == ap_condition_1216)) begin
            pY_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_1034)) begin
            pY_2 <= add_ln285_fu_3968_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sX_2 <= select_ln292_reg_6152;
    end else if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
        sX_2 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln281_fu_3963_p2 == 1'd1) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln281_fu_3963_p2 == 1'd1) & (icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
        storemerge_i_reg_1966 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        storemerge_i_reg_1966 <= select_ln287_reg_6160;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter3_reg == 1'd0))) begin
        acc_63_V_reg_5815 <= acc_63_V_fu_2956_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        and_ln255_2_reg_4759 <= and_ln255_2_fu_2087_p2;
        icmp_ln255_1_reg_4742 <= icmp_ln255_1_fu_2029_p2;
        icmp_ln255_reg_4732 <= icmp_ln255_fu_2019_p2;
        pX_2_load_reg_4753 <= pX_2;
        pY_2_load_reg_4747 <= pY_2;
        sX_2_load_reg_4727 <= sX_2;
        sY_2_load_reg_4737 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_reg_4717 <= i1_fu_2004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln255_2_reg_4759) & (1'b1 == ap_CS_fsm_state44))) begin
        i_ic_reg_6138 <= i_ic_fu_3912_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4709 <= i_fu_1992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & ((1'd0 == and_ln255_2_reg_4759) | (icmp_ln266_fu_3906_p2 == 1'd1)))) begin
        icmp_ln277_reg_6148 <= icmp_ln277_fu_3923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_4763 <= icmp_ln336_fu_2093_p2;
        icmp_ln336_reg_4763_pp0_iter1_reg <= icmp_ln336_reg_4763;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_4763_pp0_iter2_reg <= icmp_ln336_reg_4763_pp0_iter1_reg;
        icmp_ln336_reg_4763_pp0_iter3_reg <= icmp_ln336_reg_4763_pp0_iter2_reg;
        icmp_ln336_reg_4763_pp0_iter4_reg <= icmp_ln336_reg_4763_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_reg_4763 == 1'd0))) begin
        layer_in_V_7_load_reg_4782 <= layer_in_V_7_q0;
        tmp_10_reg_4832 <= {{w9_V_q0[59:54]}};
        tmp_11_reg_4837 <= {{w9_V_q0[65:60]}};
        tmp_12_reg_4842 <= {{w9_V_q0[71:66]}};
        tmp_13_reg_4847 <= {{w9_V_q0[77:72]}};
        tmp_14_reg_4852 <= {{w9_V_q0[83:78]}};
        tmp_15_reg_4857 <= {{w9_V_q0[89:84]}};
        tmp_16_reg_4862 <= {{w9_V_q0[95:90]}};
        tmp_17_reg_4867 <= {{w9_V_q0[101:96]}};
        tmp_18_reg_4872 <= {{w9_V_q0[107:102]}};
        tmp_19_reg_4877 <= {{w9_V_q0[113:108]}};
        tmp_1_reg_4792 <= {{w9_V_q0[11:6]}};
        tmp_20_reg_4882 <= {{w9_V_q0[119:114]}};
        tmp_21_reg_4887 <= {{w9_V_q0[125:120]}};
        tmp_22_reg_4892 <= {{w9_V_q0[131:126]}};
        tmp_23_reg_4897 <= {{w9_V_q0[137:132]}};
        tmp_24_reg_4902 <= {{w9_V_q0[143:138]}};
        tmp_25_reg_4907 <= {{w9_V_q0[149:144]}};
        tmp_26_reg_4912 <= {{w9_V_q0[155:150]}};
        tmp_27_reg_4917 <= {{w9_V_q0[161:156]}};
        tmp_28_reg_4922 <= {{w9_V_q0[167:162]}};
        tmp_29_reg_4927 <= {{w9_V_q0[173:168]}};
        tmp_2_reg_4797 <= {{w9_V_q0[17:12]}};
        tmp_30_reg_4932 <= {{w9_V_q0[179:174]}};
        tmp_31_reg_4937 <= {{w9_V_q0[185:180]}};
        tmp_32_reg_4942 <= {{w9_V_q0[191:186]}};
        tmp_33_reg_4947 <= {{w9_V_q0[197:192]}};
        tmp_34_reg_4952 <= {{w9_V_q0[203:198]}};
        tmp_35_reg_4957 <= {{w9_V_q0[209:204]}};
        tmp_36_reg_4962 <= {{w9_V_q0[215:210]}};
        tmp_37_reg_4967 <= {{w9_V_q0[221:216]}};
        tmp_38_reg_4972 <= {{w9_V_q0[227:222]}};
        tmp_39_reg_4977 <= {{w9_V_q0[233:228]}};
        tmp_3_reg_4802 <= {{w9_V_q0[23:18]}};
        tmp_40_reg_4982 <= {{w9_V_q0[239:234]}};
        tmp_41_reg_4987 <= {{w9_V_q0[245:240]}};
        tmp_42_reg_4992 <= {{w9_V_q0[251:246]}};
        tmp_43_reg_4997 <= {{w9_V_q0[257:252]}};
        tmp_44_reg_5002 <= {{w9_V_q0[263:258]}};
        tmp_45_reg_5007 <= {{w9_V_q0[269:264]}};
        tmp_46_reg_5012 <= {{w9_V_q0[275:270]}};
        tmp_47_reg_5017 <= {{w9_V_q0[281:276]}};
        tmp_48_reg_5022 <= {{w9_V_q0[287:282]}};
        tmp_49_reg_5027 <= {{w9_V_q0[293:288]}};
        tmp_4_reg_4807 <= {{w9_V_q0[29:24]}};
        tmp_50_reg_5032 <= {{w9_V_q0[299:294]}};
        tmp_51_reg_5037 <= {{w9_V_q0[305:300]}};
        tmp_52_reg_5042 <= {{w9_V_q0[311:306]}};
        tmp_53_reg_5047 <= {{w9_V_q0[317:312]}};
        tmp_54_reg_5052 <= {{w9_V_q0[323:318]}};
        tmp_55_reg_5057 <= {{w9_V_q0[329:324]}};
        tmp_56_reg_5062 <= {{w9_V_q0[335:330]}};
        tmp_57_reg_5067 <= {{w9_V_q0[341:336]}};
        tmp_58_reg_5072 <= {{w9_V_q0[347:342]}};
        tmp_59_reg_5077 <= {{w9_V_q0[353:348]}};
        tmp_5_reg_4812 <= {{w9_V_q0[35:30]}};
        tmp_60_reg_5082 <= {{w9_V_q0[359:354]}};
        tmp_61_reg_5087 <= {{w9_V_q0[365:360]}};
        tmp_62_reg_5092 <= {{w9_V_q0[371:366]}};
        tmp_63_reg_5097 <= {{w9_V_q0[377:372]}};
        tmp_64_reg_5102 <= {{w9_V_q0[382:378]}};
        tmp_6_reg_4817 <= {{w9_V_q0[41:36]}};
        tmp_7_reg_4822 <= {{w9_V_q0[47:42]}};
        tmp_8_reg_4827 <= {{w9_V_q0[53:48]}};
        trunc_ln344_reg_4787 <= trunc_ln344_fu_2111_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_4763_pp0_iter3_reg == 1'd0))) begin
        mul_ln1118_10_reg_5530 <= grp_fu_4044_p2;
        mul_ln1118_11_reg_5535 <= grp_fu_4050_p2;
        mul_ln1118_12_reg_5540 <= grp_fu_4056_p2;
        mul_ln1118_13_reg_5545 <= grp_fu_4062_p2;
        mul_ln1118_14_reg_5550 <= grp_fu_4068_p2;
        mul_ln1118_15_reg_5555 <= grp_fu_4074_p2;
        mul_ln1118_16_reg_5560 <= grp_fu_4080_p2;
        mul_ln1118_17_reg_5565 <= grp_fu_4086_p2;
        mul_ln1118_18_reg_5570 <= grp_fu_4092_p2;
        mul_ln1118_19_reg_5575 <= grp_fu_4098_p2;
        mul_ln1118_20_reg_5580 <= grp_fu_4104_p2;
        mul_ln1118_21_reg_5585 <= grp_fu_4110_p2;
        mul_ln1118_22_reg_5590 <= grp_fu_4116_p2;
        mul_ln1118_23_reg_5595 <= grp_fu_4122_p2;
        mul_ln1118_24_reg_5600 <= grp_fu_4128_p2;
        mul_ln1118_25_reg_5605 <= grp_fu_4134_p2;
        mul_ln1118_26_reg_5610 <= grp_fu_4140_p2;
        mul_ln1118_27_reg_5615 <= grp_fu_4146_p2;
        mul_ln1118_28_reg_5620 <= grp_fu_4152_p2;
        mul_ln1118_29_reg_5625 <= grp_fu_4158_p2;
        mul_ln1118_30_reg_5630 <= grp_fu_4164_p2;
        mul_ln1118_31_reg_5635 <= grp_fu_4170_p2;
        mul_ln1118_32_reg_5640 <= grp_fu_4176_p2;
        mul_ln1118_33_reg_5645 <= grp_fu_4182_p2;
        mul_ln1118_34_reg_5650 <= grp_fu_4188_p2;
        mul_ln1118_35_reg_5655 <= grp_fu_4194_p2;
        mul_ln1118_36_reg_5660 <= grp_fu_4200_p2;
        mul_ln1118_37_reg_5665 <= grp_fu_4206_p2;
        mul_ln1118_38_reg_5670 <= grp_fu_4212_p2;
        mul_ln1118_39_reg_5675 <= grp_fu_4218_p2;
        mul_ln1118_40_reg_5680 <= grp_fu_4224_p2;
        mul_ln1118_41_reg_5685 <= grp_fu_4230_p2;
        mul_ln1118_42_reg_5690 <= grp_fu_4236_p2;
        mul_ln1118_43_reg_5695 <= grp_fu_4242_p2;
        mul_ln1118_44_reg_5700 <= grp_fu_4248_p2;
        mul_ln1118_45_reg_5705 <= grp_fu_4254_p2;
        mul_ln1118_46_reg_5710 <= grp_fu_4260_p2;
        mul_ln1118_47_reg_5715 <= grp_fu_4266_p2;
        mul_ln1118_48_reg_5720 <= grp_fu_4272_p2;
        mul_ln1118_49_reg_5725 <= grp_fu_4278_p2;
        mul_ln1118_50_reg_5730 <= grp_fu_4284_p2;
        mul_ln1118_51_reg_5735 <= grp_fu_4290_p2;
        mul_ln1118_52_reg_5740 <= grp_fu_4296_p2;
        mul_ln1118_53_reg_5745 <= grp_fu_4302_p2;
        mul_ln1118_54_reg_5750 <= grp_fu_4308_p2;
        mul_ln1118_55_reg_5755 <= grp_fu_4314_p2;
        mul_ln1118_56_reg_5760 <= grp_fu_4320_p2;
        mul_ln1118_57_reg_5765 <= grp_fu_4326_p2;
        mul_ln1118_58_reg_5770 <= grp_fu_4332_p2;
        mul_ln1118_59_reg_5775 <= grp_fu_4338_p2;
        mul_ln1118_5_reg_5505 <= grp_fu_4014_p2;
        mul_ln1118_60_reg_5780 <= grp_fu_4344_p2;
        mul_ln1118_61_reg_5785 <= grp_fu_4350_p2;
        mul_ln1118_62_reg_5790 <= grp_fu_4356_p2;
        mul_ln1118_63_reg_5795 <= grp_fu_4362_p2;
        mul_ln1118_64_reg_5800 <= grp_fu_4368_p2;
        mul_ln1118_65_reg_5805 <= grp_fu_4374_p2;
        mul_ln1118_66_reg_5810 <= grp_fu_4380_p2;
        mul_ln1118_6_reg_5510 <= grp_fu_4020_p2;
        mul_ln1118_7_reg_5515 <= grp_fu_4026_p2;
        mul_ln1118_8_reg_5520 <= grp_fu_4032_p2;
        mul_ln1118_9_reg_5525 <= grp_fu_4038_p2;
        mul_ln1118_reg_5500 <= grp_fu_4008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        res_pack_V_reg_6165 <= layer_out_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (icmp_ln277_reg_6148 == 1'd1))) begin
        sY_2 <= storemerge_i_reg_1966;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln281_fu_3963_p2 == 1'd0) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln281_fu_3963_p2 == 1'd0) & (icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
        select_ln287_reg_6160 <= select_ln287_fu_3984_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln277_fu_3923_p2 == 1'd0)) | ((icmp_ln277_fu_3923_p2 == 1'd0) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
        select_ln292_reg_6152 <= select_ln292_fu_3944_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1998_p2 == 1'd0))) begin
        tmp_V_reg_4722 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_4763_pp0_iter2_reg == 1'd0))) begin
        trunc_ln708_62_reg_5495 <= {{grp_fu_2940_p2[20:5]}};
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_2093_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1986_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_4763_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_acc_V_63_0_phi_fu_1117_p4 = acc_63_V_reg_5815;
    end else begin
        ap_phi_mux_acc_V_63_0_phi_fu_1117_p4 = acc_V_63_0_reg_1112;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1998_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1998_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1986_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        layer_in_V_7_address0 = zext_ln344_fu_2105_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_7_address0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_address0;
    end else begin
        layer_in_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_7_ce0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_ce0;
    end else begin
        layer_in_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_7_we0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_output_V_we0;
    end else begin
        layer_in_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        layer_out_i_address0 = zext_ln268_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state44))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1125;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1151;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1177;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1203;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1229;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1255;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1281;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1307;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1333;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1359;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1385;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1411;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1437;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1463;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1489;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1515;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1541;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1567;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1593;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1619;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1645;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1671;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1697;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1723;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1749;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1775;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1801;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1827;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1853;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1879;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1905;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1931;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1112;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1138;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1164;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1190;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1216;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1242;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1268;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1294;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1320;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1346;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1372;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1398;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1424;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1450;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1476;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1502;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1528;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1554;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1580;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1606;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1632;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1658;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1684;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1710;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1736;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1762;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1788;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1840;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1892;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1918;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state43))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = zext_ln249_fu_2010_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w9_V_ce0 = 1'b1;
    end else begin
        w9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1986_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1998_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1998_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((1'd1 == and_ln255_2_fu_2087_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5) & (1'd0 == and_ln255_2_fu_2087_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln336_fu_2093_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln336_fu_2093_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln281_fu_3963_p2 == 1'd1) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln281_fu_3963_p2 == 1'd1) & (icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln281_fu_3963_p2 == 1'd0) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln281_fu_3963_p2 == 1'd0) & (icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b1 == ap_CS_fsm_state44) & (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln277_fu_3923_p2 == 1'd0)) | ((icmp_ln277_fu_3923_p2 == 1'd0) & (icmp_ln266_fu_3906_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3528_p2 = (acc_V_0_0_reg_1931 + trunc_ln_fu_2961_p4);

assign acc_10_V_fu_3588_p2 = (acc_V_10_0_reg_1801 + trunc_ln708_s_fu_3051_p4);

assign acc_11_V_fu_3594_p2 = (acc_V_11_0_reg_1788 + trunc_ln708_10_fu_3060_p4);

assign acc_12_V_fu_3600_p2 = (acc_V_12_0_reg_1775 + trunc_ln708_11_fu_3069_p4);

assign acc_13_V_fu_3606_p2 = (acc_V_13_0_reg_1762 + trunc_ln708_12_fu_3078_p4);

assign acc_14_V_fu_3612_p2 = (acc_V_14_0_reg_1749 + trunc_ln708_13_fu_3087_p4);

assign acc_15_V_fu_3618_p2 = (acc_V_15_0_reg_1736 + trunc_ln708_14_fu_3096_p4);

assign acc_16_V_fu_3624_p2 = (acc_V_16_0_reg_1723 + trunc_ln708_15_fu_3105_p4);

assign acc_17_V_fu_3630_p2 = (acc_V_17_0_reg_1710 + trunc_ln708_16_fu_3114_p4);

assign acc_18_V_fu_3636_p2 = (acc_V_18_0_reg_1697 + trunc_ln708_17_fu_3123_p4);

assign acc_19_V_fu_3642_p2 = (acc_V_19_0_reg_1684 + trunc_ln708_18_fu_3132_p4);

assign acc_1_V_fu_3534_p2 = (acc_V_1_0_reg_1918 + trunc_ln708_1_fu_2970_p4);

assign acc_20_V_fu_3648_p2 = (acc_V_20_0_reg_1671 + trunc_ln708_19_fu_3141_p4);

assign acc_21_V_fu_3654_p2 = (acc_V_21_0_reg_1658 + trunc_ln708_20_fu_3150_p4);

assign acc_22_V_fu_3660_p2 = (acc_V_22_0_reg_1645 + trunc_ln708_21_fu_3159_p4);

assign acc_23_V_fu_3666_p2 = (acc_V_23_0_reg_1632 + trunc_ln708_22_fu_3168_p4);

assign acc_24_V_fu_3672_p2 = (acc_V_24_0_reg_1619 + trunc_ln708_23_fu_3177_p4);

assign acc_25_V_fu_3678_p2 = (acc_V_25_0_reg_1606 + trunc_ln708_24_fu_3186_p4);

assign acc_26_V_fu_3684_p2 = (acc_V_26_0_reg_1593 + trunc_ln708_25_fu_3195_p4);

assign acc_27_V_fu_3690_p2 = (acc_V_27_0_reg_1580 + trunc_ln708_26_fu_3204_p4);

assign acc_28_V_fu_3696_p2 = (acc_V_28_0_reg_1567 + trunc_ln708_27_fu_3213_p4);

assign acc_29_V_fu_3702_p2 = (acc_V_29_0_reg_1554 + trunc_ln708_28_fu_3222_p4);

assign acc_2_V_fu_3540_p2 = (acc_V_2_0_reg_1905 + trunc_ln708_2_fu_2979_p4);

assign acc_30_V_fu_3708_p2 = (acc_V_30_0_reg_1541 + trunc_ln708_29_fu_3231_p4);

assign acc_31_V_fu_3714_p2 = (acc_V_31_0_reg_1528 + trunc_ln708_30_fu_3240_p4);

assign acc_32_V_fu_3720_p2 = (acc_V_32_0_reg_1515 + trunc_ln708_31_fu_3249_p4);

assign acc_33_V_fu_3726_p2 = (acc_V_33_0_reg_1502 + trunc_ln708_32_fu_3258_p4);

assign acc_34_V_fu_3732_p2 = (acc_V_34_0_reg_1489 + trunc_ln708_33_fu_3267_p4);

assign acc_35_V_fu_3738_p2 = (acc_V_35_0_reg_1476 + trunc_ln708_34_fu_3276_p4);

assign acc_36_V_fu_3744_p2 = (acc_V_36_0_reg_1463 + trunc_ln708_35_fu_3285_p4);

assign acc_37_V_fu_3750_p2 = (acc_V_37_0_reg_1450 + trunc_ln708_36_fu_3294_p4);

assign acc_38_V_fu_3756_p2 = (acc_V_38_0_reg_1437 + trunc_ln708_37_fu_3303_p4);

assign acc_39_V_fu_3762_p2 = (acc_V_39_0_reg_1424 + trunc_ln708_38_fu_3312_p4);

assign acc_3_V_fu_3546_p2 = (acc_V_3_0_reg_1892 + trunc_ln708_3_fu_2988_p4);

assign acc_40_V_fu_3768_p2 = (acc_V_40_0_reg_1411 + trunc_ln708_39_fu_3321_p4);

assign acc_41_V_fu_3774_p2 = (acc_V_41_0_reg_1398 + trunc_ln708_40_fu_3330_p4);

assign acc_42_V_fu_3780_p2 = (acc_V_42_0_reg_1385 + trunc_ln708_41_fu_3339_p4);

assign acc_43_V_fu_3786_p2 = (acc_V_43_0_reg_1372 + trunc_ln708_42_fu_3348_p4);

assign acc_44_V_fu_3792_p2 = (acc_V_44_0_reg_1359 + trunc_ln708_43_fu_3357_p4);

assign acc_45_V_fu_3798_p2 = (acc_V_45_0_reg_1346 + trunc_ln708_44_fu_3366_p4);

assign acc_46_V_fu_3804_p2 = (acc_V_46_0_reg_1333 + trunc_ln708_45_fu_3375_p4);

assign acc_47_V_fu_3810_p2 = (acc_V_47_0_reg_1320 + trunc_ln708_46_fu_3384_p4);

assign acc_48_V_fu_3816_p2 = (acc_V_48_0_reg_1307 + trunc_ln708_47_fu_3393_p4);

assign acc_49_V_fu_3822_p2 = (acc_V_49_0_reg_1294 + trunc_ln708_48_fu_3402_p4);

assign acc_4_V_fu_3552_p2 = (acc_V_4_0_reg_1879 + trunc_ln708_4_fu_2997_p4);

assign acc_50_V_fu_3828_p2 = (acc_V_50_0_reg_1281 + trunc_ln708_49_fu_3411_p4);

assign acc_51_V_fu_3834_p2 = (acc_V_51_0_reg_1268 + trunc_ln708_50_fu_3420_p4);

assign acc_52_V_fu_3840_p2 = (acc_V_52_0_reg_1255 + trunc_ln708_51_fu_3429_p4);

assign acc_53_V_fu_3846_p2 = (acc_V_53_0_reg_1242 + trunc_ln708_52_fu_3438_p4);

assign acc_54_V_fu_3852_p2 = (acc_V_54_0_reg_1229 + trunc_ln708_53_fu_3447_p4);

assign acc_55_V_fu_3858_p2 = (acc_V_55_0_reg_1216 + trunc_ln708_54_fu_3456_p4);

assign acc_56_V_fu_3864_p2 = (acc_V_56_0_reg_1203 + trunc_ln708_55_fu_3465_p4);

assign acc_57_V_fu_3870_p2 = (acc_V_57_0_reg_1190 + trunc_ln708_56_fu_3474_p4);

assign acc_58_V_fu_3876_p2 = (acc_V_58_0_reg_1177 + trunc_ln708_57_fu_3483_p4);

assign acc_59_V_fu_3882_p2 = (acc_V_59_0_reg_1164 + trunc_ln708_58_fu_3492_p4);

assign acc_5_V_fu_3558_p2 = (acc_V_5_0_reg_1866 + trunc_ln708_5_fu_3006_p4);

assign acc_60_V_fu_3888_p2 = (acc_V_60_0_reg_1151 + trunc_ln708_59_fu_3501_p4);

assign acc_61_V_fu_3894_p2 = (acc_V_61_0_reg_1138 + trunc_ln708_60_fu_3510_p4);

assign acc_62_V_fu_3900_p2 = (acc_V_62_0_reg_1125 + trunc_ln708_61_fu_3519_p4);

assign acc_63_V_fu_2956_p2 = (ap_phi_mux_acc_V_63_0_phi_fu_1117_p4 + trunc_ln708_62_reg_5495);

assign acc_6_V_fu_3564_p2 = (acc_V_6_0_reg_1853 + trunc_ln708_6_fu_3015_p4);

assign acc_7_V_fu_3570_p2 = (acc_V_7_0_reg_1840 + trunc_ln708_7_fu_3024_p4);

assign acc_8_V_fu_3576_p2 = (acc_V_8_0_reg_1827 + trunc_ln708_8_fu_3033_p4);

assign acc_9_V_fu_3582_p2 = (acc_V_9_0_reg_1814 + trunc_ln708_9_fu_3042_p4);

assign add_ln285_fu_3968_p2 = (pY_2_load_reg_4747 + 32'd1);

assign add_ln287_fu_3979_p2 = (sY_2_load_reg_4737 + 32'd1);

assign add_ln290_fu_3928_p2 = (pX_2_load_reg_4753 + 32'd1);

assign add_ln292_fu_3939_p2 = (sX_2_load_reg_4727 + 32'd1);

assign and_ln255_1_fu_2081_p2 = (icmp_ln255_3_fu_2069_p2 & icmp_ln255_2_fu_2049_p2);

assign and_ln255_2_fu_2087_p2 = (and_ln255_fu_2075_p2 & and_ln255_1_fu_2081_p2);

assign and_ln255_fu_2075_p2 = (icmp_ln255_fu_2019_p2 & icmp_ln255_1_fu_2029_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln247_fu_1998_p2 == 1'd0));
end

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1023 = (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln277_fu_3923_p2 == 1'd0)) | ((icmp_ln277_fu_3923_p2 == 1'd0) & (icmp_ln266_fu_3906_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1034 = (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln281_fu_3963_p2 == 1'd0) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln281_fu_3963_p2 == 1'd0) & (icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1216 = (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln281_fu_3963_p2 == 1'd1) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln281_fu_3963_p2 == 1'd1) & (icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1306 = (((1'd0 == and_ln255_2_reg_4759) & (icmp_ln277_fu_3923_p2 == 1'd1)) | ((icmp_ln277_fu_3923_p2 == 1'd1) & (icmp_ln266_fu_3906_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_fu_1977_ap_start_reg;

assign grp_fu_2940_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4008_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4014_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4020_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4026_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4032_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4038_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4044_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4050_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4056_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4062_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4068_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4074_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4080_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4086_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4092_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4098_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4104_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4110_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4116_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4122_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4128_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4134_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4140_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4146_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4152_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4158_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4164_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4170_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4176_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4182_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4188_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4194_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4200_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4206_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4212_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4218_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4224_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4230_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4236_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4242_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4248_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4254_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4260_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4266_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4272_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4278_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4284_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4290_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4296_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4302_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4308_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4314_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4320_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4326_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4332_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4338_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4344_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4350_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4356_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4362_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4368_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4374_p1 = sext_ln1116_cast_fu_2745_p1;

assign grp_fu_4380_p1 = sext_ln1116_cast_fu_2745_p1;

assign i1_fu_2004_p2 = (i1_0_i_reg_1100 + 6'd1);

assign i_fu_1992_p2 = (i_0_i_reg_1089 + 9'd1);

assign i_ic_fu_3912_p2 = (i_ic_0_i_reg_1955 + 7'd1);

assign icmp_ln245_fu_1986_p2 = ((i_0_i_reg_1089 == 9'd289) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_1998_p2 = ((i1_0_i_reg_1100 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_2029_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln255_2_fu_2049_p2 = (($signed(tmp_9_fu_2039_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln255_3_fu_2069_p2 = (($signed(tmp_65_fu_2059_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_2019_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_3906_p2 = ((i_ic_0_i_reg_1955 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_3923_p2 = ((pX_2_load_reg_4753 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_3963_p2 = ((pY_2_load_reg_4747 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_2093_p2 = ((in_index_reg_1944 == 9'd288) ? 1'b1 : 1'b0);

assign ir_fu_2099_p2 = (in_index_reg_1944 + 9'd1);

assign res_V_V_din = res_pack_V_reg_6165;

assign select_ln287_fu_3984_p3 = ((icmp_ln255_1_reg_4742[0:0] === 1'b1) ? 32'd2 : add_ln287_fu_3979_p2);

assign select_ln292_fu_3944_p3 = ((icmp_ln255_reg_4732[0:0] === 1'b1) ? 32'd2 : add_ln292_fu_3939_p2);

assign sext_ln1116_cast_fu_2745_p1 = $signed(layer_in_V_7_load_reg_4782);

assign start_out = real_start;

assign tmp_65_fu_2059_p4 = {{pX_2[31:1]}};

assign tmp_9_fu_2039_p4 = {{pY_2[31:1]}};

assign trunc_ln344_fu_2111_p1 = w9_V_q0[5:0];

assign trunc_ln708_10_fu_3060_p4 = {{mul_ln1118_15_reg_5555[20:5]}};

assign trunc_ln708_11_fu_3069_p4 = {{mul_ln1118_16_reg_5560[20:5]}};

assign trunc_ln708_12_fu_3078_p4 = {{mul_ln1118_17_reg_5565[20:5]}};

assign trunc_ln708_13_fu_3087_p4 = {{mul_ln1118_18_reg_5570[20:5]}};

assign trunc_ln708_14_fu_3096_p4 = {{mul_ln1118_19_reg_5575[20:5]}};

assign trunc_ln708_15_fu_3105_p4 = {{mul_ln1118_20_reg_5580[20:5]}};

assign trunc_ln708_16_fu_3114_p4 = {{mul_ln1118_21_reg_5585[20:5]}};

assign trunc_ln708_17_fu_3123_p4 = {{mul_ln1118_22_reg_5590[20:5]}};

assign trunc_ln708_18_fu_3132_p4 = {{mul_ln1118_23_reg_5595[20:5]}};

assign trunc_ln708_19_fu_3141_p4 = {{mul_ln1118_24_reg_5600[20:5]}};

assign trunc_ln708_1_fu_2970_p4 = {{mul_ln1118_5_reg_5505[20:5]}};

assign trunc_ln708_20_fu_3150_p4 = {{mul_ln1118_25_reg_5605[20:5]}};

assign trunc_ln708_21_fu_3159_p4 = {{mul_ln1118_26_reg_5610[20:5]}};

assign trunc_ln708_22_fu_3168_p4 = {{mul_ln1118_27_reg_5615[20:5]}};

assign trunc_ln708_23_fu_3177_p4 = {{mul_ln1118_28_reg_5620[20:5]}};

assign trunc_ln708_24_fu_3186_p4 = {{mul_ln1118_29_reg_5625[20:5]}};

assign trunc_ln708_25_fu_3195_p4 = {{mul_ln1118_30_reg_5630[20:5]}};

assign trunc_ln708_26_fu_3204_p4 = {{mul_ln1118_31_reg_5635[20:5]}};

assign trunc_ln708_27_fu_3213_p4 = {{mul_ln1118_32_reg_5640[20:5]}};

assign trunc_ln708_28_fu_3222_p4 = {{mul_ln1118_33_reg_5645[20:5]}};

assign trunc_ln708_29_fu_3231_p4 = {{mul_ln1118_34_reg_5650[20:5]}};

assign trunc_ln708_2_fu_2979_p4 = {{mul_ln1118_6_reg_5510[20:5]}};

assign trunc_ln708_30_fu_3240_p4 = {{mul_ln1118_35_reg_5655[20:5]}};

assign trunc_ln708_31_fu_3249_p4 = {{mul_ln1118_36_reg_5660[20:5]}};

assign trunc_ln708_32_fu_3258_p4 = {{mul_ln1118_37_reg_5665[20:5]}};

assign trunc_ln708_33_fu_3267_p4 = {{mul_ln1118_38_reg_5670[20:5]}};

assign trunc_ln708_34_fu_3276_p4 = {{mul_ln1118_39_reg_5675[20:5]}};

assign trunc_ln708_35_fu_3285_p4 = {{mul_ln1118_40_reg_5680[20:5]}};

assign trunc_ln708_36_fu_3294_p4 = {{mul_ln1118_41_reg_5685[20:5]}};

assign trunc_ln708_37_fu_3303_p4 = {{mul_ln1118_42_reg_5690[20:5]}};

assign trunc_ln708_38_fu_3312_p4 = {{mul_ln1118_43_reg_5695[20:5]}};

assign trunc_ln708_39_fu_3321_p4 = {{mul_ln1118_44_reg_5700[20:5]}};

assign trunc_ln708_3_fu_2988_p4 = {{mul_ln1118_7_reg_5515[20:5]}};

assign trunc_ln708_40_fu_3330_p4 = {{mul_ln1118_45_reg_5705[20:5]}};

assign trunc_ln708_41_fu_3339_p4 = {{mul_ln1118_46_reg_5710[20:5]}};

assign trunc_ln708_42_fu_3348_p4 = {{mul_ln1118_47_reg_5715[20:5]}};

assign trunc_ln708_43_fu_3357_p4 = {{mul_ln1118_48_reg_5720[20:5]}};

assign trunc_ln708_44_fu_3366_p4 = {{mul_ln1118_49_reg_5725[20:5]}};

assign trunc_ln708_45_fu_3375_p4 = {{mul_ln1118_50_reg_5730[20:5]}};

assign trunc_ln708_46_fu_3384_p4 = {{mul_ln1118_51_reg_5735[20:5]}};

assign trunc_ln708_47_fu_3393_p4 = {{mul_ln1118_52_reg_5740[20:5]}};

assign trunc_ln708_48_fu_3402_p4 = {{mul_ln1118_53_reg_5745[20:5]}};

assign trunc_ln708_49_fu_3411_p4 = {{mul_ln1118_54_reg_5750[20:5]}};

assign trunc_ln708_4_fu_2997_p4 = {{mul_ln1118_8_reg_5520[20:5]}};

assign trunc_ln708_50_fu_3420_p4 = {{mul_ln1118_55_reg_5755[20:5]}};

assign trunc_ln708_51_fu_3429_p4 = {{mul_ln1118_56_reg_5760[20:5]}};

assign trunc_ln708_52_fu_3438_p4 = {{mul_ln1118_57_reg_5765[20:5]}};

assign trunc_ln708_53_fu_3447_p4 = {{mul_ln1118_58_reg_5770[20:5]}};

assign trunc_ln708_54_fu_3456_p4 = {{mul_ln1118_59_reg_5775[20:5]}};

assign trunc_ln708_55_fu_3465_p4 = {{mul_ln1118_60_reg_5780[20:5]}};

assign trunc_ln708_56_fu_3474_p4 = {{mul_ln1118_61_reg_5785[20:5]}};

assign trunc_ln708_57_fu_3483_p4 = {{mul_ln1118_62_reg_5790[20:5]}};

assign trunc_ln708_58_fu_3492_p4 = {{mul_ln1118_63_reg_5795[20:5]}};

assign trunc_ln708_59_fu_3501_p4 = {{mul_ln1118_64_reg_5800[20:5]}};

assign trunc_ln708_5_fu_3006_p4 = {{mul_ln1118_9_reg_5525[20:5]}};

assign trunc_ln708_60_fu_3510_p4 = {{mul_ln1118_65_reg_5805[20:5]}};

assign trunc_ln708_61_fu_3519_p4 = {{mul_ln1118_66_reg_5810[20:5]}};

assign trunc_ln708_6_fu_3015_p4 = {{mul_ln1118_10_reg_5530[20:5]}};

assign trunc_ln708_7_fu_3024_p4 = {{mul_ln1118_11_reg_5535[20:5]}};

assign trunc_ln708_8_fu_3033_p4 = {{mul_ln1118_12_reg_5540[20:5]}};

assign trunc_ln708_9_fu_3042_p4 = {{mul_ln1118_13_reg_5545[20:5]}};

assign trunc_ln708_s_fu_3051_p4 = {{mul_ln1118_14_reg_5550[20:5]}};

assign trunc_ln_fu_2961_p4 = {{mul_ln1118_reg_5500[20:5]}};

assign w9_V_address0 = zext_ln344_fu_2105_p1;

assign zext_ln249_fu_2010_p1 = i1_0_i_reg_1100;

assign zext_ln268_fu_3918_p1 = i_ic_0_i_reg_1955;

assign zext_ln344_fu_2105_p1 = in_index_reg_1944;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
