# Traffic Light Controller (Verilog)

A finite state machine (FSM) implementation of a traffic light controller with timed state transitions and enable control.

## Features

- ğŸš¦ Three-phase traffic light control (Red-Yellow-Green)
- â±ï¸ Configurable timing for each state:
  - Red light: 4 clock cycles
  - Yellow light: 2 clock cycles
  - Green light: 6 clock cycles
- ğŸ”˜ Enable signal (`din`) for controlled state transitions
- ğŸ”„ Automatic state sequence with proper timing
- ğŸ”§ Synchronous active-high reset
