INTSTYLE=ise
INFILE=C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog\main.ncd
OUTFILE=C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog\main.bit
FAMILY=Spartan6
PART=xc6slx45-2fgg484
WORKINGDIR=C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog
LICENSE=WebPack
USER_INFO=211536631_0_0_879
