# üìò Combinational Logic Design

---

## üìö Table of Contents
- [üéØ Overview](#üéØ-overview)
- [üî∑ General Combinational Logic Blocks](#üî∑-general-combinational-logic-blocks)
  - [1Ô∏è‚É£ Logic Gates](#1Ô∏è‚É£-logic-gates)
  - [2Ô∏è‚É£ Arithmetic Circuits](#2Ô∏è‚É£-arithmetic-circuits)
  - [3Ô∏è‚É£ Multiplexers & Demultiplexers](#3Ô∏è‚É£-multiplexers--demultiplexers)
  - [4Ô∏è‚É£ Encoders & Decoders](#4Ô∏è‚É£-encoders--decoders)
  - [5Ô∏è‚É£ Code Converters](#5Ô∏è‚É£-code-converters)
  - [6Ô∏è‚É£ Parity & Error Detection](#6Ô∏è‚É£-parity--error-detection)
  - [7Ô∏è‚É£ Shifters & Rotators](#7Ô∏è‚É£-shifters--rotators)
  - [8Ô∏è‚É£ Comparators & Detectors](#8Ô∏è‚É£-comparators--detectors)
  - [9Ô∏è‚É£ ALU & Datapath Elements](#9Ô∏è‚É£-alu--datapath-elements)
  - [üîü Miscellaneous](#üîü-miscellaneous)

---

## üéØ Overview

‚úÖ *Combinational logic circuits* have **no memory or state** ‚Äî outputs depend only on current inputs.  
‚úÖ Each section below has:
- üìÑ Theory: key principles and algorithms
- üíª RTL: Verilog/SystemVerilog implementations
- üìÇ [Docs, Design, TB, Sim folders](.) in each [category folder](.)  

---

## üî∑ General Combinational Logic Blocks

### 1Ô∏è‚É£ [Logic Gates](logic_gates/)
- Theory: Signals, digital vs analog, need for digital
- Theory: Boolean algebra, duality, complement, redundancy
- Theory: SOP & POS forms, minimal vs canonical forms
- Theory: K-map minimization (2‚Äì5 variables), Quine-McCluskey method
- RTL:
  - AND, OR, NOT
  - NAND, NOR
  - XOR, XNOR
  - Universal gates (NAND/NOR only implementations)
  - Logic obfuscation primitives (XOR/AND camouflaging ‚Äî security)

---

### 2Ô∏è‚É£ [Arithmetic Circuits](arithmetic_circuits/)
- Theory: Binary addition, subtraction, multiplication, division
- Theory: Data representations: signed magnitude, 1‚Äôs complement, 2‚Äôs complement
- Theory: Binary arithmetic in different number systems
- RTL:
  - Half-adder
  - Full-adder
  - Ripple-carry adder (N-bit)
  - Subtractor (N-bit), half & full
  - Carry-lookahead adder
  - Parallel adder/subtractor with overflow detection
  - Carry-save adder
  - Wallace tree multiplier
  - Booth multiplier (signed)
  - Array multiplier (combinational)
  - Approximate adder (AI/ML)
  - Approximate multiplier (AI/ML)
  - In-memory adder (PIM)
  - In-memory multiplier (PIM)

---

### 3Ô∏è‚É£ [Multiplexers & Demultiplexers](multiplexers_demultiplexers/)
- Theory: MUX introduction, hierarchical MUX trees
- Theory: Realizing Boolean functions using MUX
- RTL:
  - 2:1 MUX
  - 4:1 MUX
  - 8:1 MUX
  - N:1 hierarchical MUX
  - 1:2 DEMUX
  - 1:4 DEMUX
  - DEMUX as decoder
  - Crossbar switch (N√óM)
  - High-speed MUX tree (HPC)

---

### 4Ô∏è‚É£ [Encoders & Decoders](encoders_decoders/)
- Theory: Encoders, priority encoders, decoders, seven-segment display
- RTL:
  - 2:4 decoder
  - 3:8 decoder
  - 4:16 decoder
  - Binary-to-one-hot decoder
  - Binary-to-seven-segment decoder
  - Thermometer-to-binary encoder
  - Priority encoder
  - Priority encoder with valid output
  - Decimal-to-BCD encoder
  - Octal-to-binary encoder
  - Hex-to-binary encoder
  - One-hot-to-binary converter
  - Dummy-cell comparator (PIM)

---

### 5Ô∏è‚É£ [Code Converters](code_converters/)
- Theory: Number systems ‚Äî binary, octal, decimal, hexadecimal
- Theory: Codes ‚Äî BCD, Excess-3, 2421, Gray
- Theory: Shift-add-3 method for binary-to-BCD
- RTL:
  - Binary to Gray
  - Gray to Binary
  - BCD to Binary
  - Binary to BCD
  - Excess-3 encoder/decoder
  - 2‚Äôs complement converter

---

### 6Ô∏è‚É£ [Parity & Error Detection](parity_error_detection/)
- Theory: Parity concept, error detection & correction
- Theory: Hamming codes, CRC
- RTL:
  - Even parity generator
  - Odd parity generator
  - Parity checker
  - Hamming code generator
  - Hamming code checker
  - CRC generator
  - CRC checker
  - S-Box (AES substitution box ‚Äî security)
  - P-Box (permutation box ‚Äî security)
  - AES round function components
  - DES Feistel function
  - Lightweight cipher components (PRESENT)

---

### 7Ô∏è‚É£ [Shifters & Rotators](shifters_rotators/)
- Theory: Logical vs arithmetic shifting
- Theory: Rotations & barrel shifters
- RTL:
  - Logical left shifter
  - Logical right shifter
  - Arithmetic right shifter
  - Circular left rotator
  - Circular right rotator
  - Barrel shifter
  - Dynamic shifter (variable shift amount)
  - Leading zero counter
  - Trailing zero counter

---

### 8Ô∏è‚É£ [Comparators & Detectors](comparators_detectors/)
- Theory: Comparators ‚Äî 1-bit, 2-bit, N-bit
- RTL:
  - 1-bit comparator
  - N-bit comparator
  - Cascaded comparator
  - Min/Max detector
  - Threshold comparator
  - Zero detector
  - Bitline XOR, AND, Majority gates (PIM)

---

### 9Ô∏è‚É£ [ALU & Datapath Elements](alu_datapath_elements/)
- Theory: Arithmetic Logic Unit operations
- RTL:
  - ALU:
    - AND, OR, XOR, NOT
    - ADD, SUB, INC, DEC
    - SLT
    - Zero/carry/overflow flags
  - Dot-product unit (AI/ML)
  - Multiply-accumulate (MAC) unit (AI/ML)
  - Bit-serial MAC unit (AI/ML)
  - Activation function approximators (ReLU, sigmoid, tanh)
  - Quantizer, dequantizer
  - Max pooling unit
  - Normalization (approximate)
  - Data duplication shuffler
  - In-BRAM compute unit

---

### üîü [Miscellaneous](miscellaneous/)
- Theory: Switching circuits & practice problems
- Theory: Practice with K-map, Quine-McCluskey
- RTL:
  - Priority logic (arbitration/grant)
  - Priority arbiters
  - Majority voter
  - Bit-mask generator
  - Ternary CAM (TCAM) match logic
  - Packet header field extractor

---
