#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 22:30:16 2023
# Process ID: 1444
# Current directory: C:/Users/janak/Lab10/3-bit Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17380 C:\Users\janak\Lab10\3-bit Adder\3-bit Adder.xpr
# Log file: C:/Users/janak/Lab10/3-bit Adder/vivado.log
# Journal file: C:/Users/janak/Lab10/3-bit Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/janak/Lab10/3-bit Adder/3-bit Adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 896.328 ; gain = 115.605
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/janak/Lab10/Register Bank/Register Bank.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/janak/Lab10/3-bit PC/3-bit PC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/janak/Lab10/MUX_2_4/MUX_2_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/janak/Lab10/Mux2-4/Mux2-4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/janak/Lab10/MUX/MUX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
close_project
open_project C:/Users/janak/Lab10/Mux_8way_4bit/Mux_8way_4bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/janak/Lab10/Program Rom/Program Rom.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/janak/Lab10/MUX/MUX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
close_project
open_project {C:/Users/janak/Lab10/Program Rom/Program Rom.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janak/Lab10/Program Rom/Program Rom.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Rom_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janak/Lab10/Program Rom/Program Rom.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Rom_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janak/Lab10/Program Rom/Program Rom.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f4a8207bc9d84c60a5db304300431e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Rom_Sim_behav xil_defaultlib.Rom_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janak/Lab10/Program Rom/Program Rom.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Rom_Sim_behav -key {Behavioral:sim_1:Functional:Rom_Sim} -tclbatch {Rom_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Rom_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test case 1 failed
Time: 200 ns  Iteration: 0  Process: /Rom_Sim/line__52  File: C:/Users/janak/Lab10/Program Rom/Program Rom.srcs/sim_1/new/Rom_Sim.vhd
Error: Test case 2 failed
Time: 300 ns  Iteration: 0  Process: /Rom_Sim/line__52  File: C:/Users/janak/Lab10/Program Rom/Program Rom.srcs/sim_1/new/Rom_Sim.vhd
Error: Test case 3 failed
Time: 400 ns  Iteration: 0  Process: /Rom_Sim/line__52  File: C:/Users/janak/Lab10/Program Rom/Program Rom.srcs/sim_1/new/Rom_Sim.vhd
Error: Test case 5 failed
Time: 600 ns  Iteration: 0  Process: /Rom_Sim/line__52  File: C:/Users/janak/Lab10/Program Rom/Program Rom.srcs/sim_1/new/Rom_Sim.vhd
Error: Test case 6 failed
Time: 700 ns  Iteration: 0  Process: /Rom_Sim/line__52  File: C:/Users/janak/Lab10/Program Rom/Program Rom.srcs/sim_1/new/Rom_Sim.vhd
Error: Test case 8 failed
Time: 900 ns  Iteration: 0  Process: /Rom_Sim/line__52  File: C:/Users/janak/Lab10/Program Rom/Program Rom.srcs/sim_1/new/Rom_Sim.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Rom_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Subtractor_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_Subtractor_4bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.srcs/sources_1/new/Add_Sub_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 85fe847dfe5146abb3fb2e31a78074c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Subtractor_4bit_behav xil_defaultlib.Adder_Subtractor_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_subtractor_4bit
Built simulation snapshot Adder_Subtractor_4bit_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/janak/Lab10/4-bit -notrace
couldn't read file "C:/Users/janak/Lab10/4-bit": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 23:33:05 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_Subtractor_4bit_behav -key {Behavioral:sim_1:Functional:Adder_Subtractor_4bit} -tclbatch {Adder_Subtractor_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Adder_Subtractor_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_Subtractor_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.750 ; gain = 4.676
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add_Sub_4_bit_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add_Sub_4_bit_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.srcs/sim_1/new/Add_Sub_4_bit_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_4_bit_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 85fe847dfe5146abb3fb2e31a78074c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add_Sub_4_bit_Sim_behav xil_defaultlib.Add_Sub_4_bit_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub_4_bit_sim
Built simulation snapshot Add_Sub_4_bit_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Add_Sub_4_bit_Sim_behav -key {Behavioral:sim_1:Functional:Add_Sub_4_bit_Sim} -tclbatch {Add_Sub_4_bit_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Add_Sub_4_bit_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Add_Sub_4_bit_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add_Sub_4_bit_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add_Sub_4_bit_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.srcs/sim_1/new/Add_Sub_4_bit_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_4_bit_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 85fe847dfe5146abb3fb2e31a78074c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add_Sub_4_bit_Sim_behav xil_defaultlib.Add_Sub_4_bit_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub_4_bit_sim
Built simulation snapshot Add_Sub_4_bit_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Add_Sub_4_bit_Sim_behav -key {Behavioral:sim_1:Functional:Add_Sub_4_bit_Sim} -tclbatch {Add_Sub_4_bit_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Add_Sub_4_bit_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Add_Sub_4_bit_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add_Sub_4_bit_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Add_Sub_4_bit_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.srcs/sim_1/new/Add_Sub_4_bit_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_4_bit_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 85fe847dfe5146abb3fb2e31a78074c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add_Sub_4_bit_Sim_behav xil_defaultlib.Add_Sub_4_bit_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub_4_bit_sim
Built simulation snapshot Add_Sub_4_bit_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Add_Sub_4_bit_Sim_behav -key {Behavioral:sim_1:Functional:Add_Sub_4_bit_Sim} -tclbatch {Add_Sub_4_bit_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Add_Sub_4_bit_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Add_Sub_4_bit_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
