 // LB
  module lb_instruction (
  input clk,
  input [6:0] opcode,
  input [2:0] funct3,
  input [7:0] rs1,
  input [7:0] imm,
  input [7:0] mem_data, // Data from memory
  output reg [31:0] rd // Output register, changed to 32 bits
);

  always @(negedge clk) begin
    if (opcode == 7'b0000011 && funct3 == 3'b010) begin // Corrected funct3
      rd = {{24{mem_data[7]}}, mem_data}; // Sign extend the 8-bit data to fill the 32-bit register
    end
  end
endmodule




`timescale 1ns / 1ps

module lb_instruction_tb;

  // Inputs
  reg clk;
  reg [6:0] opcode;
  reg [2:0] funct3;
  reg [7:0] rs1;
  reg [7:0] imm;
  reg [7:0] mem_data;

  // Outputs
  wire [31:0] rd;

  // Instantiate the Unit Under Test (UUT)
  lb_instruction uut (
      .clk(clk),
      .opcode(opcode),
      .funct3(funct3),
      .rs1(rs1),
      .imm(imm),
      .mem_data(mem_data),
      .rd(rd)
  );

  // Clock generation
  initial begin
    clk = 0;
    forever #10 clk = ~clk; // Clock with a period of 20ns
  end

  // Test sequence
  initial begin
    // Initialize Inputs
    opcode = 7'b0000011; // Opcode for LB
    funct3 = 3'b010;     // funct3 for LB
    rs1 = 8'd0;          // Not used in this module, but would typically be the base address register
    imm = 8'd0;          // Not used in this module, but would typically be the offset
    mem_data = 8'b10101010; // Example memory data with sign bit 1

    // Wait for the negative edge of the clock
    @(negedge clk);
    #40; // Additional delay to ensure the inputs are captured

    // Change Inputs for another LB operation
    mem_data = 8'b01010101; // Example memory data with sign bit 0

    // Wait and observe the new output
    @(negedge clk);
    #40; // Additional delay to observe changes

    // Finish the simulation
    $finish;
  end

  // Monitor changes
  initial begin
    $monitor("Time = %t, mem_data = %b, rd = %h",
              $time, mem_data, rd);
  end

endmodule


