<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4307" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4307{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4307{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_4307{left:623px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4307{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t5_4307{left:360px;bottom:938px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_4307{left:70px;bottom:854px;letter-spacing:-0.12px;}
#t7_4307{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4307{left:70px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_4307{left:70px;bottom:797px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#ta_4307{left:70px;bottom:781px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_4307{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_4307{left:70px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#td_4307{left:825px;bottom:741px;letter-spacing:-0.09px;word-spacing:-0.91px;}
#te_4307{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_4307{left:70px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_4307{left:70px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_4307{left:70px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_4307{left:70px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_4307{left:70px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_4307{left:70px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_4307{left:70px;bottom:594px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tm_4307{left:70px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_4307{left:70px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_4307{left:70px;bottom:538px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tp_4307{left:70px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_4307{left:70px;bottom:480px;letter-spacing:-0.13px;}
#tr_4307{left:70px;bottom:457px;letter-spacing:-0.13px;}
#ts_4307{left:91px;bottom:438px;letter-spacing:-0.13px;}
#tt_4307{left:70px;bottom:402px;letter-spacing:-0.12px;}
#tu_4307{left:91px;bottom:383px;letter-spacing:-0.12px;}
#tv_4307{left:70px;bottom:347px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_4307{left:91px;bottom:328px;letter-spacing:-0.12px;}
#tx_4307{left:70px;bottom:292px;letter-spacing:-0.12px;}
#ty_4307{left:91px;bottom:273px;letter-spacing:-0.11px;}
#tz_4307{left:118px;bottom:255px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t10_4307{left:146px;bottom:237px;letter-spacing:-0.13px;}
#t11_4307{left:118px;bottom:218px;letter-spacing:-0.07px;}
#t12_4307{left:70px;bottom:200px;letter-spacing:-0.11px;}
#t13_4307{left:70px;bottom:182px;letter-spacing:-0.14px;}
#t14_4307{left:91px;bottom:163px;letter-spacing:-0.11px;}
#t15_4307{left:70px;bottom:127px;letter-spacing:-0.11px;}
#t16_4307{left:91px;bottom:108px;letter-spacing:-0.12px;}
#t17_4307{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t18_4307{left:79px;bottom:1048px;letter-spacing:-0.12px;}
#t19_4307{left:265px;bottom:1065px;letter-spacing:-0.15px;}
#t1a_4307{left:322px;bottom:1065px;letter-spacing:-0.15px;}
#t1b_4307{left:322px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1c_4307{left:322px;bottom:1031px;letter-spacing:-0.14px;}
#t1d_4307{left:396px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_4307{left:396px;bottom:1048px;letter-spacing:-0.11px;}
#t1f_4307{left:396px;bottom:1031px;letter-spacing:-0.12px;}
#t1g_4307{left:464px;bottom:1065px;letter-spacing:-0.12px;}
#t1h_4307{left:79px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4307{left:79px;bottom:995px;letter-spacing:-0.14px;}
#t1j_4307{left:265px;bottom:1011px;letter-spacing:-0.19px;}
#t1k_4307{left:322px;bottom:1011px;letter-spacing:-0.17px;}
#t1l_4307{left:396px;bottom:1011px;letter-spacing:-0.11px;}
#t1m_4307{left:464px;bottom:1011px;letter-spacing:-0.11px;}
#t1n_4307{left:464px;bottom:995px;letter-spacing:-0.12px;}
#t1o_4307{left:98px;bottom:917px;letter-spacing:-0.15px;}
#t1p_4307{left:217px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_4307{left:392px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1r_4307{left:561px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_4307{left:686px;bottom:917px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_4307{left:107px;bottom:892px;letter-spacing:-0.1px;}
#t1u_4307{left:239px;bottom:892px;letter-spacing:-0.2px;}
#t1v_4307{left:414px;bottom:892px;letter-spacing:-0.11px;}
#t1w_4307{left:582px;bottom:892px;letter-spacing:-0.2px;}
#t1x_4307{left:713px;bottom:892px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_4307{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4307{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4307{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4307{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4307{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4307{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_4307{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4307{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4307" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4307Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4307" style="-webkit-user-select: none;"><object width="935" height="1210" data="4307/4307.svg" type="image/svg+xml" id="pdf4307" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4307" class="t s1_4307">Vol. 3D </span><span id="t2_4307" class="t s1_4307">38-9 </span>
<span id="t3_4307" class="t s2_4307">INTEL® SGX INSTRUCTION REFERENCES </span>
<span id="t4_4307" class="t s3_4307">ENCLS—Execute an Enclave System Function of Specified Leaf Number </span>
<span id="t5_4307" class="t s4_4307">Instruction Operand Encoding </span>
<span id="t6_4307" class="t s5_4307">Description </span>
<span id="t7_4307" class="t s6_4307">The ENCLS instruction invokes the specified privileged Intel SGX leaf function for managing and debugging </span>
<span id="t8_4307" class="t s6_4307">enclaves. Software specifies the leaf function by setting the appropriate value in the register EAX as input. The </span>
<span id="t9_4307" class="t s6_4307">registers RBX, RCX, and RDX have leaf-specific purpose, and may act as input, as output, or may be unused. In 64- </span>
<span id="ta_4307" class="t s6_4307">bit mode, the instruction ignores upper 32 bits of the RAX register. </span>
<span id="tb_4307" class="t s6_4307">The ENCLS instruction produces an invalid-opcode exception (#UD) if CR0.PE = 0 or RFLAGS.VM = 1, or if it is </span>
<span id="tc_4307" class="t s6_4307">executed in system-management mode (SMM). Additionally, any attempt to execute the instruction when CPL </span><span id="td_4307" class="t s6_4307">&gt; 0 </span>
<span id="te_4307" class="t s6_4307">results in #UD. The instruction produces a general-protection exception (#GP) if CR0.PG = 0 or if an attempt is </span>
<span id="tf_4307" class="t s6_4307">made to invoke an undefined leaf function. </span>
<span id="tg_4307" class="t s6_4307">In VMX non-root operation, execution of ENCLS may cause a VM exit if the “enable ENCLS exiting” VM-execution </span>
<span id="th_4307" class="t s6_4307">control is 1. In this case, execution of individual leaf functions of ENCLS is governed by the ENCLS-exiting bitmap </span>
<span id="ti_4307" class="t s6_4307">field in the VMCS. Each bit in that field corresponds to the index of an ENCLS leaf function (as provided in EAX). </span>
<span id="tj_4307" class="t s6_4307">Software in VMX root operation can thus intercept the invocation of various ENCLS leaf functions in VMX non-root </span>
<span id="tk_4307" class="t s6_4307">operation by setting the “enable ENCLS exiting” VM-execution control and setting the corresponding bits in the </span>
<span id="tl_4307" class="t s6_4307">ENCLS-exiting bitmap. </span>
<span id="tm_4307" class="t s6_4307">Addresses and operands are 32 bits outside 64-bit mode (IA32_EFER.LMA = 0 || CS.L = 0) and are 64 bits in 64- </span>
<span id="tn_4307" class="t s6_4307">bit mode (IA32_EFER.LMA = 1 || CS.L = 1). CS.D value has no impact on address calculation. The DS segment is </span>
<span id="to_4307" class="t s6_4307">used to create linear addresses. </span>
<span id="tp_4307" class="t s6_4307">Segment override prefixes and address-size override prefixes are ignored, and is the REX prefix in 64-bit mode. </span>
<span id="tq_4307" class="t s5_4307">Operation </span>
<span id="tr_4307" class="t s7_4307">IF TSX_ACTIVE </span>
<span id="ts_4307" class="t s7_4307">THEN GOTO TSX_ABORT_PROCESSING; FI; </span>
<span id="tt_4307" class="t s7_4307">IF CR0.PE = 0 or RFLAGS.VM = 1 or in SMM or CPUID.SGX_LEAF.0:EAX.SE1 = 0 </span>
<span id="tu_4307" class="t s7_4307">THEN #UD; FI; </span>
<span id="tv_4307" class="t s7_4307">IF (CPL &gt; 0) </span>
<span id="tw_4307" class="t s7_4307">THEN #UD; FI; </span>
<span id="tx_4307" class="t s7_4307">IF in VMX non-root operation and the “enable ENCLS exiting“ VM-execution control is 1 </span>
<span id="ty_4307" class="t s7_4307">THEN </span>
<span id="tz_4307" class="t s7_4307">IF EAX &lt; 63 and ENCLS_exiting_bitmap[EAX] = 1 or EAX&gt; 62 and ENCLS_exiting_bitmap[63] = 1 </span>
<span id="t10_4307" class="t s7_4307">THEN VM exit; </span>
<span id="t11_4307" class="t s7_4307">FI; </span>
<span id="t12_4307" class="t s7_4307">FI; </span>
<span id="t13_4307" class="t s7_4307">IF IA32_FEATURE_CONTROL.LOCK = 0 or IA32_FEATURE_CONTROL.SGX_ENABLE = 0 </span>
<span id="t14_4307" class="t s7_4307">THEN #GP(0); FI; </span>
<span id="t15_4307" class="t s7_4307">IF (EAX is an invalid leaf number) </span>
<span id="t16_4307" class="t s7_4307">THEN #GP(0); FI; </span>
<span id="t17_4307" class="t s8_4307">Opcode/ </span>
<span id="t18_4307" class="t s8_4307">Instruction </span>
<span id="t19_4307" class="t s8_4307">Op/En </span><span id="t1a_4307" class="t s8_4307">64/32 </span>
<span id="t1b_4307" class="t s8_4307">bit Mode </span>
<span id="t1c_4307" class="t s8_4307">Support </span>
<span id="t1d_4307" class="t s8_4307">CPUID </span>
<span id="t1e_4307" class="t s8_4307">Feature </span>
<span id="t1f_4307" class="t s8_4307">Flag </span>
<span id="t1g_4307" class="t s8_4307">Description </span>
<span id="t1h_4307" class="t s7_4307">NP 0F 01 CF </span>
<span id="t1i_4307" class="t s7_4307">ENCLS </span>
<span id="t1j_4307" class="t s7_4307">ZO </span><span id="t1k_4307" class="t s7_4307">V/V </span><span id="t1l_4307" class="t s7_4307">NA </span><span id="t1m_4307" class="t s7_4307">This instruction is used to execute privileged Intel SGX leaf func- </span>
<span id="t1n_4307" class="t s7_4307">tions that are used for managing and debugging the enclaves. </span>
<span id="t1o_4307" class="t s7_4307">Op/En </span><span id="t1p_4307" class="t s7_4307">Operand 1 </span><span id="t1q_4307" class="t s7_4307">Operand 2 </span><span id="t1r_4307" class="t s7_4307">Operand 3 </span><span id="t1s_4307" class="t s7_4307">Implicit Register Operands </span>
<span id="t1t_4307" class="t s7_4307">ZO </span><span id="t1u_4307" class="t s7_4307">NA </span><span id="t1v_4307" class="t s7_4307">NA </span><span id="t1w_4307" class="t s7_4307">NA </span><span id="t1x_4307" class="t s7_4307">See Section 38.3 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
