// Seed: 2467128312
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3
);
  if (id_1 - id_3) assign id_0 = 1;
  else if (id_1) wire id_5;
  else begin
    assign id_2 = 1'b0;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    output tri1 id_7
);
  assign id_3 = 1;
  xor (id_1, id_6, id_4);
  module_0(
      id_2, id_0, id_5, id_0
  );
endmodule
