// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mult (
        ap_ready,
        a_V,
        b_V,
        ap_return
);


output   ap_ready;
input  [31:0] a_V;
input  [31:0] b_V;
output  [31:0] ap_return;

wire  signed [31:0] r_V_fu_32_p0;
wire  signed [31:0] r_V_fu_32_p1;
wire   [47:0] r_V_fu_32_p2;

assign ap_ready = 1'b1;

assign ap_return = {{r_V_fu_32_p2[47:16]}};

assign r_V_fu_32_p0 = b_V;

assign r_V_fu_32_p1 = a_V;

assign r_V_fu_32_p2 = ($signed(r_V_fu_32_p0) * $signed(r_V_fu_32_p1));

endmodule //mult
