
---------- Begin Simulation Statistics ----------
final_tick                               1391082014000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284745                       # Simulator instruction rate (inst/s)
host_mem_usage                                4433688                       # Number of bytes of host memory used
host_op_rate                                   538168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5267.87                       # Real time elapsed on the host
host_tick_rate                               48219784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2835000827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.254016                       # Number of seconds simulated
sim_ticks                                254015525500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       668855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1337570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    143243386                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          138                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8740871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    155379244                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     55483681                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    143243386                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     87759705                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       169336008                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         5168675                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      7105372                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         607912592                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        317840781                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8741942                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          110170214                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      40999150                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    189207218                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      935034654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    478324806                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.954811                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.535676                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    215623520     45.08%     45.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     69529597     14.54%     59.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     38601521      8.07%     67.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55846335     11.68%     79.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22998779      4.81%     84.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16608368      3.47%     87.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9089899      1.90%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9027637      1.89%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     40999150      8.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    478324806                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           47547044                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4129074                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         902889400                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110887945                       # Number of loads committed
system.switch_cpus.commit.membars                 142                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3546385      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    723387125     77.36%     77.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       747480      0.08%     77.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      6986611      0.75%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      7857201      0.84%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1775042      0.19%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       408994      0.04%     79.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       410220      0.04%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      6968419      0.75%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       890671      0.10%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      6385557      0.68%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99727595     10.67%     91.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57199797      6.12%     98.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     11160350      1.19%     99.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      7583206      0.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    935034653                       # Class of committed instruction
system.switch_cpus.commit.refs              175670948                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             935034653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.016062                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.016062                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     139811501                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1223180257                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         43427934                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         304778955                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        8816911                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       9363055                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           125277414                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                386337                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            70698237                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10662                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           169336008                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         110022079                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             369745188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1890471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      2601467                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              761196991                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       289387                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        18445                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        17633822                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                298                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.333318                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    124726667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     60652356                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.498328                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    506198363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.811689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.357943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        262943295     51.94%     51.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13215794      2.61%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16218535      3.20%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         18588035      3.67%     61.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         34162183      6.75%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22398109      4.42%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12531057      2.48%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         11100856      2.19%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        115040499     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    506198363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          65313807                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         40913008                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1832688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     10483013                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        117399458                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.048005                       # Inst execution rate
system.switch_cpus.iew.exec_refs            202969853                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           70698217                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23286414                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     135414472                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        48425                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       773178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     77713699                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1126700555                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     132271636                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17148347                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1040450032                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         204139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3908632                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        8816911                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4288288                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1076478                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     10404856                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        14533                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9147                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        46420                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     24526508                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     12930692                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9147                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      9206226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1276787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1171955637                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1025790549                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.619363                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         725866113                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.019149                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1029337239                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1514453378                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       811204349                       # number of integer regfile writes
system.switch_cpus.ipc                       0.984192                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.984192                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      5546095      0.52%      0.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     809884720     76.58%     77.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       917519      0.09%     77.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       7584320      0.72%     77.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8153419      0.77%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1894235      0.18%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       409126      0.04%     78.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       440114      0.04%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      7041810      0.67%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       894352      0.08%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      6425156      0.61%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    116674840     11.03%     91.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     63547702      6.01%     97.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     18996226      1.80%     99.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9188749      0.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1057598383                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        57755857                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    115933598                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     50786651                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     59445486                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      994296431                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2522669537                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    975003898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1258929804                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1126593742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1057598383                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       106813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    191665821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     17208010                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       106146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    305235261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    506198363                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.089296                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.808179                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    192145418     37.96%     37.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     27408441      5.41%     43.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     32826493      6.48%     49.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     50735088     10.02%     59.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    203082923     40.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    506198363                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.081759                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           110024349                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  2339                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      3869211                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2637830                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    135414472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     77713699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       441784259                       # number of misc regfile reads
system.switch_cpus.numCycles                508031051                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        28614842                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1067129663                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        2338879                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         53421678                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         116007                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         18691                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3070452987                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1190727932                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1364400551                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         303382050                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      108211567                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        8816911                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     111918362                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        297270784                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     68465292                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   1776332856                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        44514                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6625                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15529015                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6866                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1560699388                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2276509511                       # The number of ROB writes
system.switch_cpus.timesIdled                  262239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1693170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3388106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            983                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       660686                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8024                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              142                       # Transaction distribution
system.membus.trans_dist::ReadExReq            655733                       # Transaction distribution
system.membus.trans_dist::ReadExResp           655733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2006288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2006288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2006288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85081856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85081856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85081856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            668860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  668860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              668860                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4261883153                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3528957676                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1391082014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            979563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1493142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       543843                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          324478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           712358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          712358                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        543988                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       435576                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1631674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3444090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5075764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     69611904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126744896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196356800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          669832                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42293184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2364625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2363224     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1401      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2364625                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3072478239                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1721976990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         815990982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       542940                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       480119                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1023059                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       542940                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       480119                       # number of overall hits
system.l2.overall_hits::total                 1023059                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          903                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       667815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 668718                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          903                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       667815                       # number of overall misses
system.l2.overall_misses::total                668718                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     78866070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  53778850277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53857716347                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     78866070                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  53778850277                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53857716347                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       543843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1147934                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1691777                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       543843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1147934                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1691777                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.581754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.395276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.581754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.395276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87337.840532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80529.563243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80538.756766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87337.840532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80529.563243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80538.756766                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           94346127                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    668860                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     141.055119                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              660686                       # number of writebacks
system.l2.writebacks::total                    660686                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       667815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            668718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       667815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           668718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     69836070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  47100700277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47170536347                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     69836070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  47100700277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47170536347                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.581754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.395276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.581754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.395276                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77337.840532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70529.563243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70538.756766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77337.840532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70529.563243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70538.756766                       # average overall mshr miss latency
system.l2.replacements                         669687                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       832456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           832456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       832456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       832456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       543843                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           543843                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       543843                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       543843                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                142                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.979310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.979310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      2853000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2853000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.979310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.979310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20091.549296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20091.549296                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        56625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       655733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              655733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  52735735398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52735735398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       712358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            712358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.920510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.920510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80422.573514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80422.573514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       655733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         655733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  46178405398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46178405398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.920510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.920510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70422.573514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70422.573514                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       542940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             542940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     78866070                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78866070                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       543843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         543843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87337.840532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87337.840532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     69836070                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69836070                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77337.840532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77337.840532                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       423494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            423494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        12082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1043114879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1043114879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       435576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        435576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.027738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86336.275368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86336.275368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    922294879                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    922294879                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.027738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76336.275368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76336.275368                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     3430454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    669687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.122474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     121.681974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.094529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       396.370407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    76.744540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7585.108551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.925917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6550                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          833                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54807079                       # Number of tag accesses
system.l2.tags.data_accesses                 54807079                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        57792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     42740160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42797952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        57792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42283904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42283904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       667815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              668718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       660686                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             660686                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       227514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    168258062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168485576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       227514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           227514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166461888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166461888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166461888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       227514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    168258062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            334947464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    660686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    667800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003931660750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41084                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41084                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2022480                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             620272                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      668718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     660686                       # Number of write requests accepted
system.mem_ctrls.readBursts                    668718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   660686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41481                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7082077074                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3343515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19620258324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10590.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29340.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   603375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  598594                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                668718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               660686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  668703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    667.822352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   472.036445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.816749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18033     14.15%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11546      9.06%     23.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9131      7.17%     30.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6927      5.44%     35.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6705      5.26%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5255      4.12%     45.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6636      5.21%     50.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5511      4.33%     54.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57654     45.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.276312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.232686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.545261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            462      1.12%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         40420     98.38%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           162      0.39%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            21      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41084                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.080834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.406198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39471     96.07%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               48      0.12%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1430      3.48%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      0.32%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41084                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42796992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42282560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42797952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42283904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       168.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  254013167000                       # Total gap between requests
system.mem_ctrls.avgGap                     191072.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        57792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     42739200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42282560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 227513.652507039369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 168254282.551717489958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166456597.157877266407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       667815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       660686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     32178795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  19588079529                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6028897294750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35635.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29331.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9125208.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            443151240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            235536675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2371915140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1724317380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20051400720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27174250680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74658374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       126658946235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.626791                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 193603893991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8481980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51929651509                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            466477620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            247938735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2402624280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1724353920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20051400720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32246301060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70387076640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       127526172975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.040860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182442722746                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8481980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63090822754                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1137066488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   254015525500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1373837216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    109472913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1483310129                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1373837216                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    109472913                       # number of overall hits
system.cpu.icache.overall_hits::total      1483310129                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       329629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       543988                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         873617                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       329629                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       543988                       # number of overall misses
system.cpu.icache.overall_misses::total        873617                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   7356963401                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7356963401                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   7356963401                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7356963401                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1374166845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    110016901                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1484183746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1374166845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    110016901                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1484183746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004945                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004945                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000589                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13524.128108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8421.268589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13524.128108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8421.268589                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     13623856                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            543988                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.044405                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       872960                       # number of writebacks
system.cpu.icache.writebacks::total            872960                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       543988                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       543988                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       543988                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       543988                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   6812975401                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6812975401                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   6812975401                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6812975401                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.004945                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.004945                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12524.128108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12524.128108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12524.128108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12524.128108                       # average overall mshr miss latency
system.cpu.icache.replacements                 872960                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1373837216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    109472913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1483310129                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       329629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       543988                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        873617                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   7356963401                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7356963401                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1374166845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    110016901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1484183746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004945                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13524.128108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8421.268589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       543988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       543988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   6812975401                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6812975401                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12524.128108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12524.128108                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.247882                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1335754448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            873105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1529.889816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.028713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    54.219169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.892634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.105897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5937608601                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5937608601                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    370773184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    177584105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        548357289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    370773407                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    177951974                       # number of overall hits
system.cpu.dcache.overall_hits::total       548725381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       180356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1131358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1311714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       180563                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1148079                       # number of overall misses
system.cpu.dcache.overall_misses::total       1328642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  61511133461                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  61511133461                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  61511133461                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  61511133461                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370953540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    178715463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    549669003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370953970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    179100053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    550054023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002386                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002415                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54369.292002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46893.708126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53577.439759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46296.243428                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    121187036                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1148079                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   105.556356                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       991880                       # number of writebacks
system.cpu.dcache.writebacks::total            991880                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1131358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1131358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1148079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1148079                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60379776461                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60379776461                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60599523461                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60599523461                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002087                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53369.292886                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53369.292886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52783.409035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52783.409035                       # average overall mshr miss latency
system.cpu.dcache.replacements                1327984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226634092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    113513587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       340147679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       418855                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        449273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6371058500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6371058500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    226664510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    113932442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    340596952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15210.654045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14180.817677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       418855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5952204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5952204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14210.656432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14210.656432                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144139092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64070518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      208209610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       712503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       862441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  55140074961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55140074961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144289030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64783021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    209072051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77389.253043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63934.895211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       712503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       712503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  54427571961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54427571961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76389.253043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76389.253043                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          223                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       367869                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        368092                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          207                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        16721                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16928                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       384590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       385020                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.481395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.043477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043967                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        16721                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16721                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    219747000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    219747000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.043477                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043429                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 13141.977154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13141.977154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1391082014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.970598                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549962767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1327984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            414.133579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   419.463720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    92.506878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.819265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.180677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2201544588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2201544588                       # Number of data accesses

---------- End Simulation Statistics   ----------
