Info: constrained 'PIN_1' to bel 'X4/Y33/io0'
Info: constrained 'PIN_2' to bel 'X2/Y33/io1'
Info: constrained 'PIN_3' to bel 'X0/Y28/io1'
Info: constrained 'PIN_4' to bel 'X0/Y30/io1'
Info: constrained 'PIN_5' to bel 'X0/Y28/io0'
Info: constrained 'PIN_6' to bel 'X0/Y23/io1'
Info: constrained 'PIN_7' to bel 'X0/Y20/io1'
Info: constrained 'PIN_8' to bel 'X0/Y17/io1'
Info: constrained 'PIN_9' to bel 'X0/Y20/io0'
Info: constrained 'PIN_10' to bel 'X0/Y3/io1'
Info: constrained 'PIN_11' to bel 'X3/Y0/io0'
Info: constrained 'PIN_12' to bel 'X3/Y0/io1'
Info: constrained 'PIN_13' to bel 'X0/Y3/io0'
Info: constrained 'PIN_14' to bel 'X33/Y2/io0'
Info: constrained 'PIN_15' to bel 'X33/Y6/io0'
Info: constrained 'PIN_16' to bel 'X33/Y17/io0'
Info: constrained 'PIN_17' to bel 'X33/Y21/io1'
Info: constrained 'PIN_18' to bel 'X33/Y4/io1'
Info: constrained 'PIN_19' to bel 'X30/Y33/io1'
Info: constrained 'PIN_20' to bel 'X28/Y33/io1'
Info: constrained 'PIN_21' to bel 'X25/Y33/io1'
Info: constrained 'PIN_22' to bel 'X27/Y33/io0'
Info: constrained 'PIN_23' to bel 'X24/Y33/io0'
Info: constrained 'PIN_24' to bel 'X23/Y33/io0'
Info: constrained 'SPI_SS' to bel 'X31/Y0/io1'
Info: constrained 'SPI_SCK' to bel 'X31/Y0/io0'
Info: constrained 'SPI_IO0' to bel 'X30/Y0/io0'
Info: constrained 'SPI_IO1' to bel 'X30/Y0/io1'
Info: constrained 'SPI_IO2' to bel 'X17/Y0/io0'
Info: constrained 'SPI_IO3' to bel 'X33/Y1/io0'
Info: constrained 'PIN_25' to bel 'X0/Y5/io0'
Info: constrained 'PIN_26' to bel 'X4/Y0/io1'
Info: constrained 'PIN_27' to bel 'X11/Y0/io0'
Info: constrained 'PIN_28' to bel 'X33/Y2/io1'
Info: constrained 'PIN_29' to bel 'X33/Y1/io1'
Info: constrained 'PIN_30' to bel 'X33/Y16/io1'
Info: constrained 'PIN_31' to bel 'X4/Y0/io0'
Info: constrained 'LED' to bel 'X5/Y33/io1'
Info: constrained 'USBP' to bel 'X9/Y33/io0'
Info: constrained 'USBN' to bel 'X10/Y33/io1'
Info: constrained 'USBPU' to bel 'X6/Y33/io0'
Info: constrained 'CLK' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      736 LCs used as LUT4 only
Info:      359 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      164 LCs used as DFF only
Info: Packing carries..
Info:      192 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'common.pb.n_reset_SB_LUT4_O_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 527)
Info: promoting common.pb.softreset_SB_LUT4_I2_O_SB_LUT4_I3_O [reset] (fanout 139)
Info: promoting common.pb.n_reset_SB_LUT4_I3_O [reset] (fanout 74)
Info: promoting common.pb.uart.arb_rx_allowed [reset] (fanout 25)
Info: promoting common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] [reset] (fanout 24)
Info: promoting common.pb.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O [cen] (fanout 43)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [cen] (fanout 32)
Info: Constraining chains...
Info:       38 LCs used to legalise carry chains.
Info: Checksum: 0x6c070903

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x39c7a4fc

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1491/ 7680    19%
Info: 	        ICESTORM_RAM:     2/   32     6%
Info: 	               SB_IO:    42/  256    16%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 44 cells based on constraints.
Info: Creating initial analytic placement for 1037 cells, random placement wirelen = 41737.
Info:     at initial placer iter 0, wirelen = 921
Info:     at initial placer iter 1, wirelen = 867
Info:     at initial placer iter 2, wirelen = 872
Info:     at initial placer iter 3, wirelen = 854
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 873, spread = 7487, legal = 8011; time = 0.05s
Info:     at iteration #2, type ALL: wirelen solved = 1152, spread = 5990, legal = 7210; time = 0.05s
Info:     at iteration #3, type ALL: wirelen solved = 1401, spread = 5955, legal = 6879; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1637, spread = 5335, legal = 6786; time = 0.06s
Info:     at iteration #5, type ALL: wirelen solved = 1894, spread = 5363, legal = 6728; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 1932, spread = 5580, legal = 6650; time = 0.07s
Info:     at iteration #7, type ALL: wirelen solved = 2134, spread = 5532, legal = 6416; time = 0.04s
Info:     at iteration #8, type ALL: wirelen solved = 2292, spread = 5815, legal = 6697; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 2367, spread = 5111, legal = 6296; time = 0.51s
Info:     at iteration #10, type ALL: wirelen solved = 2445, spread = 5131, legal = 6608; time = 0.04s
Info:     at iteration #11, type ALL: wirelen solved = 2490, spread = 5699, legal = 7199; time = 0.04s
Info:     at iteration #12, type ALL: wirelen solved = 2548, spread = 5996, legal = 7502; time = 0.05s
Info:     at iteration #13, type ALL: wirelen solved = 2548, spread = 5765, legal = 7129; time = 0.04s
Info:     at iteration #14, type ALL: wirelen solved = 2725, spread = 5914, legal = 6935; time = 0.04s
Info: HeAP Placer Time: 1.44s
Info:   of which solving equations: 0.48s
Info:   of which spreading cells: 0.08s
Info:   of which strict legalisation: 0.68s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 460, wirelen = 6296
Info:   at iteration #5: temp = 0.000000, timing cost = 315, wirelen = 5057
Info:   at iteration #10: temp = 0.000000, timing cost = 297, wirelen = 4684
Info:   at iteration #15: temp = 0.000000, timing cost = 271, wirelen = 4520
Info:   at iteration #20: temp = 0.000000, timing cost = 256, wirelen = 4415
Info:   at iteration #25: temp = 0.000000, timing cost = 256, wirelen = 4336
Info:   at iteration #25: temp = 0.000000, timing cost = 255, wirelen = 4337 
Info: SA placement time 2.28s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 32.25 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 21.08 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 11.66 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 52323,  53796) |**+
Info: [ 53796,  55269) |**+
Info: [ 55269,  56742) |+
Info: [ 56742,  58215) |+
Info: [ 58215,  59688) |+
Info: [ 59688,  61161) | 
Info: [ 61161,  62634) |******+
Info: [ 62634,  64107) |*****+
Info: [ 64107,  65580) |***+
Info: [ 65580,  67053) |*******+
Info: [ 67053,  68526) |**************************+
Info: [ 68526,  69999) |***************+
Info: [ 69999,  71472) |****************************+
Info: [ 71472,  72945) |***************************************+
Info: [ 72945,  74418) |***************************+
Info: [ 74418,  75891) |*********************+
Info: [ 75891,  77364) |************************+
Info: [ 77364,  78837) |***************+
Info: [ 78837,  80310) |************************************************************ 
Info: [ 80310,  81783) |****************************************************+
Info: Checksum: 0x9ddcbe49

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4723 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       37        567 |   37   567 |      3764|       0.09       0.09|
Info:       2000 |      102       1502 |   65   935 |      2831|       0.19       0.27|
Info:       3000 |      273       2331 |  171   829 |      2022|       0.33       0.61|
Info:       4000 |      586       3018 |  313   687 |      1375|       0.26       0.87|
Info:       5000 |      857       3747 |  271   729 |       699|       0.26       1.13|
Info:       5786 |      930       4461 |   73   714 |         0|       0.35       1.48|
Info: Routing complete.
Info: Router1 time 1.48s
Info: Checksum: 0x6af959f0

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source common.pb.tsyn_clks_SB_DFFE_Q_23_DFFLC.O
Info:  0.9  1.7    Net common.pb.rx_buf_wr_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0] budget 0.000000 ns (6,10) -> (5,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:393.13-393.30
Info:                  main.v:74.15-92.3
Info:  0.5  2.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  0.9  3.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[0] budget 0.000000 ns (5,11) -> (6,11)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.4  3.4  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  3.4    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:  0.2  3.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0  3.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[1] budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  3.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[2] budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  3.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[3] budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  4.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[4] budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  4.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[5] budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[6] budget 0.000000 ns (6,11) -> (6,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.3  5.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[7] budget 0.290000 ns (6,11) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  5.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[8] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  5.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[9] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0  5.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[10] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  5.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[11] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  5.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[12] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  6.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[13] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  6.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[14] budget 0.000000 ns (6,12) -> (6,12)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.3  6.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[15] budget 0.290000 ns (6,12) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  6.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[16] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  7.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[17] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  7.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[18] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  7.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[19] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  7.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[20] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  7.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[21] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  8.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[22] budget 0.000000 ns (6,13) -> (6,13)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.9    Net $nextpnr_ICESTORM_LC_2$I3 budget 0.670000 ns (6,13) -> (6,14)
Info:                Sink $nextpnr_ICESTORM_LC_2.I3
Info:  0.5  9.4  Source $nextpnr_ICESTORM_LC_2.O
Info:  2.3 11.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[23] budget 0.000000 ns (6,14) -> (11,11)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.6 12.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.O
Info:  0.9 13.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited[0] budget 0.000000 ns (11,11) -> (11,12)
Info:                Sink $nextpnr_ICESTORM_LC_25.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4 13.5  Source $nextpnr_ICESTORM_LC_25.COUT
Info:  0.0 13.5    Net $nextpnr_ICESTORM_LC_25$O budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_12_LC.CIN
Info:  0.2 13.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 13.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_7_LC.COUT
Info:  0.0 13.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.1  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_6_LC.COUT
Info:  0.0 14.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_5_LC.COUT
Info:  0.0 14.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.4  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_4_LC.COUT
Info:  0.0 14.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.6  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_3_LC.COUT
Info:  0.0 14.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.8  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_2_LC.COUT
Info:  0.3 15.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8] budget 0.290000 ns (11,12) -> (11,13)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_LC.COUT
Info:  0.4 15.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9] budget 0.380000 ns (11,13) -> (11,13)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5 16.1  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_LC.O
Info:  1.9 18.0    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9] budget 0.000000 ns (11,13) -> (13,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_15_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 18.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_15_LC.O
Info:  1.9 20.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9] budget 0.000000 ns (13,12) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3 20.7  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0 20.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 20.9  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 20.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 21.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 21.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 21.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.6  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 21.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 21.8  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24$CARRY.COUT
Info:  0.3 22.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] budget 0.290000 ns (10,11) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 22.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.5  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 22.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.7  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 22.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 22.9  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 22.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.0  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 23.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.2  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 23.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.4  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 23.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 23.6  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.3 23.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] budget 0.290000 ns (10,12) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 24.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.3  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 24.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.4  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 24.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.6  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 24.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 24.8  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 24.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.0  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 25.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.2  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 25.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 25.4  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.7 26.0    Net $nextpnr_ICESTORM_LC_9$I3 budget 0.670000 ns (10,13) -> (10,14)
Info:                Sink $nextpnr_ICESTORM_LC_9.I3
Info:  0.5 26.5  Source $nextpnr_ICESTORM_LC_9.O
Info:  1.9 28.4    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D[0] budget 58.923000 ns (10,14) -> (6,10)
Info:                Sink common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7 29.1  Source common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 30.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[0] budget 8.430000 ns (6,10) -> (9,10)
Info:                Sink common.pb.uart.tx_mod.symclk.count_SB_DFFSR_Q_23_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:74.14-74.23
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 31.4  Setup common.pb.uart.tx_mod.symclk.count_SB_DFFSR_Q_23_D_SB_LUT4_O_LC.I2
Info: 15.9 ns logic, 15.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source PIN_13$sb_io.D_IN_0
Info:  0.9  0.9    Net PIN_13$SB_IO_IN budget 41.433998 ns (0,3) -> (1,3)
Info:                Sink PIN_13_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:43.8-43.14
Info:  0.5  1.3  Source PIN_13_SB_LUT4_I3_LC.O
Info:  0.9  2.2    Net PIN_10_$_TBUF__Y_E budget 41.433998 ns (1,3) -> (0,3)
Info:                Sink PIN_10$sb_io.OUTPUT_ENABLE
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source PIN_1$sb_io.D_IN_0
Info:  4.5  4.5    Net PIN_1$SB_IO_IN budget 13.406000 ns (4,33) -> (1,1)
Info:                Sink common.pb.n_reset_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  main.v:161.8-161.13
Info:  0.6  5.0  Source common.pb.n_reset_SB_LUT4_O_LC.O
Info:  1.9  6.9    Net n_reset budget 13.406000 ns (1,1) -> (5,4)
Info:                Sink common.pb.softreset_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  main.v:203.7-203.14
Info:  0.5  7.4  Source common.pb.softreset_SB_LUT4_I2_LC.O
Info:  2.4  9.8    Net common.pb.rx_buf_rd_addr_SB_DFFE_Q_E[3] budget 16.149000 ns (5,4) -> (9,12)
Info:                Sink common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.3  Source common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  4.2 14.5    Net common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] budget 16.148001 ns (9,12) -> (33,17)
Info:                Sink $gbuf_common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0]_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.5  Source $gbuf_common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0]_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.7 16.1    Net common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0]_$glb_sr budget 16.148001 ns (33,17) -> (7,8)
Info:                Sink common.pb.timer_idle_SB_DFFESR_Q_D_SB_LUT4_O_8_LC.SR
Info:  0.1 16.2  Setup common.pb.timer_idle_SB_DFFESR_Q_D_SB_LUT4_O_8_LC.SR
Info: 2.6 ns logic, 13.6 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source common.pb.rx_buf_rd_addr_SB_DFFE_Q_D_SB_LUT4_O_7_LC.O
Info:  1.9  2.7    Net common.pb.rx_buf_rd_addr[0] budget 11.079000 ns (5,18) -> (7,17)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_LC.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:997.26-997.44
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.6  3.3  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_LC.O
Info:  0.9  4.1    Net PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0[0] budget 11.079000 ns (7,17) -> (7,17)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  4.8  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.9  8.7    Net PIN_20_SB_LUT4_O_I3[1] budget 20.188000 ns (7,17) -> (18,28)
Info:                Sink PIN_20_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.2  Source PIN_20_SB_LUT4_O_LC.O
Info:  3.4 12.5    Net PIN_20$SB_IO_OUT budget 20.187000 ns (18,28) -> (28,33)
Info:                Sink PIN_20$sb_io.D_OUT_0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:65.7-65.19
Info: 2.5 ns logic, 10.0 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 31.81 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 16.24 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 12.53 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 51895,  53390) |***+
Info: [ 53390,  54885) |***+
Info: [ 54885,  56380) |+
Info: [ 56380,  57875) |+
Info: [ 57875,  59370) | 
Info: [ 59370,  60865) | 
Info: [ 60865,  62360) | 
Info: [ 62360,  63855) | 
Info: [ 63855,  65350) | 
Info: [ 65350,  66845) |****+
Info: [ 66845,  68340) |********************+
Info: [ 68340,  69835) |********+
Info: [ 69835,  71330) |*************************************************+
Info: [ 71330,  72825) |*************************************+
Info: [ 72825,  74320) |*****************************+
Info: [ 74320,  75815) |***************************************+
Info: [ 75815,  77310) |***********************+
Info: [ 77310,  78805) |********************+
Info: [ 78805,  80300) |****************************************************+
Info: [ 80300,  81795) |************************************************************ 

Info: Program finished normally.
