# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -Wno-STMTDLY -Wno-WIDTH -o /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 36591746972561010  1648617156   336095000  1648617156   336095000 "../build/emu-compile/VSimTop.cpp"
T      3113 36591746972561009  1648617156   330131000  1648617156   330131000 "../build/emu-compile/VSimTop.h"
T      6199 36310271995850365  1648617156   412111200  1648617156   412111200 "../build/emu-compile/VSimTop.mk"
T       580 36591746972561008  1648617156   325004100  1648617156   325004100 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678 36591746972561007  1648617156   323003900  1648617156   323003900 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 36591746972561006  1648617156   321003400  1648617156   321003400 "../build/emu-compile/VSimTop__Dpi.h"
T      1025 40532396646510186  1648617156   317002700  1648617156   317002700 "../build/emu-compile/VSimTop__Syms.cpp"
T      1242 36873221949271661  1648617156   319003800  1648617156   319003800 "../build/emu-compile/VSimTop__Syms.h"
T     85064 36591746972561012  1648617156   350097100  1648617156   350097100 "../build/emu-compile/VSimTop__Trace.cpp"
T    163562 36591746972561011  1648617156   343095900  1648617156   343095900 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    231133 36591746972561015  1648617156   374102600  1648617156   374102600 "../build/emu-compile/VSimTop___024root.cpp"
T      3236 36591746972561013  1648617156   356099400  1648617156   356099400 "../build/emu-compile/VSimTop___024root.h"
T    195405 36591746972561014  1648617156   363100300  1648617156   363100300 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 36591746972561018  1648617156   388105800  1648617156   388105800 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 36591746972561016  1648617156   380103900  1648617156   380103900 "../build/emu-compile/VSimTop___024unit.h"
T       963 36591746972561017  1648617156   382105100  1648617156   382105100 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T     97420 36873221949271675  1648617156   403109100  1648617156   403109100 "../build/emu-compile/VSimTop__stats.txt"
T      2902 30117822508215952  1648617156   414112000  1648617156   414112000 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1648617156   416113700  1648617156   416113700 "../build/emu-compile/VSimTop__verFiles.dat"
T      1789 36310271995850364  1648617156   410110800  1648617156   410110800 "../build/emu-compile/VSimTop_classes.mk"
S      1002 1407374883802045  1648018256   431254700  1648018256   431254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S      7254 1407374883802056  1648018256   432254700  1648018256   432254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/common.sv"
S       388 1407374883802073  1648018256   433254900  1648018256   433254900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/config.sv"
S      4103 2251799813941485  1648612598   234077100  1648612598   234077100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/pipes.sv"
S     11090 844424930397812  1648617154   142908400  1648617154   142908400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1198 1407374883925554  1648114940   286384200  1648114940   286384200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/dataconfirm.sv"
S      1796 844424930397832  1648605908     2497000  1648605908     2497000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S      4010 12666373952245659  1648548997   354068700  1648548997   354068700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      1966 1125899907108779  1648613356   858340100  1648613356   858340100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S       538 1125899907108781  1648113301   928643400  1648113301   928643400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/alu.sv"
S      1811 1125899907108782  1648605861   441016400  1648605861   441016400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/execute.sv"
S       386 1125899907108784  1648018256   439256800  1648018256   439256800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       334 1125899907108785  1648381872   685214900  1648381872   685214900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S       314 28428972647952015  1648609811   117050200  1648609811   117050200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/controller.sv"
S       638 844424930593505  1648546916   267098900  1648546916   267098900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/forward.sv"
S      3164 844424930593515  1648615152   977039700  1648615152   977039700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/hazard.sv"
S       712 1125899907108787  1648612616   744415600  1648612616   744415600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/memory.sv"
S      1092 1125899907108789  1648018256   441257100  1648018256   441257100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S       622 844424930506664  1648532255     6236500  1648532255     6236500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/decode_execute.sv"
S       538 844424930506666  1648388362   168839600  1648388362   168839600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/execute_memory.sv"
S       732 844424930506658  1648532179   360864300  1648532179   360864300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/fetch_decode.sv"
S       544 844424930506667  1648606433   776468900  1648606433   776468900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/memory_writeback.sv"
S       593 844424930593609  1648612588   619889600  1648612588   619889600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/writeback/writeback.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       323 1125899907018702  1648018256   382243200  1648018256   382243200 "src/test/vsrc/common/EICG_wrapper.v"
S      2542 1125899907018704  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/SimJTAG.v"
S       884 1125899907018711  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/assert.v"
S     17884 1125899907018712  1648018256   384243800  1648018256   384243800 "src/test/vsrc/common/difftest.v"
S      5579 1125899907018720  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.sv"
S      1486 1125899907018724  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.v"
S      1794 1125899907018726  1648018256   386244100  1648018256   386244100 "src/test/vsrc/common/ref.v"
