Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Mon Mar 31 15:38:32 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (87)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (87)
--------------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.418        0.000                      0                 7418        0.039        0.000                      0                 7418        3.458        0.000                       0                  1754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.418        0.000                      0                 7418        0.039        0.000                      0                 7418        3.458        0.000                       0                  1754  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 2.709ns (59.761%)  route 1.824ns (40.239%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     4.567 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.593    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_19
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 2.707ns (59.756%)  route 1.823ns (40.244%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     4.565 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.590    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_21
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.587ns (57.240%)  route 1.933ns (42.760%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.214     4.364    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.401 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_4/O
                         net (fo=1, routed)           0.022     4.423    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_4_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.554 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.580    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_20
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 2.674ns (59.461%)  route 1.823ns (40.539%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     4.532 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.557    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_22
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.557    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 2.593ns (58.704%)  route 1.824ns (41.296%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.086     4.451 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_23
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 2.802ns (63.688%)  route 1.598ns (36.312%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     4.004    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.174    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.333 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.359    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.435 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.460    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_25
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 2.793ns (63.599%)  route 1.599ns (36.401%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     4.004    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.174    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.333 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.359    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.426 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.452    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_24
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.782ns (63.523%)  route 1.598ns (36.477%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     4.004    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.174    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.333 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.359    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.415 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.440    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_26
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 2.760ns (64.044%)  route 1.550ns (35.956%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.840     3.990    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.090 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9/O
                         net (fo=1, routed)           0.013     4.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.370    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_19
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y51         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 2.759ns (64.050%)  route 1.549ns (35.950%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.840     3.990    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.090 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9/O
                         net (fo=1, routed)           0.013     4.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.343 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.368    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_21
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y51         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X8Y11        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y11        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y11        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y29  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y29  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y30  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y30  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y30  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y30  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y29  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y29  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y8   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y9   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y29  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y29  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 1.111ns (31.404%)  route 2.427ns (68.596%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.237     1.267    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y115        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.415 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2/O
                         net (fo=1, routed)           0.101     1.516    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2_n_11
    SLICE_X67Y116        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.062     1.578 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry/CO[7]
                         net (fo=21, routed)          0.327     1.905    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/p_0_in
    SLICE_X65Y115        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4/O
                         net (fo=4, routed)           0.390     2.420    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4_n_11
    SLICE_X72Y109        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     2.519 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3/O
                         net (fo=5, routed)           0.384     2.903    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3_n_11
    SLICE_X68Y112        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     3.025 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.043     3.068    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[6]_INST_0_i_2_n_11
    SLICE_X68Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.167 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.283     3.450    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0[6]
    SLICE_X64Y106        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.538 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     3.538    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.490ns  (logic 1.133ns (32.466%)  route 2.357ns (67.534%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.237     1.267    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y115        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.415 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2/O
                         net (fo=1, routed)           0.101     1.516    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2_n_11
    SLICE_X67Y116        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.062     1.578 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry/CO[7]
                         net (fo=21, routed)          0.327     1.905    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/p_0_in
    SLICE_X65Y115        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4/O
                         net (fo=4, routed)           0.390     2.420    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4_n_11
    SLICE_X72Y109        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     2.519 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3/O
                         net (fo=5, routed)           0.384     2.903    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3_n_11
    SLICE_X68Y112        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.036 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.198     3.234    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[7]_INST_0_i_4_n_11
    SLICE_X68Y112        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.284 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.058     3.342    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[7]_0
    SLICE_X68Y112        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.490 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     3.490    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 1.360ns (39.667%)  route 2.069ns (60.333%))
  Logic Levels:           11  (CARRY8=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.184     1.213    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.362 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8/O
                         net (fo=1, routed)           0.008     1.370    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8_n_11
    SLICE_X67Y117        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     1.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry/CO[7]
                         net (fo=19, routed)          0.409     1.901    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2
    SLICE_X66Y115        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.051 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7/O
                         net (fo=3, routed)           0.105     2.156    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7_n_11
    SLICE_X66Y114        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.255 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.265     2.520    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5_n_11
    SLICE_X67Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.670 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6/O
                         net (fo=6, routed)           0.111     2.782    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6_n_11
    SLICE_X68Y114        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.931 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[15]_INST_0_i_7/O
                         net (fo=2, routed)           0.230     3.161    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[15]_INST_0_i_7_n_11
    SLICE_X68Y114        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.211 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.095     3.306    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[14]
    SLICE_X68Y113        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.429 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     3.429    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 1.343ns (39.194%)  route 2.084ns (60.806%))
  Logic Levels:           11  (CARRY8=1 LUT2=3 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.184     1.213    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.362 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8/O
                         net (fo=1, routed)           0.008     1.370    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8_n_11
    SLICE_X67Y117        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     1.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry/CO[7]
                         net (fo=19, routed)          0.409     1.901    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2
    SLICE_X66Y115        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.051 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7/O
                         net (fo=3, routed)           0.105     2.156    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7_n_11
    SLICE_X66Y114        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.255 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.265     2.520    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5_n_11
    SLICE_X67Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.670 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6/O
                         net (fo=6, routed)           0.111     2.782    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6_n_11
    SLICE_X68Y114        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.931 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[15]_INST_0_i_7/O
                         net (fo=2, routed)           0.230     3.161    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[15]_INST_0_i_7_n_11
    SLICE_X68Y114        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.227 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.110     3.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[15]
    SLICE_X68Y113        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     3.427 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     3.427    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.378ns  (logic 1.112ns (32.921%)  route 2.266ns (67.079%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.237     1.267    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y115        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.415 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2/O
                         net (fo=1, routed)           0.101     1.516    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2_n_11
    SLICE_X67Y116        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.062     1.578 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry/CO[7]
                         net (fo=21, routed)          0.327     1.905    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/p_0_in
    SLICE_X65Y115        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4/O
                         net (fo=4, routed)           0.390     2.420    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4_n_11
    SLICE_X72Y109        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     2.519 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3/O
                         net (fo=5, routed)           0.384     2.903    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3_n_11
    SLICE_X68Y112        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.026 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.053     3.079    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_4_n_11
    SLICE_X68Y112        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.215 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     3.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0_8_sn_1
    SLICE_X68Y111        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.378 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     3.378    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.229ns  (logic 1.294ns (40.078%)  route 1.935ns (59.922%))
  Logic Levels:           10  (CARRY8=1 LUT2=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.184     1.213    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.362 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8/O
                         net (fo=1, routed)           0.008     1.370    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8_n_11
    SLICE_X67Y117        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     1.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry/CO[7]
                         net (fo=19, routed)          0.409     1.901    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2
    SLICE_X66Y115        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.051 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7/O
                         net (fo=3, routed)           0.105     2.156    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7_n_11
    SLICE_X66Y114        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.255 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.265     2.520    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5_n_11
    SLICE_X67Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.670 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6/O
                         net (fo=6, routed)           0.138     2.809    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6_n_11
    SLICE_X67Y113        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.942 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.164     3.106    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[11]
    SLICE_X67Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     3.229 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     3.229    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 1.311ns (41.156%)  route 1.874ns (58.844%))
  Logic Levels:           11  (CARRY8=1 LUT2=3 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.184     1.213    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.362 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8/O
                         net (fo=1, routed)           0.008     1.370    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8_n_11
    SLICE_X67Y117        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     1.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry/CO[7]
                         net (fo=19, routed)          0.409     1.901    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2
    SLICE_X66Y115        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.051 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7/O
                         net (fo=3, routed)           0.105     2.156    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7_n_11
    SLICE_X66Y114        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.255 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.265     2.520    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5_n_11
    SLICE_X67Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.670 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6/O
                         net (fo=6, routed)           0.104     2.774    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6_n_11
    SLICE_X68Y113        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     2.825 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.093     2.918    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_4_n_11
    SLICE_X68Y113        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.017 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.045     3.062    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[13]
    SLICE_X68Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     3.185 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     3.185    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 1.039ns (33.194%)  route 2.091ns (66.806%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.237     1.267    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y115        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.415 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2/O
                         net (fo=1, routed)           0.101     1.516    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2_n_11
    SLICE_X67Y116        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.062     1.578 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry/CO[7]
                         net (fo=21, routed)          0.327     1.905    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/p_0_in
    SLICE_X65Y115        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4/O
                         net (fo=4, routed)           0.390     2.420    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4_n_11
    SLICE_X72Y109        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     2.519 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3/O
                         net (fo=5, routed)           0.239     2.758    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[3]_INST_0_i_3_n_11
    SLICE_X67Y109        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.881 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.090     2.971    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0_i_3_n_11
    SLICE_X67Y109        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.022 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.009     3.031    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0_i_1_n_11
    SLICE_X67Y109        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     3.094 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.036     3.130    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.075ns  (logic 1.211ns (39.386%)  route 1.864ns (60.614%))
  Logic Levels:           10  (CARRY8=1 LUT2=3 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.184     1.213    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.362 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8/O
                         net (fo=1, routed)           0.008     1.370    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry_i_8_n_11
    SLICE_X67Y117        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     1.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2_carry/CO[7]
                         net (fo=19, routed)          0.409     1.901    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln255_fu_182_p2
    SLICE_X66Y115        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.051 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7/O
                         net (fo=3, routed)           0.105     2.156    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[13]_INST_0_i_7_n_11
    SLICE_X66Y114        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.255 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.265     2.520    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[8]_INST_0_i_5_n_11
    SLICE_X67Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.670 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6/O
                         net (fo=6, routed)           0.138     2.809    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_6_n_11
    SLICE_X67Y113        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.931 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.093     3.024    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[10]
    SLICE_X67Y111        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.075 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     3.075    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[13]
                            (input port)
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.926ns (30.193%)  route 2.141ns (69.807%))
  Logic Levels:           9  (CARRY8=1 LUT2=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q0[13] (IN)
                         net (fo=12, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[13]
    SLICE_X65Y114        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33/O
                         net (fo=1, routed)           0.272     0.369    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_33_n_11
    SLICE_X65Y114        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.492 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25/O
                         net (fo=26, routed)          0.390     0.882    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_25_n_11
    SLICE_X67Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19/O
                         net (fo=9, routed)           0.237     1.267    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_19_n_11
    SLICE_X67Y115        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.415 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2/O
                         net (fo=1, routed)           0.101     1.516    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry_i_2_n_11
    SLICE_X67Y116        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.062     1.578 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/icmp_ln253_fu_162_p2_carry/CO[7]
                         net (fo=21, routed)          0.327     1.905    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/p_0_in
    SLICE_X65Y115        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.030 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4/O
                         net (fo=4, routed)           0.390     2.420    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[1]_INST_0_i_4_n_11
    SLICE_X72Y109        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.508 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.141     2.649    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[2]_INST_0_i_3_n_11
    SLICE_X72Y109        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     2.749 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.283     3.032    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0_2_sn_1
    SLICE_X69Y107        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.067 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     3.067    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.014ns  (logic 0.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X64Y99         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.014    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            indata_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=25, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[2]
    SLICE_X66Y61         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[2]_INST_0/O
                         net (fo=0)                   0.000     0.023    indata_d1[2]
                                                                      r  indata_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            indata_d1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=25, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[2]
    SLICE_X66Y61         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.040 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[3]_INST_0/O
                         net (fo=0)                   0.000     0.040    indata_d1[3]
                                                                      r  indata_d1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            indata_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.041ns  (logic 0.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=30, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[0]
    SLICE_X66Y61         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[0]_INST_0/O
                         net (fo=0)                   0.000     0.041    indata_d1[0]
                                                                      r  indata_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            indata_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.041ns  (logic 0.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[3]
    SLICE_X66Y63         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[4]_INST_0/O
                         net (fo=0)                   0.000     0.041    indata_d1[4]
                                                                      r  indata_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            indata_d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.053ns  (logic 0.039ns (73.585%)  route 0.014ns (26.415%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=30, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[0]
    SLICE_X66Y61         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[1]_INST_0/O
                         net (fo=0)                   0.014     0.053    indata_d1[1]
                                                                      r  indata_d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[8]
                            (input port)
  Destination:            indata_d1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.060ns  (logic 0.037ns (61.667%)  route 0.023ns (38.333%))
  Logic Levels:           2  (LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[8] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[8]
    SLICE_X66Y62         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.023     0.037    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[9]_INST_0_i_1_n_11
    SLICE_X66Y62         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     0.060 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[8]_INST_0/O
                         net (fo=0)                   0.000     0.060    indata_d1[8]
                                                                      r  indata_d1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            indata_d1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.062ns  (logic 0.037ns (59.987%)  route 0.025ns (40.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=22, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[4]
    SLICE_X66Y63         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.015 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.025     0.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[5]_INST_0_i_1_n_11
    SLICE_X66Y63         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.062 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[5]_INST_0/O
                         net (fo=0)                   0.000     0.062    indata_d1[5]
                                                                      r  indata_d1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.066ns  (logic 0.045ns (68.182%)  route 0.021ns (31.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q0[15] (IN)
                         net (fo=76, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_q0[15]
    SLICE_X68Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.023 f  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.021     0.044    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[12]
    SLICE_X68Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.066 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.066    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[8]
                            (input port)
  Destination:            indata_d1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.035ns (48.611%)  route 0.037ns (51.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[8] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[8]
    SLICE_X66Y62         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.023     0.037    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[9]_INST_0_i_1_n_11
    SLICE_X66Y62         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.058 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_d1[9]_INST_0/O
                         net (fo=0)                   0.014     0.072    indata_d1[9]
                                                                      r  indata_d1[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.653ns  (logic 0.856ns (32.267%)  route 1.797ns (67.733%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.100     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.763 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_3/O
                         net (fo=5, routed)           0.221     1.984    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_1_0
    SLICE_X73Y112        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     2.019 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     2.109    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]
    SLICE_X73Y112        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     2.197 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_1/O
                         net (fo=4, routed)           0.451     2.648    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53_n_31
    SLICE_X68Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     2.683 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     2.683    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.608ns  (logic 0.961ns (36.855%)  route 1.647ns (63.145%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.100     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.763 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_3/O
                         net (fo=5, routed)           0.236     1.998    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[7]
    SLICE_X73Y111        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     2.049 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.047     2.096    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_3_n_11
    SLICE_X73Y111        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     2.219 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.329     2.549    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53_n_29
    SLICE_X67Y113        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     2.638 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     2.638    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.589ns  (logic 1.004ns (38.780%)  route 1.585ns (61.220%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.100     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.763 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_3/O
                         net (fo=5, routed)           0.219     1.982    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[7]
    SLICE_X73Y112        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     2.017 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[15]_INST_0_i_5/O
                         net (fo=2, routed)           0.138     2.155    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53_n_33
    SLICE_X72Y113        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     2.278 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.193     2.471    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[15]_INST_0_i_2_n_11
    SLICE_X68Y113        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.619 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     2.619    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.965ns (38.407%)  route 1.548ns (61.593%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.113     1.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_10__0_0
    SLICE_X72Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.777 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_18/O
                         net (fo=1, routed)           0.041     1.818    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_18_n_11
    SLICE_X72Y112        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     1.906 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_10__0/O
                         net (fo=4, routed)           0.175     2.082    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/B[5]
    SLICE_X68Y112        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.172 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.283     2.455    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0[6]
    SLICE_X64Y106        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.543 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.543    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.508ns  (logic 0.835ns (33.295%)  route 1.673ns (66.705%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.153     1.544    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     1.692 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_14__0/O
                         net (fo=4, routed)           0.437     2.129    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/B[1]
    SLICE_X72Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     2.220 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.283     2.503    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0_2_sn_1
    SLICE_X69Y107        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     2.538 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     2.538    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.492ns  (logic 0.916ns (36.758%)  route 1.576ns (63.242%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.100     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.763 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_3/O
                         net (fo=5, routed)           0.219     1.982    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[7]
    SLICE_X73Y112        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     2.017 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[15]_INST_0_i_5/O
                         net (fo=2, routed)           0.132     2.149    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[12]
    SLICE_X72Y113        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     2.186 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_1/O
                         net (fo=4, routed)           0.190     2.376    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53_n_32
    SLICE_X68Y113        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     2.522    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.454ns  (logic 0.880ns (35.867%)  route 1.574ns (64.133%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.100     1.663    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     1.763 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_3/O
                         net (fo=5, routed)           0.235     1.997    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[7]
    SLICE_X73Y111        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.047 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.044     2.091    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_3_n_11
    SLICE_X73Y111        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     2.188 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.260     2.449    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53_n_30
    SLICE_X68Y113        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     2.484 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.484    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.399ns  (logic 0.913ns (38.055%)  route 1.486ns (61.945%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     1.383 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_16__0/O
                         net (fo=4, routed)           0.046     1.429    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/div_reg_411_reg[13][0]
    SLICE_X72Y109        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.529 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_21/O
                         net (fo=2, routed)           0.154     1.683    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_11__0_0
    SLICE_X72Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     1.808 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.042     1.850    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_19_n_11
    SLICE_X72Y110        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     1.887 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_11__0/O
                         net (fo=4, routed)           0.398     2.285    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/B[4]
    SLICE_X67Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.321 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.009     2.330    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0_i_1_n_11
    SLICE_X67Y109        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     2.393 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.036     2.429    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.303ns  (logic 0.856ns (37.166%)  route 1.447ns (62.834%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.105     1.668    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     1.827 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_12__0/O
                         net (fo=4, routed)           0.362     2.189    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/B[3]
    SLICE_X67Y109        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.225 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.009     2.234    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[4]_INST_0_i_1_n_11
    SLICE_X67Y109        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.297 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_d0[4]_INST_0/O
                         net (fo=0)                   0.036     2.333    LARc_d0[4]
                                                                      r  LARc_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 0.895ns (39.002%)  route 1.400ns (60.998%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/ap_clk
    SLICE_X72Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/L_num_1_reg_402_reg[2]/Q
                         net (fo=5, routed)           0.343     0.451    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/shl_ln120_fu_1011_p2[3]
    SLICE_X70Y108        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15/O
                         net (fo=1, routed)           0.009     0.608    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_i_15_n_11
    SLICE_X70Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.794 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.820    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry_n_11
    SLICE_X70Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.835 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.861    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__0_n_11
    SLICE_X70Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.876 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__1_n_11
    SLICE_X70Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     0.924 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/icmp_ln144_fu_1017_p2_carry__2/CO[7]
                         net (fo=68, routed)          0.370     1.295    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20_0[0]
    SLICE_X72Y109        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.392 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22/O
                         net (fo=2, routed)           0.135     1.526    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_22_n_11
    SLICE_X72Y110        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.563 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_20/O
                         net (fo=5, routed)           0.096     1.659    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_422_reg[3]
    SLICE_X72Y111        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     1.696 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[8]_INST_0_i_3/O
                         net (fo=2, routed)           0.044     1.740    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[8]_INST_0_i_3_n_11
    SLICE_X72Y111        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     1.779 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.093     1.872    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_3_n_11
    SLICE_X73Y111        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     1.994 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.232     2.226    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/mac_muladd_16s_16s_15ns_31_4_1_U53_n_28
    SLICE_X67Y111        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     2.325 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_50/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.325    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X68Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_CS_fsm_reg[28]/Q
                         net (fo=10, unset)           0.000     0.052    indata_we1
                                                                      r  indata_we1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.077ns  (logic 0.054ns (70.130%)  route 0.023ns (29.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X70Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[4]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/Q[4]
    SLICE_X70Y30         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.090 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/indata_address1[4]_INST_0/O
                         net (fo=0)                   0.000     0.090    indata_address1[4]
                                                                      r  indata_address1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/icmp_ln62_1_reg_2051_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.053ns (65.006%)  route 0.029ns (34.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X67Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/icmp_ln62_1_reg_2051_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/icmp_ln62_1_reg_2051_reg[0]/Q
                         net (fo=5, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/icmp_ln62_1_reg_2051
    SLICE_X67Y33         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_ce0_INST_0/O
                         net (fo=0)                   0.000     0.095    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.061ns (72.619%)  route 0.023ns (27.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X70Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[7]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/Q[7]
    SLICE_X70Y30         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/indata_address1[7]_INST_0/O
                         net (fo=0)                   0.000     0.097    indata_address1[7]
                                                                      r  indata_address1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.053ns (62.076%)  route 0.032ns (37.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/ap_clk
    SLICE_X68Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/ap_CS_fsm_reg[2]/Q
                         net (fo=6, routed)           0.032     0.083    bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/Q[1]
    SLICE_X68Y99         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     0.097 r  bd_0_i/hls_inst/inst/grp_Transformation_to_Log_Area_Ratios_fu_59/LARc_address0[0]_INST_0/O
                         net (fo=0)                   0.000     0.097    LARc_address0[0]
                                                                      r  LARc_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X8Y16        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[28])
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[28]
                         net (fo=0)                   0.000     0.108    indata_d0[13]
                                                                      r  indata_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/select_ln289_1_reg_1453_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.074ns (76.289%)  route 0.023ns (23.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/ap_clk
    SLICE_X62Y107        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/select_ln289_1_reg_1453_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/select_ln289_1_reg_1453_reg[4]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/select_ln289_1_reg_1453_reg_n_11_[4]
    SLICE_X62Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.110 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_65/LARc_d1[4]_INST_0/O
                         net (fo=0)                   0.000     0.110    LARc_d1[4]
                                                                      r  LARc_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X8Y16        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.083     0.113 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=0)                   0.000     0.113    indata_d0[0]
                                                                      r  indata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_addr_18_reg_2560_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X68Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_addr_18_reg_2560_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_addr_18_reg_2560_reg[6]/Q
                         net (fo=1, routed)           0.049     0.101    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/indata_address1[7][6]
    SLICE_X70Y31         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.115 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0/O
                         net (fo=0)                   0.000     0.115    indata_address1[6]
                                                                      r  indata_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.079ns (76.699%)  route 0.024ns (23.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X70Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/add_ln139_reg_2469_reg[1]/Q
                         net (fo=1, routed)           0.024     0.076    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X70Y34         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.116 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/flow_control_loop_pipe_sequential_init_U/indata_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.116    indata_address1[1]
                                                                      r  indata_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           806 Endpoints
Min Delay           806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 2.603ns (58.797%)  route 1.824ns (41.203%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.178 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.199    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     4.401 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.427    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_19
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 2.601ns (58.792%)  route 1.823ns (41.208%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.178 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.199    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     4.399 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.424    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_21
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 2.481ns (56.213%)  route 1.933ns (43.787%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.214     4.198    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.235 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_4/O
                         net (fo=1, routed)           0.022     4.257    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_4_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.388 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.414    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_20
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 2.568ns (58.482%)  route 1.823ns (41.518%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.178 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.199    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     4.366 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.391    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_22
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 2.487ns (57.689%)  route 1.824ns (42.311%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.178 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.199    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.086     4.285 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.311    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_23
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 2.696ns (62.792%)  route 1.598ns (37.208%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     3.838    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.986 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.167 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.193    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.269 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.294    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_25
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 2.687ns (62.699%)  route 1.599ns (37.301%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     3.838    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.986 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.167 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.193    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.260 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.286    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_24
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.274ns  (logic 2.676ns (62.618%)  route 1.598ns (37.382%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     3.838    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.986 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.167 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.193    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.249 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.274    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_26
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 2.654ns (63.137%)  route 1.550ns (36.863%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.840     3.824    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     3.924 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9/O
                         net (fo=1, routed)           0.013     3.937    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.178 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_19
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/C

Slack:                    inf
  Source:                 indata_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 2.653ns (63.143%)  route 1.549ns (36.857%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q1[15] (IN)
                         net (fo=273, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/A[21]
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.184    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.289 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.289    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     2.874 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.983 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.840     3.824    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     3.924 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9/O
                         net (fo=1, routed)           0.013     3.937    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.177 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.202    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_21
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=20, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[7]
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[7]/C

Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=22, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[9]
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[11] (IN)
                         net (fo=19, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[11]
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[11]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=24, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[13]
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[15] (IN)
                         net (fo=163, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[15]
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[15]/C

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=29, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[1]
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[1]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=23, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[3]
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=24, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/indata_q0[5]
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X56Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/sl_4_reg_2172_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=91, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X64Y100        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y100        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=91, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X68Y38         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y38         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C





