{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549420459308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549420459323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 05 21:34:19 2019 " "Processing started: Tue Feb 05 21:34:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549420459323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420459323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420459323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549420460151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549420460151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC_register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549420486198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549420486198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549420486198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(28) " "Verilog HDL assignment warning at PC.v(28): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(30) " "Verilog HDL Always Construct warning at PC.v(30): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(34) " "Inferred latch for \"PC\[0\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(34) " "Inferred latch for \"PC\[1\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(34) " "Inferred latch for \"PC\[2\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(34) " "Inferred latch for \"PC\[3\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(34) " "Inferred latch for \"PC\[4\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(34) " "Inferred latch for \"PC\[5\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(34) " "Inferred latch for \"PC\[6\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(34) " "Inferred latch for \"PC\[7\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(34) " "Inferred latch for \"PC\[8\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(34) " "Inferred latch for \"PC\[9\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(34) " "Inferred latch for \"PC\[10\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(34) " "Inferred latch for \"PC\[11\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(34) " "Inferred latch for \"PC\[12\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(34) " "Inferred latch for \"PC\[13\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(34) " "Inferred latch for \"PC\[14\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(34) " "Inferred latch for \"PC\[15\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420486276 "|PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc_reg\"" {  } { { "PC.v" "pc_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549420486292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop PC_register:pc_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"PC_register:pc_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "PC_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC_register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549420486309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[0\] " "Latch PC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[1\] " "Latch PC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[2\] " "Latch PC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[3\] " "Latch PC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[4\] " "Latch PC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[5\] " "Latch PC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[6\] " "Latch PC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[7\] " "Latch PC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[8\] " "Latch PC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[9\] " "Latch PC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[10\] " "Latch PC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486948 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[11\] " "Latch PC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486964 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[12\] " "Latch PC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486964 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[13\] " "Latch PC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486964 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[14\] " "Latch PC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486964 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[15\] " "Latch PC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[0\] " "Ports D and ENA on the latch are fed by the same signal selPC\[0\]" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549420486964 ""}  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549420486964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549420487104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549420487776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549420487776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549420487901 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549420487901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549420487901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549420487901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549420487948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 05 21:34:47 2019 " "Processing ended: Tue Feb 05 21:34:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549420487948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549420487948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549420487948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549420487948 ""}
