/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_xreg_arb                                                   */
/*  File     : med_xreg_arb.h                                                 */
/*                                                                            */
/*  Author   : reggen 1.55                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_XREG_ARB_H__
#define __MED_XREG_ARB_H__

/** @ingroup rdl
 *  @file med_xreg_arb.h
 */
#define SPU_XREG_SLV_BASE                   0x00200000
#define AUDPU_XREG_SLV_BASE                 0x00300000
#define HPU_XREG_SLV_BASE                   0x00400000
#define FWPU_XREG_SLV_BASE                  0x00600000
#define VDEC_XREG_SLV_BASE                  0x00800000
#define MC_XREG_SLV_BASE                    0x00900000
#define VBIB_XREG_SLV_BASE                  0x00A00000
#define ME_TOP_XREG_SLV_BASE                0x00B00000
#define VENC_XREG_SLV_BASE                  0x00C00000
#define VENC_INTRA_XREG_SLV_BASE            0x00D00000
#define FPGA_XREG_SLV_BASE                  0x00FF0000
#define PCIE_XREG_SLV_BASE                  0x01000000
#define GMAC_XREG_SLV_BASE                  0x01200000
#define USB3_XREG_SLV_BASE                  0x01400000
#define XUVI_XREG_SLV_BASE                  0x01600000
#define APB_XREG_SLV_BASE                   0x01700000
#define CLKRST_XREG_SLV_BASE                0x02000000
#define MISC_XREG_SLV_BASE                  0x02200000
#define INT_CTRL_XREG_SLV_BASE              0x02400000
#define MDMA_XREG_SLV_BASE                  0x02800000
#define FDMA_XREG_SLV_BASE                  0x02A00000
#define PPM_XREG_SLV_BASE                   0x02C00000
#define CRYPTO_XREG_SLV_BASE                0x02E00000
#define XMEM_XREG_SLV_BASE                  0x03200000
#define GLOBAL_CTRL_XREG_SLV_BASE           0x03600000
#define SCB_SEC_CTRL                        0x036E0000
#define SCB_BLK_CTRL                        0x036F0000
#define USB_BLK_CTRL                        0x037E0000
#define HPU_BLK_CTRL                        0x037F0000

#endif
