/** ==================================================================
 *  @file   dsi_phy_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   DSI_PHY
 *
 *  @Filename:    dsi_phy_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __DSI_PHY_CRED_H
#define __DSI_PHY_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__DSI_PHY1 of component DSI_PHY mapped in MONICA at address 0x48044200
     * Instance DSS_SS_FROM_L4_PER__DSI_PHY2 of component DSI_PHY mapped in MONICA at address 0x48045200
     * Instance TX_PHY of component DSI_PHY mapped in MONICA at address 0x4A068130
     * Instance DSS_SS_FROM_L3__DSI_PHY1 of component DSI_PHY mapped in MONICA at address 0x58004200
     * Instance DSS_SS_FROM_L3__DSI_PHY2 of component DSI_PHY mapped in MONICA at address 0x58005200
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component DSI_PHY
     *
     */

    /* 
     *  List of bundle arrays for component DSI_PHY
     *
     */

    /* 
     *  List of bundles for component DSI_PHY
     *
     */

    /* 
     * List of registers for component DSI_PHY
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER0
 *
 * @BRIEF        First Register 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER0                                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1                                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2                                 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER3                                 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER4
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER4                                 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5                                 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6                                 0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7                                 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER8
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER8                                 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9                                 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10                                0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER11
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER11                                0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER12
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER12                                0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER13
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER13                                0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14                                0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15                                0x3Cul

    /* 
     * List of register bitfields for component DSI_PHY
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER0__REG_THSPREPARE   
 *
 * @BRIEF        REG_THSPREPARE timing parameter in multiples of DDR clock 
 *               period. DDR clock = CLKIN4DDR/4.                             
 *                                                                            
 *                    D-PHY spec:40ns+4UI-85ns+6UI                            
 *                                                                            
 *                                                                            
 *                                                                           
 *               Auctual value seen on line :                                 
 *                                 = REG_THSPREPARE  timer +  analog delay & 
 *               slew on signals                                              
 *                                                                            
 *                                                                  = 
 *               REG_THSPREPARE +(-26.5ns -- +4 ns )                          
 *                                                                            
 *                                                                            
 *                            PROGRAMMED VALUE = ceil( 70 ns / DDR Clock 
 *               Period) + 2                                                  
 *                                                                            
 *                                                                  Default 
 *               value is programmed for 400 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER0__REG_THSPREPARE            BITFIELD(31, 24)
#define DSI_PHY__REGISTER0__REG_THSPREPARE__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER0__REG_THSPRPR_THSZERO   
 *
 * @BRIEF        REG_THSPREPARE_THSZERO timing parameter in multiples of DDR 
 *               clock period. DDR clock = CLKIN4DDR/4.                       
 *                                                                            
 *                                                                            
 *                                                           D-PHY spec: > 
 *               145ns + 10 UI                                                
 *                                                                            
 *                  Actual value seen on line                                 
 *                                                                            
 *                                                              N= 
 *               REG_THSPREPARE_THSZERO - REG_THSPREPARE                      
 *                                                                            
 *                                                                            
 *                               M=REG_THSPREPARE                             
 *                                                                            
 *                                                                            
 *                                                              = [ceil 
 *               [(N+3)/4] * 4 + ceil [M/4] * 4 + 2.5] * 
 *               DDR_Clock_Period+[~-29ns - 0ns]                              
 *                                                                            
 *                                                                            
 *                                              PROGRAMMED VALUE = ceil ( 175 
 *               ns/ DDR Clock Period ) + 2                                   
 *                                                                            
 *                                                                            
 *                                 Default value is programmed for 400 MHz - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER0__REG_THSPRPR_THSZERO       BITFIELD(23, 16)
#define DSI_PHY__REGISTER0__REG_THSPRPR_THSZERO__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER0__REG_THSTRAIL   
 *
 * @BRIEF        REG_THSTRAIL timing parameter in multiples of DDR clock 
 *               period. DDR clock = CLKIN4DDR/4.                             
 *                                                                            
 *                                                                   D-PHY 
 *               spec : > 60ns + 4UI                                          
 *                                                                            
 *                                                                            
 *                                 Actual value seen on line :                
 *                                                                            
 *                                                                            
 *                                                               N = 
 *               REG_THSTRAIL                                                 
 *                                                                            
 *                                                                            
 *                 = [ceil [(N+3)/4] * 4  - 2.5] * DDR_Clock_period +(~ 2ns - 
 *               5ns)                                                         
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                       PROGRAMMED VALUE = ceil ( 60 ns  / 
 *               DDR Clock  Period ) + 5                                      
 *                                                                            
 *                                                                        
 *               Default value is programmed for 400 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER0__REG_THSTRAIL              BITFIELD(15, 8)
#define DSI_PHY__REGISTER0__REG_THSTRAIL__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER0__REG_THSEXIT   
 *
 * @BRIEF        REG_THSEXIT timing parameter in multiples of DDR clock 
 *               frequency. DDR clock = CLKIN4DDR/4.                          
 *                                                                            
 *                                                     D-PHy spec : > 100 ns  
 *                                                                            
 *                                                                        
 *               Actual value seen on line :                                  
 *                                                                            
 *                                                                            
 *                                      N = REG_THSEXIT                       
 *                                                                            
 *                                                                            
 *                    = THSEXIT timer + analog delay & slew on LP signals     
 *                                                                            
 *                                                                        = 
 *               [ceil[N/4] * 4 ] * DDR_CLOCK_PERIOD - (~3 ns - 45 ns )       
 *                                                                            
 *                                                                            
 *                                                                            
 *                                PROGRAMMED VALUE = ceil ( 145 ns/ DDR Clock 
 *               Period)                                                      
 *                                                                            
 *                                                 Default value is 
 *               programmed for 400 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER0__REG_THSEXIT               BITFIELD(7, 0)
#define DSI_PHY__REGISTER0__REG_THSEXIT__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1__REG_TTAGO   
 *
 * @BRIEF        TTA-GO timing in terms of number of TXCLKESC clocks          
 *                                                                            
 *                                                                           
 *               000 == 2 cycles                                              
 *                                                          001 == 3 cycles   
 *                                                                            
 *                               010 == 4 cycles                              
 *                                                              011 == 5 
 *               cycles                                                       
 *                                       100 == 6 cycles                      
 *                                                                         
 *               101 == 7 cycles                                              
 *                                                                           
 *               110 == 8 cycles                                              
 *                                                               111 == 9 
 *               cycles                                                       
 *                                                                            
 *                                                                            
 *                Default value: 4 cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1__REG_TTAGO                 BITFIELD(31, 29)
#define DSI_PHY__REGISTER1__REG_TTAGO__POS            29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1__REG_TTASURE   
 *
 * @BRIEF        TTA-SURE timing in terms of number of TXCLKESC clocks        
 *                                                                            
 *                                                                            
 *                                                     00 == 2 cycles         
 *                                                                            
 *                                                                            
 *                                                        01 == 1 cycles      
 *                                                                            
 *                                                                            
 *                                                                            
 *                    10 == 3 cycles                                          
 *                                                                            
 *                                                       11 == 4 cycles       
 *                                                                            
 *                                                                            
 *                                                             Default value: 
 *               2 cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1__REG_TTASURE               BITFIELD(28, 27)
#define DSI_PHY__REGISTER1__REG_TTASURE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1__REG_TTAGET   
 *
 * @BRIEF        TTA-GET timing in terms of number of TXCLKESC clocks         
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                        000 == 3 cycles     
 *                                                                            
 *                                                                 001 == 4 
 *               cycles                                                       
 *                                                                            
 *                                                                            
 *                     010 == 5 cycles                                        
 *                                                                            
 *                                                                            
 *                                                                        011 
 *               == 6 cycles                                                  
 *                                                                            
 *                                       100 == 7 cycles                      
 *                                                                            
 *                                                               101 == 8 
 *               cycles                                                       
 *                                                                            
 *                                   110 == 9 cycles                          
 *                                                                            
 *                                                                            
 *                                  111 == 10 cycles                          
 *                                                                            
 *                                            Default value: 5 cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1__REG_TTAGET                BITFIELD(26, 24)
#define DSI_PHY__REGISTER1__REG_TTAGET__POS           24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1__REG_TLPXBY2   
 *
 * @BRIEF        (TLPX)/2 timing parameter in multiples of DDR clock 
 *               frequency. DDR clock = CLKIN4DDR/4.                          
 *                                                                            
 *                                                                            
 *                                                                            
 *                                    PROGRAMMED VALUE = ceil (25 ns / DDR 
 *               Clock Period )                                               
 *                                                                            
 *                                                                            
 *                                Default value is programmed for 400 MHz     
 *                                                                            
 *                                                                            
 *                                                      Note : TLPX is used 
 *               to define the length of LP-01 state in HS start of 
 *               Transmision sequences on clock and data lanes. For all other 
 *               purposes TLPX is defined by the period of TXLPESC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1__REG_TLPXBY2               BITFIELD(20, 16)
#define DSI_PHY__REGISTER1__REG_TLPXBY2__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1__REG_TCLKTRAIL   
 *
 * @BRIEF        REG_TCLKTRAIL timing parameter in multiples of DDR clock 
 *               frequency. DDR clock = CLKIN4DDR/4.                          
 *                                                                        
 *               D-PHY spec : 60 ns                                           
 *                                                                            
 *                                                                            
 *                                                                     
 *               PROGRAMMED VALUE = ceil (60 ns / DDR Clock Period)           
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                  Actual value seen on 
 *               line: N = REG_TCLKTRAIL                                      
 *                                                                            
 *                                                                            
 *                                                                            
 *                           = [ceil[(N+3)/4] *4 - 1.25] * DDR_Clock_Period  
 *               + (~2 ns - 5 ns)                                             
 *                                                                            
 *                                                                            
 *                                                                            
 *                 PROGRAMMED VALUE = ceil (60 ns / DDR Clock Period ) + 2    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                Default value is programmed 
 *               for 400 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1__REG_TCLKTRAIL             BITFIELD(15, 8)
#define DSI_PHY__REGISTER1__REG_TCLKTRAIL__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER1__REG_TCLKZERO   
 *
 * @BRIEF        REG_TCLKZERO timing parameter in multiples of DDR clock 
 *               period. DDR clock = CLKIN4DDR/4.                             
 *                                                                            
 *                                                                           
 *               D-PHY spec :[REG_TCLKPREPARE  + REG_TCLKZERO]   > 300 ns     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                     Derived spec for 
 *               REG_TCLKERO (Min REG_TCLKPREPARE = 38 ns)                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                     REG_TCLKZERO  > 262 ns 
 *                                                                            
 *                                                                            
 *                                                                            
 *                       Actual value seen on line :                          
 *                                                                            
 *                                                                            
 *                                N =  REG_TCLKZERO                           
 *                                                                            
 *                                                                            
 *                                                                            
 *                         M =  REG_TCLKPREPARE                               
 *                                                                            
 *                                                                            
 *                                                                            
 *                  = [ceil [(N+3)/4] *4  + ceil [M/4) * 4 - M - 1.75] * 
 *               DDR_Clock_Period + [~2ns - 5ns]                              
 *                                                                            
 *                                    PROGRA MMED VALUE = ceil (265 ns / DDR 
 *               Clock Period)                                                
 *                                                                            
 *                                                                            
 *                                Default value is programmed for 400 MHz - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER1__REG_TCLKZERO              BITFIELD(7, 0)
#define DSI_PHY__REGISTER1__REG_TCLKZERO__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__HSSYNCPATTERN   
 *
 * @BRIEF        Default : 184 (10111000). MSB (last received bit of sync 
 *               pattern), LSB (first received bit of sync pattern). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__HSSYNCPATTERN             BITFIELD(31, 24)
#define DSI_PHY__REGISTER2__HSSYNCPATTERN__POS        24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__DATARATE   
 *
 * @BRIEF        This bit is set high if data rate < 400Mbps => DDR clock < 
 *               200MHz.                                                      
 *                                                                            
 *                                                                            
 *                                                                          1 
 *               : Will put High-Speed Transmitters in power-saving mode.     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                   Default value : 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__DATARATE                  BITFIELD(23, 23)
#define DSI_PHY__REGISTER2__DATARATE__POS             23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__OVRRDLPTXGZ   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                    0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__OVRRDLPTXGZ               BITFIELD(22, 22)
#define DSI_PHY__REGISTER2__OVRRDLPTXGZ__POS          22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__REGLPTXGZ   
 *
 * @BRIEF        1: Tri-stated                                                
 *                                                                            
 *                                                                            
 *                                                                            
 *               0: Not Tri-stated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__REGLPTXGZ                 BITFIELD(21, 17)
#define DSI_PHY__REGISTER2__REGLPTXGZ__POS            17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__OVRRDULPMTX   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                    0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__OVRRDULPMTX               BITFIELD(16, 16)
#define DSI_PHY__REGISTER2__OVRRDULPMTX__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__REGULPMTX   
 *
 * @BRIEF        1: Transmit ULPM                                             
 *                                                                            
 *                                                                            
 *                                                                            
 *                                              0: Don't transmit ULPM - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__REGULPMTX                 BITFIELD(15, 11)
#define DSI_PHY__REGISTER2__REGULPMTX__POS            11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER2__REG_TCLKPREPARE   
 *
 * @BRIEF        D-PHY spec : 38ns - 95 ns                                    
 *                                                      Actual value seen 
 *               online  :                                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                   = REG_TCLKPREPARE  timer + analog delay & slew on LP 
 *               signals                                                      
 *                                                                            
 *                               = REG_TCLKPREPARE * DDR Clock Period  + [~25 
 *               ns -+ 5 ns)                                                  
 *                                                                            
 *                                                         PROGRAMMED VALUE  
 *               = ceil (65 ns / DDR Clock Period)                            
 *                                                                            
 *                                                                            
 *                               Default value is programmed for 400 MHz - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER2__REG_TCLKPREPARE           BITFIELD(7, 0)
#define DSI_PHY__REGISTER2__REG_TCLKPREPARE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER3__REG_TXTRIGGERESC3   
 *
 * @BRIEF        Transmitted pattern when REG_TXTRIGGERESC3 is asserted 
 *               (first bit transmitted to last bit transmitted).             
 *                                                                            
 *                                                                            
 *                                                             Default:  
 *               01100010 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC3         BITFIELD(31, 24)
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC3__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER3__REG_TXTRIGGERESC2   
 *
 * @BRIEF        Default:  01011101 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC2         BITFIELD(23, 16)
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC2__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER3__REG_TXTRIGGERESC1   
 *
 * @BRIEF        Default:  00100001 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC1         BITFIELD(15, 8)
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC1__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER3__REG_TXTRIGGERESC0   
 *
 * @BRIEF        Default:  10100000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC0         BITFIELD(7, 0)
#define DSI_PHY__REGISTER3__REG_TXTRIGGERESC0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER4__REG_RXTRIGGERESC3   
 *
 * @BRIEF        Received pattern for which REG_RXTRIGGERESC3 is asserted 
 *               (first bit transmitted to last bit transmitted).             
 *                                                                            
 *                                                                            
 *                                              Default:  01100010 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC3         BITFIELD(31, 24)
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC3__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER4__REG_RXTRIGGERESC2   
 *
 * @BRIEF        Default:  01011101 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC2         BITFIELD(23, 16)
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC2__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER4__REG_RXTRIGGERESC1   
 *
 * @BRIEF        Default:  00100001 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC1         BITFIELD(15, 8)
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC1__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER4__REG_RXTRIGGERESC0   
 *
 * @BRIEF        Default:  10100000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC0         BITFIELD(7, 0)
#define DSI_PHY__REGISTER4__REG_RXTRIGGERESC0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONETXBYTECLK   
 *
 * @BRIEF        RESETDONETXBYTECLK - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONETXBYTECLK        BITFIELD(31, 31)
#define DSI_PHY__REGISTER5__RESETDONETXBYTECLK__POS   31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONESCPCLK   
 *
 * @BRIEF        RESETDONESCPCLK - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONESCPCLK           BITFIELD(30, 30)
#define DSI_PHY__REGISTER5__RESETDONESCPCLK__POS      30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONEPWRCLK   
 *
 * @BRIEF        RESETDONEPWRCLK - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONEPWRCLK           BITFIELD(29, 29)
#define DSI_PHY__REGISTER5__RESETDONEPWRCLK__POS      29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONETXCLKESC4   
 *
 * @BRIEF        RESETDONETXCLKESC4 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC4        BITFIELD(28, 28)
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC4__POS   28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONETXCLKESC3   
 *
 * @BRIEF        RESETDONETXCLKESC3 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC3        BITFIELD(27, 27)
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC3__POS   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONETXCLKESC2   
 *
 * @BRIEF        RESETDONETXCLKESC2 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC2        BITFIELD(26, 26)
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC2__POS   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONETXCLKESC1   
 *
 * @BRIEF        RESETDONETXCLKESC1 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC1        BITFIELD(25, 25)
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC1__POS   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER5__RESETDONETXCLKESC0   
 *
 * @BRIEF        RESETDONETXCLKESC0 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC0        BITFIELD(24, 24)
#define DSI_PHY__REGISTER5__RESETDONETXCLKESC0__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__OVRRDHSTXEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                          
 *               0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__OVRRDHSTXEN               BITFIELD(31, 31)
#define DSI_PHY__REGISTER6__OVRRDHSTXEN__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__REGHSTXEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                                                    0: 
 *               Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__REGHSTXEN                 BITFIELD(30, 26)
#define DSI_PHY__REGISTER6__REGHSTXEN__POS            26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__OVRRDHSTXTERMEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                          
 *               0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__OVRRDHSTXTERMEN           BITFIELD(25, 25)
#define DSI_PHY__REGISTER6__OVRRDHSTXTERMEN__POS      25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__REGHSTXTERMEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                                                    0: 
 *               Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__REGHSTXTERMEN             BITFIELD(24, 20)
#define DSI_PHY__REGISTER6__REGHSTXTERMEN__POS        20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__OVRRDCLKLANEADDR   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                          
 *               0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__OVRRDCLKLANEADDR          BITFIELD(19, 19)
#define DSI_PHY__REGISTER6__OVRRDCLKLANEADDR__POS     19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__REGCLKLANEADDR   
 *
 * @BRIEF        001: Lane0 -> clock lane                                     
 *                                                                            
 *                                                                            
 *                                         010: Lane1-> clock lane            
 *                                                                            
 *                                                                            
 *                                                                            
 *                     011: Lane2 -> clock lane                               
 *                                                                            
 *                                                                            
 *                                                 101: Lane3 -> clock lane 
 *               Other states are reserved.                                   
 *                                                                         
 *               Default: 001 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__REGCLKLANEADDR            BITFIELD(18, 16)
#define DSI_PHY__REGISTER6__REGCLKLANEADDR__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__OVRRDDEEMPDISABLE   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                                            
 *                                                                            
 *                                                                     0: 
 *               Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__OVRRDDEEMPDISABLE         BITFIELD(15, 15)
#define DSI_PHY__REGISTER6__OVRRDDEEMPDISABLE__POS    15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__REGDEEMPDISABLE   
 *
 * @BRIEF        1:Disable De-emphasis                                        
 *                                                                            
 *                                                                            
 *                                                  0:Enable De-emphasis - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__REGDEEMPDISABLE           BITFIELD(14, 10)
#define DSI_PHY__REGISTER6__REGDEEMPDISABLE__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__OVRRDLPTXEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                          
 *               0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__OVRRDLPTXEN               BITFIELD(9, 9)
#define DSI_PHY__REGISTER6__OVRRDLPTXEN__POS          9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__REGLPTXEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                                                    0: 
 *               Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__REGLPTXEN                 BITFIELD(8, 4)
#define DSI_PHY__REGISTER6__REGLPTXEN__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__BYPASSCOMPFILT   
 *
 * @BRIEF        1 : Bypass LP-RX and LP-CD with fast buffers                 
 *                                                                            
 *                                                                            
 *                                     0 : Do not bypass - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__BYPASSCOMPFILT            BITFIELD(1, 1)
#define DSI_PHY__REGISTER6__BYPASSCOMPFILT__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER6__BYPASSCOMP   
 *
 * @BRIEF        1 : Bypass LP-RX and LP-CD comparator with fast buffers      
 *                                                                            
 *                                                                            
 *                        0 : Do not bypass - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER6__BYPASSCOMP                BITFIELD(0, 0)
#define DSI_PHY__REGISTER6__BYPASSCOMP__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDLPRXEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDLPRXEN               BITFIELD(31, 31)
#define DSI_PHY__REGISTER7__OVRRDLPRXEN__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGLPRXEN   
 *
 * @BRIEF        1:Enable                                                     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                             0:Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGLPRXEN                 BITFIELD(30, 26)
#define DSI_PHY__REGISTER7__REGLPRXEN__POS            26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDLPCDEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDLPCDEN               BITFIELD(25, 25)
#define DSI_PHY__REGISTER7__OVRRDLPCDEN__POS          25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGLPCDEN   
 *
 * @BRIEF        1:Enable                                                     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                             0:Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGLPCDEN                 BITFIELD(24, 20)
#define DSI_PHY__REGISTER7__REGLPCDEN__POS            20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDULPRXEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDULPRXEN              BITFIELD(19, 19)
#define DSI_PHY__REGISTER7__OVRRDULPRXEN__POS         19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGULPRXEN   
 *
 * @BRIEF        1:Enable                                                     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                             0:Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGULPRXEN                BITFIELD(18, 14)
#define DSI_PHY__REGISTER7__REGULPRXEN__POS           14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDLDOVDDTRACKING   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDLDOVDDTRACKING       BITFIELD(13, 13)
#define DSI_PHY__REGISTER7__OVRRDLDOVDDTRACKING__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGLDOVDDTRACKING   
 *
 * @BRIEF        1: Enable LDO tracking VDD                                   
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                      0: 
 *               Disable(default) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGLDOVDDTRACKING         BITFIELD(12, 12)
#define DSI_PHY__REGISTER7__REGLDOVDDTRACKING__POS    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDHSLDOOBSERVE   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDHSLDOOBSERVE         BITFIELD(11, 11)
#define DSI_PHY__REGISTER7__OVRRDHSLDOOBSERVE__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGHSLDOOBSERVE   
 *
 * @BRIEF        1: Enable HS LDO observe                                     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                       0: 
 *               Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGHSLDOOBSERVE           BITFIELD(10, 10)
#define DSI_PHY__REGISTER7__REGHSLDOOBSERVE__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDBIASGENTRIMMODE   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDBIASGENTRIMMODE      BITFIELD(9, 9)
#define DSI_PHY__REGISTER7__OVRRDBIASGENTRIMMODE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGBIASGENTRIMMODE   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                      0: 
 *               Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGBIASGENTRIMMODE        BITFIELD(8, 8)
#define DSI_PHY__REGISTER7__REGBIASGENTRIMMODE__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__OVRRDHSTXCOREEN   
 *
 * @BRIEF        1: Override with register                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                         0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__OVRRDHSTXCOREEN           BITFIELD(7, 7)
#define DSI_PHY__REGISTER7__OVRRDHSTXCOREEN__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER7__REGHSTXCOREEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                    0: Disable(default) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER7__REGHSTXCOREEN             BITFIELD(6, 2)
#define DSI_PHY__REGISTER7__REGHSTXCOREEN__POS        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER8__RESERVED   
 *
 * @BRIEF        Reserved - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER8__RESERVED                  BITFIELD(31, 12)
#define DSI_PHY__REGISTER8__RESERVED__POS             12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER8__OVRRDHSTXTERMRES   
 *
 * @BRIEF        1: Override EFUSE bits                                       
 *                                                                            
 *                                                                            
 *                                                                            
 *                          0: Use EFUSE bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER8__OVRRDHSTXTERMRES          BITFIELD(11, 11)
#define DSI_PHY__REGISTER8__OVRRDHSTXTERMRES__POS     11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER8__REGHSTXTERMRES   
 *
 * @BRIEF        11111: Max resistance                                        
 *                                                                            
 *                                                                            
 *                                                                  10000: 
 *               Nominal resistance                                           
 *                                                                            
 *                                                                            
 *                                                                            
 *                                    00000: Min resistance - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER8__REGHSTXTERMRES            BITFIELD(10, 6)
#define DSI_PHY__REGISTER8__REGHSTXTERMRES__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER8__OVRRDEFUSEBIASGEN   
 *
 * @BRIEF        1: Override EFUSE bits                                       
 *                                                                            
 *                                                                    0: Use 
 *               EFUSE bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER8__OVRRDEFUSEBIASGEN         BITFIELD(5, 5)
#define DSI_PHY__REGISTER8__OVRRDEFUSEBIASGEN__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER8__BIASGENCODE   
 *
 * @BRIEF        11111: Min current                                           
 *                                                                   10000: 
 *               Nominal current                                              
 *                                                                            
 *                                00000: Max current - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER8__BIASGENCODE               BITFIELD(4, 0)
#define DSI_PHY__REGISTER8__BIASGENCODE__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__OVRRDPOLARITY   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                                            
 *                                                                            
 *                                                                  0: 
 *               Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__OVRRDPOLARITY             BITFIELD(31, 31)
#define DSI_PHY__REGISTER9__OVRRDPOLARITY__POS        31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGPOLARITY3TO0   
 *
 * @BRIEF        1: DX=DN, DY=DP                                              
 *                                                                            
 *                                                                            
 *                                                                            
 *                             0: DX=DP, DY=DN - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGPOLARITY3TO0           BITFIELD(30, 26)
#define DSI_PHY__REGISTER9__REGPOLARITY3TO0__POS      26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__OVRRDBIASGENEN   
 *
 * @BRIEF        1: Override with Register bit                                
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                       0 : 
 *               Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__OVRRDBIASGENEN            BITFIELD(24, 24)
#define DSI_PHY__REGISTER9__OVRRDBIASGENEN__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGBIASGENEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                                      0: Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGBIASGENEN              BITFIELD(23, 23)
#define DSI_PHY__REGISTER9__REGBIASGENEN__POS         23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__OVRRDBANDGAPEN   
 *
 * @BRIEF        1: Override with Register bit                                
 *                                                                            
 *                                                                            
 *                                                           0: Default - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__OVRRDBANDGAPEN            BITFIELD(22, 22)
#define DSI_PHY__REGISTER9__OVRRDBANDGAPEN__POS       22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGBANDGAPEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                                                            
 *                               0: Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGBANDGAPEN              BITFIELD(21, 21)
#define DSI_PHY__REGISTER9__REGBANDGAPEN__POS         21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__ENBIASGENCURROUT   
 *
 * @BRIEF        1: Enable biasgen current (10uA) brought out.                
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                               0: Biasgen 
 *               current is not brought out.(Note this testmode will be used 
 *               only in testchips. Not expected to be used in SOC) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__ENBIASGENCURROUT          BITFIELD(20, 20)
#define DSI_PHY__REGISTER9__ENBIASGENCURROUT__POS     20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__ENLDOVOLTAGECONTROL   
 *
 * @BRIEF        1: Control LDO output voltage through register bits.         
 *                                                                            
 *                                                                            
 *                                                                            
 *               0: Set LDO voltage to default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__ENLDOVOLTAGECONTROL       BITFIELD(19, 19)
#define DSI_PHY__REGISTER9__ENLDOVOLTAGECONTROL__POS  19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGLDOVOLTAGE   
 *
 * @BRIEF        1111: Maximum voltage                                        
 *                                                                            
 *                                  0000: Minimum voltage                     
 *                                                                            
 *                                                                            
 *                                                 Default: 0100 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGLDOVOLTAGE             BITFIELD(18, 15)
#define DSI_PHY__REGISTER9__REGLDOVOLTAGE__POS        15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__ENBIASGENCONTROL   
 *
 * @BRIEF        1: Control Bias current through register bits.               
 *                                                                            
 *                                                                            
 *                                                                            
 *                                       0: Set bias current to default. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__ENBIASGENCONTROL          BITFIELD(14, 14)
#define DSI_PHY__REGISTER9__ENBIASGENCONTROL__POS     14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGBIASGENTESTMODES   
 *
 * @BRIEF        Default: 00 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGBIASGENTESTMODES       BITFIELD(13, 12)
#define DSI_PHY__REGISTER9__REGBIASGENTESTMODES__POS  12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__ENVREGCONTROL   
 *
 * @BRIEF        1: Enable control.                                           
 *                                                                            
 *                                                                            
 *                                                                    0: Use 
 *               default current - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__ENVREGCONTROL             BITFIELD(11, 11)
#define DSI_PHY__REGISTER9__ENVREGCONTROL__POS        11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGVREGLOAD   
 *
 * @BRIEF        Default: 00 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGVREGLOAD               BITFIELD(10, 9)
#define DSI_PHY__REGISTER9__REGVREGLOAD__POS          9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGVREGBIASCURR   
 *
 * @BRIEF        Default: 00 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGVREGBIASCURR           BITFIELD(8, 7)
#define DSI_PHY__REGISTER9__REGVREGBIASCURR__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__ENLPTXIMPBYPASS   
 *
 * @BRIEF        1: LP-TX bypass controlled by register bit.                  
 *                                                                            
 *                                                                            
 *                                                                            
 *                          0: Default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__ENLPTXIMPBYPASS           BITFIELD(6, 6)
#define DSI_PHY__REGISTER9__ENLPTXIMPBYPASS__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGLPTXIMPBYPASS   
 *
 * @BRIEF        1: output impedance bypassed permanently                     
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                                            
 *                                                  0: output impedance not 
 *               bypassed at all - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGLPTXIMPBYPASS          BITFIELD(5, 5)
#define DSI_PHY__REGISTER9__REGLPTXIMPBYPASS__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__OVRRDCLKIN4DDRSIGNALS   
 *
 * @BRIEF        1: Override signals with register settings                   
 *                                                                            
 *                                                            0: Default - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__OVRRDCLKIN4DDRSIGNALS     BITFIELD(4, 4)
#define DSI_PHY__REGISTER9__OVRRDCLKIN4DDRSIGNALS__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGBYPASSEN   
 *
 * @BRIEF        BYPASSEN - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGBYPASSEN               BITFIELD(3, 3)
#define DSI_PHY__REGISTER9__REGBYPASSEN__POS          3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGCLKINEN   
 *
 * @BRIEF        CLKINEN - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGCLKINEN                BITFIELD(2, 2)
#define DSI_PHY__REGISTER9__REGCLKINEN__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGCLKIN4DDRGODDBAR   
 *
 * @BRIEF        CLKIN4DDRGOODBAR - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGCLKIN4DDRGODDBAR       BITFIELD(1, 1)
#define DSI_PHY__REGISTER9__REGCLKIN4DDRGODDBAR__POS  1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER9__REGBYPASSACKZ   
 *
 * @BRIEF        BYPASSACKZ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER9__REGBYPASSACKZ             BITFIELD(0, 0)
#define DSI_PHY__REGISTER9__REGBYPASSACKZ__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__LDOWAKEUPTIME   
 *
 * @BRIEF        00: 40us (default)                                           
 *                                                                            
 *                            01: 20us                                        
 *                                                                            
 *                                                 10:100us                   
 *                                                                            
 *                                                                            
 *                                              11:200us - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__LDOWAKEUPTIME            BITFIELD(31, 30)
#define DSI_PHY__REGISTER10__LDOWAKEUPTIME__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__LPPOWERUPTIME   
 *
 * @BRIEF        00: 1us (default)                                            
 *                                                                            
 *                   01: 1.25 us                                              
 *                                                          10:  1.5 us       
 *                                                                            
 *                                                                            
 *                                               11: 2us - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__LPPOWERUPTIME            BITFIELD(29, 28)
#define DSI_PHY__REGISTER10__LPPOWERUPTIME__POS       28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__ENLPTXSCPDAT   
 *
 * @BRIEF        1: LPTX Data Taken from register                             
 *                                                                            
 *                                 0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__ENLPTXSCPDAT             BITFIELD(27, 27)
#define DSI_PHY__REGISTER10__ENLPTXSCPDAT__POS        27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__REGLPTXSCPDAT4TO0DXDY   
 *
 * @BRIEF        26-17: Data for DX4,DY4,DX3,DY3, DX2,DY2, DX1,DY1, DX0,DY0 
 *               respectively - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__REGLPTXSCPDAT4TO0DXDY    BITFIELD(26, 17)
#define DSI_PHY__REGISTER10__REGLPTXSCPDAT4TO0DXDY__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__ENHSTXSCPDAT   
 *
 * @BRIEF        1: HS Data Taken from register                               
 *                                                                            
 *                                                                            
 *                                 0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__ENHSTXSCPDAT             BITFIELD(16, 16)
#define DSI_PHY__REGISTER10__ENHSTXSCPDAT__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__REGHSTXSCPDAT4TO0   
 *
 * @BRIEF        15-11: Data for D4, D3, D2, D1 and D0 respectively - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__REGHSTXSCPDAT4TO0        BITFIELD(15, 11)
#define DSI_PHY__REGISTER10__REGHSTXSCPDAT4TO0__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__OVRRDLDOEN   
 *
 * @BRIEF        1: Override with Register bit                                
 *                                                                            
 *                                       0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__OVRRDLDOEN               BITFIELD(10, 10)
#define DSI_PHY__REGISTER10__OVRRDLDOEN__POS          10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER10__REGLDOEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                 0: Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER10__REGLDOEN                 BITFIELD(9, 4)
#define DSI_PHY__REGISTER10__REGLDOEN__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER11__LOOPBACKDATABYTE3   
 *
 * @BRIEF        Fourth byte transmitted in loop-back mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE3        BITFIELD(31, 24)
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE3__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER11__LOOPBACKDATABYTE2   
 *
 * @BRIEF        Third byte transmitted in loop-back mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE2        BITFIELD(23, 16)
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE2__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER11__LOOPBACKDATABYTE1   
 *
 * @BRIEF        Second byte transmitted in loop-back mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE1        BITFIELD(15, 8)
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE1__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER11__LOOPBACKDATABYTE0   
 *
 * @BRIEF        First byte transmitted in loop-back mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE0        BITFIELD(7, 0)
#define DSI_PHY__REGISTER11__LOOPBACKDATABYTE0__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER12__TCLKPRE   
 *
 * @BRIEF        TCLK-PRE used in loop-back mode - in number of DDR 
 *               clocksDefault: 4 DDRCLK cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER12__TCLKPRE                  BITFIELD(31, 24)
#define DSI_PHY__REGISTER12__TCLKPRE__POS             24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER12__TCLKPOST   
 *
 * @BRIEF        TCLK-POST used in loop-back mode - in number of DDR 
 *               clocksDefault: 50 DDRCLK cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER12__TCLKPOST                 BITFIELD(23, 16)
#define DSI_PHY__REGISTER12__TCLKPOST__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER12__OVRRDLANEENABLE   
 *
 * @BRIEF        Default: 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER12__OVRRDLANEENABLE          BITFIELD(15, 15)
#define DSI_PHY__REGISTER12__OVRRDLANEENABLE__POS     15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER12__REGLANEENABLE   
 *
 * @BRIEF        Default: 00000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER12__REGLANEENABLE            BITFIELD(14, 10)
#define DSI_PHY__REGISTER12__REGLANEENABLE__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER12__BGTRIMBITS   
 *
 * @BRIEF        Maximum: 100000                                              
 *                                                                Minimum:  
 *               011111                                                       
 *                                                                            
 *                                     Default: 000000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER12__BGTRIMBITS               BITFIELD(7, 0)
#define DSI_PHY__REGISTER12__BGTRIMBITS__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER13__ANALOGTESTMODES   
 *
 * @BRIEF        Default:0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER13__ANALOGTESTMODES          BITFIELD(31, 8)
#define DSI_PHY__REGISTER13__ANALOGTESTMODES__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__OVRRDBGCONTROL   
 *
 * @BRIEF        1: Override bandgap control bits with register value         
 *                                                                            
 *                       0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__OVRRDBGCONTROL           BITFIELD(31, 31)
#define DSI_PHY__REGISTER14__OVRRDBGCONTROL__POS      31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__REGBGCONTROL   
 *
 * @BRIEF        Default: 01111100 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__REGBGCONTROL             BITFIELD(30, 23)
#define DSI_PHY__REGISTER14__REGBGCONTROL__POS        23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__OVRRDHSDELAYCALIBEN   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                                            
 *                          0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__OVRRDHSDELAYCALIBEN      BITFIELD(22, 22)
#define DSI_PHY__REGISTER14__OVRRDHSDELAYCALIBEN__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__REGHSDELAYCALIBEN   
 *
 * @BRIEF        1: Enable                                                    
 *                                                                            
 *                                                                            
 *                                    0: Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__REGHSDELAYCALIBEN        BITFIELD(21, 21)
#define DSI_PHY__REGISTER14__REGHSDELAYCALIBEN__POS   21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__OVRRDHSDELAYCALIBCLRZ   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                                            
 *                     0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__OVRRDHSDELAYCALIBCLRZ    BITFIELD(20, 20)
#define DSI_PHY__REGISTER14__OVRRDHSDELAYCALIBCLRZ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__REGHSDELAYCALIBCLRZ   
 *
 * @BRIEF        1: Clrz disabled(default)                                    
 *                                                                            
 *                             0. Clrz enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__REGHSDELAYCALIBCLRZ      BITFIELD(19, 19)
#define DSI_PHY__REGISTER14__REGHSDELAYCALIBCLRZ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__OVRRDHSTXDELAYMASTERCTRL   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                                            
 *                                                0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__OVRRDHSTXDELAYMASTERCTRL BITFIELD(18, 18)
#define DSI_PHY__REGISTER14__OVRRDHSTXDELAYMASTERCTRL__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__REGHSTXDELAYMASTERCTRL   
 *
 * @BRIEF        Default: 0000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__REGHSTXDELAYMASTERCTRL   BITFIELD(17, 14)
#define DSI_PHY__REGISTER14__REGHSTXDELAYMASTERCTRL__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__LPCDSAMPLEOUTEN   
 *
 * @BRIEF        1: Enable sampled data to be brought out on WPO pins.        
 *                                                                            
 *                                                   0: Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__LPCDSAMPLEOUTEN          BITFIELD(13, 13)
#define DSI_PHY__REGISTER14__LPCDSAMPLEOUTEN__POS     13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__LPRXSAMPLEOUTEN   
 *
 * @BRIEF        1: Enable sampled data to be brought out on WPO pins.        
 *                                                                            
 *                                                                            
 *                   0: Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__LPRXSAMPLEOUTEN          BITFIELD(12, 12)
#define DSI_PHY__REGISTER14__LPRXSAMPLEOUTEN__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__OVRRDEFUSEBG   
 *
 * @BRIEF        1: Override EFUSE bits                                       
 *                                                                0: Use 
 *               EFUSE bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__OVRRDEFUSEBG             BITFIELD(11, 11)
#define DSI_PHY__REGISTER14__OVRRDEFUSEBG__POS        11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__OVRRDHSTXDELAYSLAVECTRL   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                             0: Default - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__OVRRDHSTXDELAYSLAVECTRL  BITFIELD(10, 10)
#define DSI_PHY__REGISTER14__OVRRDHSTXDELAYSLAVECTRL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER14__REGHSTXDELAYSLAVECTRL   
 *
 * @BRIEF        Default: 0000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER14__REGHSTXDELAYSLAVECTRL    BITFIELD(9, 6)
#define DSI_PHY__REGISTER14__REGHSTXDELAYSLAVECTRL__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15__OVRRDLDOHIZEN   
 *
 * @BRIEF        1: Override with register bit                                
 *                                                                            
 *                                                0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15__OVRRDLDOHIZEN            BITFIELD(31, 31)
#define DSI_PHY__REGISTER15__OVRRDLDOHIZEN__POS       31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15__REGLDOHIZEN   
 *
 * @BRIEF        1: LDO in Hiz Mode                                           
 *                                                                            
 *                                 0: LDO not in Hiz mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15__REGLDOHIZEN              BITFIELD(30, 25)
#define DSI_PHY__REGISTER15__REGLDOHIZEN__POS         25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15__REG_THSTXEN   
 *
 * @BRIEF        REG_THSTXEN is timing parameter for HSTXEN deassertion 
 *               staggering.                                                  
 *                                                                            
 *                                                          staggered time = 
 *               REG_THSTXEN * (4 * Reg_Tlpxby2)                              
 *                                                                            
 *                             Default : 1010    1000 ns                      
 *                                                                            
 *                                                                            
 *                                  0000 : Reserved                           
 *                        - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15__REG_THSTXEN              BITFIELD(24, 21)
#define DSI_PHY__REGISTER15__REG_THSTXEN__POS         21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15__NOTRANSITIONDISABLE   
 *
 * @BRIEF        1: NoTransition disabled                                     
 *                                                                            
 *                                                         0: NoTransition 
 *               controlled by FSM                                            
 *                                                                            
 *                                                                     
 *               Default: 00000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15__NOTRANSITIONDISABLE      BITFIELD(8, 4)
#define DSI_PHY__REGISTER15__NOTRANSITIONDISABLE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15__OVRRDNOTRANSITIONCTRL   
 *
 * @BRIEF        1: Override with register bits                               
 *                                                                            
 *                                                     0: Default - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15__OVRRDNOTRANSITIONCTRL    BITFIELD(3, 3)
#define DSI_PHY__REGISTER15__OVRRDNOTRANSITIONCTRL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DSI_PHY__REGISTER15__REGNOTRANSITIONCTRL   
 *
 * @BRIEF        Default: 011 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DSI_PHY__REGISTER15__REGNOTRANSITIONCTRL      BITFIELD(2, 0)
#define DSI_PHY__REGISTER15__REGNOTRANSITIONCTRL__POS 0

    /* 
     * List of register bitfields values for component DSI_PHY
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __DSI_PHY_CRED_H 
                                                            */
