#include "./../simulator.hpp"

// =====================================================================
processor_t::processor_t()
{
	this->stall_full_FetchBuffer = 0;
	this->stall_wrong_branch = 0;
	//=============
	//Statistics Decode
	//=============
	this->stall_full_DecodeBuffer = 0;
	//=============
	//Statistics Rename
	//=============
	this->registerWrite = 0;
	this->stall_full_MOB_Read = 0;
	this->stall_full_MOB_Write = 0;
	this->stall_full_ROB = 0;

	//=============
	//Statistics Dispatch
	//=============
	this->stall_empty_RS = 0;
	//=============
	//Statistics Execute
	//=============
	this->stat_disambiguation_read_false_positive = 0;
	this->stat_disambiguation_write_false_positive = 0;
	this->stat_address_to_address = 0;
	this->times_reach_parallel_requests_read = 0;
	this->times_reach_parallel_requests_write = 0;
	this->instruction_per_cycle = 0;
	this->ended_cycle = 0;
	this->mem_req_wait_cycles = 0;
	this->core_ram_request_wait_cycles = 0;
	this->core_ram_requests = 0;
	//=============
	//Statistics Commit
	//=============
	this->stat_inst_int_alu_completed = 0;
	this->stat_inst_mul_alu_completed = 0;
	this->stat_inst_div_alu_completed = 0;
	this->stat_inst_int_fp_completed = 0;
	this->stat_inst_mul_fp_completed = 0;
	this->stat_inst_div_fp_completed = 0;
	this->stat_inst_hive_completed = 0;
	this->stat_inst_vima_completed = 0;
	this->stat_inst_nop_completed = 0;
	this->stat_inst_load_completed = 0;
	this->stat_inst_store_completed = 0;
	this->stat_inst_branch_completed = 0;
	this->stat_inst_other_completed = 0;

	this->HAS_HIVE = 0;
	this->HAS_VIMA = 0;

	this->FETCH_WIDTH = 0;
	this->DECODE_WIDTH = 0;
	this->RENAME_WIDTH = 0;
	this->DISPATCH_WIDTH = 0;
	this->EXECUTE_WIDTH = 0;
	this->COMMIT_WIDTH = 0;

	this->FETCH_LATENCY = 0;
	this->DECODE_LATENCY = 0;
	this->RENAME_LATENCY = 0;
	this->DISPATCH_LATENCY = 0;
	this->EXECUTE_LATENCY = 0;
	this->COMMIT_LATENCY = 0;

	this->LATENCY_INTEGER_ALU = 0;
	this->WAIT_NEXT_INT_ALU = 0;
	this->INTEGER_ALU = 0;

	this->LATENCY_BRANCH = 0;

	// INTEGER MUL
	this->LATENCY_INTEGER_MUL = 0;
	this->WAIT_NEXT_INT_MUL = 0;
	this->INTEGER_MUL = 0;
	// INTEGER DIV
	this->LATENCY_INTEGER_DIV = 0;
	this->WAIT_NEXT_INT_DIV = 0;
	this->INTEGER_DIV = 0;

	this->QTDE_INTEGER_FU = 0;

	//FP ULAS LATENCY
	// FLOATING POINT DIV
	this->LATENCY_FP_DIV = 0;
	this->WAIT_NEXT_FP_DIV = 0;
	this->FP_DIV = 0;
	// FLOATING POINT MUL
	this->LATENCY_FP_MUL = 0;
	this->WAIT_NEXT_FP_MUL = 0;
	this->FP_MUL = 0;
	// FLOATING POINT ALU
	this->LATENCY_FP_ALU = 0;
	this->WAIT_NEXT_FP_ALU = 0;
	this->FP_ALU = 0;

	this->QTDE_FP_FU = 0;

	this->PARALLEL_LOADS = 0;
	this->PARALLEL_STORES = 0;

	// ======================
	///UNIFIED FUS

	// PROCESSOR BUFFERS SIZE
	this->FETCH_BUFFER = 0;
	this->DECODE_BUFFER = 0;
	this->RAT_SIZE = 0;
	this->ROB_SIZE = 0;
	this->UNIFIED_RS = 0;
	this->UOPS_LINK_REGISTER = 0;
	//MOB
	this->MOB_READ = 0;
	this->MOB_WRITE = 0;
	this->MOB_HIVE = 0;
	this->MOB_VIMA = 0;
	// =====================

	// =====================
	// MEMORY FU
	// =====================
	// Load Units
	this->LOAD_UNIT = 0;
	this->WAIT_NEXT_MEM_LOAD = 0;
	this->LATENCY_MEM_LOAD = 0;
	// Store Units
	this->STORE_UNIT = 0;
	this->WAIT_NEXT_MEM_STORE = 0;
	this->LATENCY_MEM_STORE = 0;
	// HIVE Units
	this->HIVE_UNIT = 0;
	this->WAIT_NEXT_MEM_HIVE = 0;
	this->LATENCY_MEM_HIVE = 0;
	// VIMA Units
	this->VIMA_UNIT = 0;
	this->WAIT_NEXT_MEM_VIMA = 0;
	this->LATENCY_MEM_VIMA = 0;

	this->QTDE_MEMORY_FU = 0;

	this->VIMA_EXCEPT = 0;

	//this->KILO = 1024 = 0;
	//this->MEGA = KILO*KILO = 0;

	this->LINE_SIZE = 0;
	this->DATA_CACHES = 0;
	this->DATA_SIZE = NULL;
	this->DATA_ASSOCIATIVITY = NULL;
	this->DATA_LATENCY = NULL;
	this->DATA_SETS = NULL;
	this->DATA_LEVEL = NULL;
	// I$
	this->INST_SIZE = NULL;
	this->INST_ASSOCIATIVITY = NULL;
	this->INST_LATENCY = NULL;
	this->INST_SETS = NULL;
	this->INST_LEVEL = NULL;
	// I$
	this->INSTRUCTION_CACHES = 0;
	this->RAM_LATENCY = 0;
	this->PARALLEL_LIM_ACTIVE = 0;
	this->MAX_PARALLEL_REQUESTS_CORE = 0;

	this->PREFETCHER_ACTIVE = 0;

	this->DISAMBIGUATION_ENABLED = 0;

	/*this->DEBUG = 0;
	this->PROCESSOR_DEBUG = 0;
	this->FETCH_DEBUG = 0;
	this->DECODE_DEBUG = 0;
	this->RENAME_DEBUG = 0;
	this->DISPATCH_DEBUG = 0;
	this->EXECUTE_DEBUG = 0;
	this->HIVE_DEBUG = 0;
	this->VIMA_DEBUGG = 0;
	this->COMMIT_DEBUG = 0;*/

	this->WAIT_CYCLE = 0;

	this->memory_read_executed = 0;
	this->memory_write_executed = 0;
	this->memory_vima_executed = 0;
	this->memory_hive_executed = 0;

	//Setting Pointers to NULL
	// ========OLDEST MEMORY OPERATIONS POINTER======
	this->oldest_read_to_send = NULL;
	this->oldest_write_to_send = NULL;
	this->oldest_hive_to_send = NULL;
	this->oldest_vima_to_send = NULL;
	// ========MOB======
	this->memory_order_buffer_read = NULL;
	this->memory_order_buffer_write = NULL;
	this->memory_order_buffer_hive = NULL;
	this->memory_order_buffer_vima = NULL;

	this->memory_order_buffer_read_start = 0;
	this->memory_order_buffer_read_used = 0;
	this->memory_order_buffer_read_end = 0;
	this->memory_order_buffer_write_start = 0;
	this->memory_order_buffer_write_used = 0;
	this->memory_order_buffer_write_end = 0;
	this->memory_order_buffer_hive_start = 0;
	this->memory_order_buffer_hive_used = 0;
	this->memory_order_buffer_hive_end = 0;
	this->memory_order_buffer_vima_start = 0;
	this->memory_order_buffer_vima_used = 0;
	this->memory_order_buffer_vima_end = 0;
	//=========DESAMBIGUATION ============
	this->disambiguator = NULL;
	// ==========RAT======
	this->register_alias_table = NULL;
	// ==========ROB========
	this->reorderBuffer.reorderBuffer = NULL;

}

processor_t::~processor_t()
{
	for (size_t i = 0; i < MOB_READ; i++)
	{
		utils_t::template_delete_array(this->memory_order_buffer_read[i].mem_deps_ptr_array);
	}

	for (size_t i = 0; i < MOB_WRITE; i++)
	{
		utils_t::template_delete_array(this->memory_order_buffer_write[i].mem_deps_ptr_array);
	}

	if (this->get_HAS_HIVE())
	{
		for (size_t i = 0; i < MOB_HIVE; i++)
		{
			utils_t::template_delete_array(this->memory_order_buffer_hive[i].mem_deps_ptr_array);
		}
	}

	if (this->get_HAS_VIMA())
	{
		for (size_t i = 0; i < MOB_VIMA; i++)
		{
			utils_t::template_delete_array(this->memory_order_buffer_vima[i].mem_deps_ptr_array);
		}
	}

	//Memory structures
	utils_t::template_delete_array(this->memory_order_buffer_read);
	utils_t::template_delete_array(this->memory_order_buffer_write);
	utils_t::template_delete_array(this->memory_order_buffer_hive);
	utils_t::template_delete_array(this->memory_order_buffer_vima);

	utils_t::template_delete_variable(this->disambiguator);
	//auxiliar var to maintain status oldest instruction
	utils_t::template_delete_variable(this->oldest_read_to_send);
	utils_t::template_delete_variable(this->oldest_write_to_send);
	utils_t::template_delete_variable(this->oldest_hive_to_send);
	utils_t::template_delete_variable(this->oldest_vima_to_send);

	//deleting deps array rob
	for (size_t i = 0; i < ROB_SIZE; i++)
	{
		utils_t::template_delete_array(this->reorderBuffer.reorderBuffer[i].reg_deps_ptr_array[0]);
	}
	// deleting rob
	utils_t::template_delete_array(this->reorderBuffer.reorderBuffer);

	//delete RAT
	utils_t::template_delete_array(this->register_alias_table);

	delete[] this->total_latency;
	delete[] this->total_operations;
	delete[] this->min_wait_operations;
	delete[] this->max_wait_operations;
}

uint32_t processor_t::get_cache_list(cacheId_t cache_type, libconfig::Setting &cfg_cache_defs, uint32_t *ASSOCIATIVITY, uint32_t *LATENCY, uint32_t *SIZE, uint32_t *SETS, uint32_t *LEVEL)
{
	const char *string_cache_type;
	if (cache_type == 0)
	{
		string_cache_type = "INSTRUCTION";
	}
	else
	{
		string_cache_type = "DATA";
	}

	// Get the list of caches
	libconfig::Setting &cfg_caches = cfg_cache_defs[string_cache_type];
	uint32_t N_CACHES = cfg_caches.getLength();

	ASSOCIATIVITY = new uint32_t[N_CACHES]();
	LATENCY = new uint32_t[N_CACHES]();
	SIZE = new uint32_t[N_CACHES]();
	SETS = new uint32_t[N_CACHES]();
	LEVEL = new uint32_t[N_CACHES]();

	// Get information of each instruction cache
	for (uint32_t i = 0; i < N_CACHES; i++)
	{
		libconfig::Setting &cfg_cache = cfg_caches[i];
		try
		{
			ASSOCIATIVITY[i] = cfg_cache["ASSOCIATIVITY"];
			LATENCY[i] = cfg_cache["LATENCY"];
			SIZE[i] = cfg_cache["SIZE"];
			SETS[i] = ((SIZE[i] / LINE_SIZE) / ASSOCIATIVITY[i]);
			LEVEL[i] = cfg_cache["LEVEL"];
		}
		catch (libconfig::SettingNotFoundException const &nfex)
		{
			ERROR_PRINTF("MISSING CACHE PARAMETERS");
		}
		catch (libconfig::SettingTypeException const &tex)
		{
			ERROR_PRINTF("WRONG TYPE CACHE PARAMETERS");
		}
	}

	delete[] ASSOCIATIVITY;
	delete[] LATENCY;
	delete[] SIZE;
	delete[] SETS;
	delete[] LEVEL;
	return N_CACHES;
}

// =====================================================================
void processor_t::allocate()
{
	libconfig::Setting &cfg_root = orcs_engine.configuration->getConfig();

	// Processor defaults
	libconfig::Setting &cfg_processor = cfg_root["PROCESSOR"][0];

	if (cfg_root.exists("VIMA_CONTROLLER"))
	{
		libconfig::Setting &cfg_vima = cfg_root["VIMA_CONTROLLER"];

		set_HAS_VIMA(1);
		set_MOB_VIMA(cfg_processor["MOB_VIMA"]);
		ORCS_PRINTF("MOB_VIMA = %u\n", get_MOB_VIMA())
		set_VIMA_UNIT(cfg_processor["VIMA_UNIT"]);
		ORCS_PRINTF("VIMA_UNIT = %u\n", get_VIMA_UNIT())
		set_WAIT_NEXT_MEM_VIMA(cfg_processor["WAIT_NEXT_MEM_VIMA"]);
		ORCS_PRINTF("WAIT_NEXT_MEM_VIMA = %u\n", get_WAIT_NEXT_MEM_VIMA())
		set_LATENCY_MEM_VIMA(cfg_processor["LATENCY_MEM_VIMA"]);
		ORCS_PRINTF("LATENCY_MEM_VIMA = %u\n", get_LATENCY_MEM_VIMA())
		if (cfg_vima.exists("VIMA_EXCEPT"))
			set_VIMA_EXCEPT(cfg_vima["VIMA_EXCEPT"]);
		else
			set_VIMA_EXCEPT(0);
	}
	else
		set_HAS_VIMA(0);

	set_HAS_HIVE(cfg_processor["HAS_HIVE"]);

	set_FETCH_WIDTH(cfg_processor["FETCH_WIDTH"]);
	set_DECODE_WIDTH(cfg_processor["DECODE_WIDTH"]);
	set_RENAME_WIDTH(cfg_processor["RENAME_WIDTH"]);
	set_DISPATCH_WIDTH(cfg_processor["DISPATCH_WIDTH"]);
	set_EXECUTE_WIDTH(cfg_processor["EXECUTE_WIDTH"]);
	set_COMMIT_WIDTH(cfg_processor["COMMIT_WIDTH"]);

	set_FETCH_LATENCY(cfg_processor["FETCH_LATENCY"]);
	set_DECODE_LATENCY(cfg_processor["DECODE_LATENCY"]);
	set_RENAME_LATENCY(cfg_processor["RENAME_LATENCY"]);
	set_DISPATCH_LATENCY(cfg_processor["DISPATCH_LATENCY"]);
	set_EXECUTE_LATENCY(cfg_processor["EXECUTE_LATENCY"]);
	set_COMMIT_LATENCY(cfg_processor["COMMIT_LATENCY"]);

	set_LATENCY_INTEGER_ALU(cfg_processor["LATENCY_INTEGER_ALU"]);
	set_WAIT_NEXT_INT_ALU(cfg_processor["WAIT_NEXT_INT_ALU"]);
	set_INTEGER_ALU(cfg_processor["INTEGER_ALU"]);

	set_LATENCY_BRANCH(cfg_processor["LATENCY_BRANCH"]);

	set_LATENCY_INTEGER_MUL(cfg_processor["LATENCY_INTEGER_MUL"]);
	set_WAIT_NEXT_INT_MUL(cfg_processor["WAIT_NEXT_INT_MUL"]);
	set_INTEGER_MUL(cfg_processor["INTEGER_MUL"]);

	set_LATENCY_INTEGER_DIV(cfg_processor["LATENCY_INTEGER_DIV"]);
	set_WAIT_NEXT_INT_DIV(cfg_processor["WAIT_NEXT_INT_DIV"]);
	set_INTEGER_DIV(cfg_processor["INTEGER_DIV"]);

	set_QTDE_INTEGER_FU(INTEGER_ALU+INTEGER_MUL+INTEGER_DIV);

	set_LATENCY_FP_DIV(cfg_processor["LATENCY_FP_DIV"]);
	set_WAIT_NEXT_FP_DIV(cfg_processor["WAIT_NEXT_FP_DIV"]);
	set_FP_DIV(cfg_processor["FP_DIV"]);

	set_LATENCY_FP_MUL(cfg_processor["LATENCY_FP_MUL"]);
	set_WAIT_NEXT_FP_MUL(cfg_processor["WAIT_NEXT_FP_MUL"]);
	set_FP_MUL(cfg_processor["FP_MUL"]);

	set_LATENCY_FP_ALU(cfg_processor["LATENCY_FP_ALU"]);
	set_WAIT_NEXT_FP_ALU(cfg_processor["WAIT_NEXT_FP_ALU"]);
	set_FP_ALU(cfg_processor["FP_ALU"]);

	set_QTDE_FP_FU(FP_ALU+FP_MUL+FP_DIV);

	set_PARALLEL_LOADS(cfg_processor["PARALLEL_LOADS"]);
	set_PARALLEL_STORES(cfg_processor["PARALLEL_STORES"]);

	set_FETCH_BUFFER(cfg_processor["FETCH_BUFFER"]);
	set_DECODE_BUFFER(cfg_processor["DECODE_BUFFER"]);
	set_RAT_SIZE(cfg_processor["RAT_SIZE"]);
	set_ROB_SIZE(cfg_processor["ROB_SIZE"]);
	set_UNIFIED_RS(cfg_processor["UNIFIED_RS"]);
	set_UOPS_LINK_REGISTER(get_RAT_SIZE() - 1);

	set_MOB_READ(cfg_processor["MOB_READ"]);
	set_MOB_WRITE(cfg_processor["MOB_WRITE"]);

	/*set_DEBUG(cfg_processor["DEBUG"]);
	set_PROCESSOR_DEBUG(cfg_processor["PROCESSOR_DEBUG"]);
	if (cfg_processor.exists ("MEMORY_DEBUG")) set_MEMORY_DEBUG (cfg_processor["MEMORY_DEBUG"]);
	else set_MEMORY_DEBUG (0);
	set_FETCH_DEBUG(cfg_processor["FETCH_DEBUG"]);
	set_DECODE_DEBUG(cfg_processor["DECODE_DEBUG"]);
	set_RENAME_DEBUG(cfg_processor["RENAME_DEBUG"]);
	set_DISPATCH_DEBUG(cfg_processor["DISPATCH_DEBUG"]);
	set_EXECUTE_DEBUG(cfg_processor["EXECUTE_DEBUG"]);
	set_COMMIT_DEBUG(cfg_processor["COMMIT_DEBUG"]);*/

	set_WAIT_CYCLE(cfg_processor["WAIT_CYCLE"]);
	// Load Units
	set_LOAD_UNIT(cfg_processor["LOAD_UNIT"]);
	set_WAIT_NEXT_MEM_LOAD(cfg_processor["WAIT_NEXT_MEM_LOAD"]);
	set_LATENCY_MEM_LOAD(cfg_processor["LATENCY_MEM_LOAD"]);
	// Store Units
	set_STORE_UNIT(cfg_processor["STORE_UNIT"]);
	set_WAIT_NEXT_MEM_STORE(cfg_processor["WAIT_NEXT_MEM_STORE"]);
	set_LATENCY_MEM_STORE(cfg_processor["LATENCY_MEM_STORE"]);

	if (get_HAS_HIVE())
	{
		set_MOB_HIVE(cfg_processor["MOB_HIVE"]);
		set_HIVE_UNIT(cfg_processor["HIVE_UNIT"]);
		set_WAIT_NEXT_MEM_HIVE(cfg_processor["WAIT_NEXT_MEM_HIVE"]);
		set_LATENCY_MEM_HIVE(cfg_processor["LATENCY_MEM_HIVE"]);
	}

	set_QTDE_MEMORY_FU(LOAD_UNIT + STORE_UNIT);
	if (get_HAS_HIVE())
		set_QTDE_MEMORY_FU(get_QTDE_MEMORY_FU() + HIVE_UNIT);
	if (get_HAS_VIMA())
		set_QTDE_MEMORY_FU(get_QTDE_MEMORY_FU() + VIMA_UNIT);

	set_DISAMBIGUATION_ENABLED(cfg_processor["DISAMBIGUATION_ENABLED"]);
	if (!strcmp(cfg_processor["DISAMBIGUATION_METHOD"], "HASHED"))
		this->DISAMBIGUATION_METHOD = DISAMBIGUATION_METHOD_HASHED;
	else if (!strcmp(cfg_processor["DISAMBIGUATION_METHOD"], "PERFECT"))
		this->DISAMBIGUATION_METHOD = DISAMBIGUATION_METHOD_PERFECT;

	// Cache memory defaults
	libconfig::Setting &cfg_cache_mem = cfg_root["CACHE_MEMORY"];
	set_LINE_SIZE(cfg_cache_mem["CONFIG"]["LINE_SIZE"]);

	uint32_t n_caches = get_cache_list(INSTRUCTION, cfg_cache_mem, INST_ASSOCIATIVITY, INST_LATENCY, INST_SIZE, INST_SETS, INST_LEVEL);
	set_INSTRUCTION_CACHES(n_caches);

	n_caches = get_cache_list(DATA, cfg_cache_mem, DATA_ASSOCIATIVITY, DATA_LATENCY, DATA_SIZE, DATA_SETS, DATA_LEVEL);
	set_DATA_CACHES(n_caches);

	set_CACHE_LEVELS((INSTRUCTION_CACHES > DATA_CACHES) ? INSTRUCTION_CACHES : DATA_CACHES);

	// Memory controller defaults
	libconfig::Setting &cfg_memory = cfg_root["MEMORY_CONTROLLER"];

	set_PARALLEL_LIM_ACTIVE(cfg_memory["PARALLEL_LIM_ACTIVE"]);
	set_MAX_PARALLEL_REQUESTS_CORE(cfg_memory["MAX_PARALLEL_REQUESTS_CORE"]);

	// Prefetcher defaults
	libconfig::Setting &cfg_prefetcher = cfg_root["PREFETCHER"];

	set_PREFETCHER_ACTIVE(cfg_prefetcher["PREFETCHER_ACTIVE"]);


	// libconfig::Setting &cfg_root = orcs_engine.configuration->getConfig();
	// libconfig::Setting &cfg_processor = cfg_root[“PROCESSOR”][0];

	if (cfg_processor.exists("IN_ORDER"))
      { 	
		int32_t in_order = cfg_processor["IN_ORDER"];
	    set_IN_ORDER(in_order ? true : false);
	  }
    else
	  { set_IN_ORDER(false); }

	if (cfg_processor.exists("SUPERSCALAR_IN_ORDER"))
	{ 
	  int32_t superscalar_in_order = cfg_processor["SUPERSCALAR_IN_ORDER"];
	  set_SUPERSCALAR_IN_ORDER(superscalar_in_order ? true : false); 
	  ERROR_ASSERT_PRINTF (!IN_ORDER || !SUPERSCALAR_IN_ORDER, "SUPERSCALAR_IN_ORDER and IN_ORDER cannot be active simultaneously (IN_ORDER is more restrictive than the other)\n");
	}
	else
	{ set_SUPERSCALAR_IN_ORDER(false); }



	//======================================================================
	// Initializating variables
	//======================================================================
	this->processor_id = 0;
	this->traceIsOver = false;
	this->hasBranch = false;
	this->insertError = false;
	this->snapshoted = false;
	this->fetchCounter = 1;
	this->decodeCounter = 1;
	this->renameCounter = 1;
	this->uopCounter = 1;
	this->commit_uop_counter = 0;
	this->set_stall_wrong_branch(0);
	this->memory_read_executed = 0;
	this->memory_write_executed = 0;

	this->set_stall_full_FetchBuffer(0);
	this->set_stall_wrong_branch(0);

	this->set_stall_full_DecodeBuffer(0);

	this->set_registerWrite(0);
	this->set_stall_full_MOB_Read(0);
	this->set_stall_full_MOB_Write(0);

	this->set_stall_full_ROB(0);

	this->set_stall_empty_RS(0);

	this->set_stat_disambiguation_read_false_positive(0);
	this->set_stat_disambiguation_write_false_positive(0);
	this->set_stat_address_to_address(0);
	this->set_times_reach_parallel_requests_read(0);
	this->set_times_reach_parallel_requests_write(0);
	this->set_ended_cycle(0);
	this->set_mem_req_wait_cycles(0);
	this->set_core_ram_request_wait_cycles(0);
	this->set_core_ram_requests(0);

	this->set_stat_inst_int_alu_completed(0);
	this->set_stat_inst_mul_alu_completed(0);
	this->set_stat_inst_div_alu_completed(0);
	this->set_stat_inst_int_fp_completed(0);
	this->set_stat_inst_mul_fp_completed(0);
	this->set_stat_inst_div_fp_completed(0);
	this->set_stat_inst_nop_completed(0);
	this->set_stat_inst_load_completed(0);
	this->set_stat_inst_store_completed(0);
	this->set_stat_inst_branch_completed(0);
	this->set_stat_inst_other_completed(0);
	//======================================================================
	// Initializating structures
	//======================================================================
	//======================================================================

	// FetchBuffer
	this->fetchBuffer.allocate(FETCH_BUFFER);

	// DecodeBuffer
	this->decodeBuffer.allocate(DECODE_BUFFER);

	// Register Alias Table
	this->register_alias_table = utils_t::template_allocate_initialize_array<reorder_buffer_line_t *>(RAT_SIZE, NULL);

	// Reorder Buffer
	this->reorderBuffer.init(ROB_SIZE);

	// =========================================================================================
	// // Memory Order Buffer Read
	this->memory_order_buffer_read = utils_t::template_allocate_array<memory_order_buffer_line_t>(MOB_READ);
	for (size_t i = 0; i < MOB_READ; i++)
	{
		this->memory_order_buffer_read[i].mem_deps_ptr_array = utils_t::template_allocate_initialize_array<memory_order_buffer_line_t *>(ROB_SIZE, NULL);
	}
	// =========================================================================================
	// LOAD
	this->memory_order_buffer_read_start = 0;
	this->memory_order_buffer_read_end = 0;
	this->memory_order_buffer_read_used = 0;
	// =========================================================================================
	// // Memory Order Buffer Write
	this->memory_order_buffer_write = utils_t::template_allocate_array<memory_order_buffer_line_t>(MOB_WRITE);
	for (size_t i = 0; i < MOB_WRITE; i++)
	{
		this->memory_order_buffer_write[i].mem_deps_ptr_array = utils_t::template_allocate_initialize_array<memory_order_buffer_line_t *>(ROB_SIZE, NULL);
	}
	// =========================================================================================
	// STORE
	this->memory_order_buffer_write_start = 0;
	this->memory_order_buffer_write_end = 0;
	this->memory_order_buffer_write_used = 0;
	// =========================================================================================
	if (get_HAS_HIVE())
	{ // // Memory Order Buffer HIVE
		this->memory_order_buffer_hive = utils_t::template_allocate_array<memory_order_buffer_line_t>(MOB_HIVE);
		for (size_t i = 0; i < MOB_HIVE; i++)
		{
			this->memory_order_buffer_hive[i].mem_deps_ptr_array = utils_t::template_allocate_initialize_array<memory_order_buffer_line_t *>(ROB_SIZE, NULL);
		}
		// =========================================================================================
		// HIVE
		this->memory_order_buffer_hive_start = 0;
		this->memory_order_buffer_hive_end = 0;
		this->memory_order_buffer_hive_used = 0;
	}
	// =========================================================================================
	if (get_HAS_VIMA())
	{ // // Memory Order Buffer VIMA
		this->memory_order_buffer_vima = utils_t::template_allocate_array<memory_order_buffer_line_t>(MOB_VIMA);
		for (size_t i = 0; i < MOB_VIMA; i++)
		{
			this->memory_order_buffer_vima[i].mem_deps_ptr_array = utils_t::template_allocate_initialize_array<memory_order_buffer_line_t *>(ROB_SIZE, NULL);
		}
		// =========================================================================================
		// VIMA
		this->memory_order_buffer_vima_start = 0;
		this->memory_order_buffer_vima_end = 0;
		this->memory_order_buffer_vima_used = 0;
	}

	// =========================================================================================
	//disambiguator
	switch (this->DISAMBIGUATION_METHOD)
	{
	case DISAMBIGUATION_METHOD_HASHED:
	{
		this->disambiguator = new disambiguation_hashed_t;
		this->disambiguator->allocate();
		break;
	}
	case DISAMBIGUATION_METHOD_PERFECT:
	{
		//this->disambiguator = new disambiguation_perfect_t;
		break;
	}
	}

	// parallel requests
	// =========================================================================================
	//DRAM
	// =========================================================================================
	this->request_DRAM = 0;
	// =========================================================================================

	uint32_t fu_cnt = 0;

	// Alocate functional units
	int num_fus = orcs_engine.instruction_set->functional_units.size();
	this->functional_units.resize(num_fus);

	for (int i = 0; i < num_fus; ++i)
	{
		this->functional_units[i].allocate(
			fu_cnt++,
			orcs_engine.instruction_set->functional_units[i].size,
			orcs_engine.instruction_set->functional_units[i].wait_next);
	}

	// Allocate memory functional units
	this->fu_mem_load.allocate(fu_cnt++, LOAD_UNIT, WAIT_NEXT_MEM_LOAD);
	this->fu_mem_store.allocate(fu_cnt++, STORE_UNIT, WAIT_NEXT_MEM_STORE);

	if (get_HAS_HIVE())
		this->fu_mem_hive.allocate(fu_cnt++, HIVE_UNIT, WAIT_NEXT_MEM_HIVE);

	if (get_HAS_VIMA())
		this->fu_mem_vima.allocate(fu_cnt++, VIMA_UNIT, WAIT_NEXT_MEM_VIMA);


	// reserving space to uops on UFs pipeline, waitng to executing ends
	this->unified_reservation_station.reserve(ROB_SIZE);

	// reserving space to uops on UFs pipeline, waitng to executing ends
	this->unified_functional_units.reserve(ROB_SIZE);

	this->last_oldest_uop_dispatch = 0;

	this->total_latency = new uint64_t[INSTRUCTION_OPERATION_LAST]();
	this->total_operations = new uint64_t[INSTRUCTION_OPERATION_LAST]();
	this->min_wait_operations = new uint64_t[INSTRUCTION_OPERATION_LAST]();
	this->max_wait_operations = new uint64_t[INSTRUCTION_OPERATION_LAST]();

	for (int i = 0; i < INSTRUCTION_OPERATION_LAST; i++)
	{
		this->min_wait_operations[i] = UINT64_MAX;
		this->max_wait_operations[i] = 0;
	}

	this->wait_time = 0;

}
// =====================================================================
bool processor_t::isBusy()
{
	return (this->traceIsOver == false ||
			!this->fetchBuffer.is_empty() ||
			!this->decodeBuffer.is_empty() ||
			reorderBuffer.robUsed != 0);
}

// ======================================
// Require a position to insert on ROB
// The Reorder Buffer behavior is a Circular FIFO
// @return position to insert
// ======================================
int32_t processor_t::searchPositionROB(ROB_t *rob)
{
	int32_t position = POSITION_FAIL;

	/// There is free space
	if (rob->robUsed < rob->SIZE)
	{
		position = rob->robEnd;
		rob->robUsed++;
		rob->robEnd++;
		if (rob->robEnd >= rob->SIZE)
		{
			rob->robEnd = 0;
		}
	}

	return position;
}

// ======================================
// Remove the Head of the reorder buffer
// The Reorder Buffer behavior is a Circular FIFO
// ======================================
void processor_t::removeFrontROB(ROB_t *rob)
{

	ERROR_ASSERT_PRINTF(rob->reorderBuffer[rob->robStart].reg_deps_ptr_array[0] == NULL, "Removendo sem resolver dependencias\n%s\n", rob->reorderBuffer[rob->robStart].content_to_string().c_str())
	rob->reorderBuffer[rob->robStart].package_clean();
	rob->robUsed--;
	rob->robStart++;
	if (rob->robStart >= rob->SIZE)
	{
		rob->robStart = 0;
	}
}

// ============================================================================
// get position on MOB read.
// MOB read is a circular buffer
// ============================================================================
int32_t processor_t::search_n_positions_mob_read(uint32_t n, uint32_t *mob_size)
{
	int32_t position = POSITION_FAIL;
	/// There is free space.
	if ((this->memory_order_buffer_read_used + n) <= MOB_READ)
	{
		position = this->memory_order_buffer_read_end;
		*mob_size = MOB_READ;
		this->memory_order_buffer_read_used += n;
		this->memory_order_buffer_read_end += n;
		if (this->memory_order_buffer_read_end >= MOB_READ)
		{
			this->memory_order_buffer_read_end = this->memory_order_buffer_read_end % MOB_READ;
		}
	}
	return position;
}

// ============================================================================
// remove front mob read on commit
// ============================================================================
void processor_t::remove_front_mob_read(uint32_t n)
{
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("==========\n")
			ORCS_PRINTF("RM MOB Read Entry \n%s\n", this->memory_order_buffer_read[this->memory_order_buffer_read_start].content_to_string().c_str())
			ORCS_PRINTF("==========\n")
		}
#endif
	for (uint32_t i = 0; i < n; ++i) {
		ERROR_ASSERT_PRINTF(this->memory_order_buffer_read_used > 0, "Removendo do MOB_READ sem estar usado\n")
		ERROR_ASSERT_PRINTF(this->memory_order_buffer_read[this->memory_order_buffer_read_start].mem_deps_ptr_array[0] == NULL, "Removendo sem resolver dependencias\n%s\n", this->memory_order_buffer_read[this->memory_order_buffer_read_start].content_to_string().c_str())
		this->memory_order_buffer_read_used--;
		this->memory_order_buffer_read[this->memory_order_buffer_read_start].package_clean();
		this->memory_order_buffer_read_start++;
		if (this->memory_order_buffer_read_start >= MOB_READ)
		{
			this->memory_order_buffer_read_start = 0;
		}
	}
}

// ============================================================================
// remove back mob read on rob entry missing
// ============================================================================
void processor_t::remove_back_mob_read()
{
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("==========\n")
			ORCS_PRINTF("RM MOB Read Back Entry \n%s\n", this->memory_order_buffer_read[this->memory_order_buffer_read_end].content_to_string().c_str())
			ORCS_PRINTF("==========\n")
		}
#endif
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_read_used > 0, "Removendo do MOB_READ sem estar usado\n")
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_read[this->memory_order_buffer_read_end].mem_deps_ptr_array[0] == NULL, "Removendo sem resolver dependencias\n%s\n", this->memory_order_buffer_read[this->memory_order_buffer_read_end].content_to_string().c_str())
	this->memory_order_buffer_read_used--;
	this->memory_order_buffer_read[this->memory_order_buffer_read_end].package_clean();
	if (this->memory_order_buffer_read_end == 0)
	{
		this->memory_order_buffer_read_end = MOB_READ - 1;
	}
	else
	{
		this->memory_order_buffer_read_end--;
	}
}

// ============================================================================
// get position on MOB hive.
// MOB read is a circular buffer
// ============================================================================
int32_t processor_t::search_position_mob_hive(uint32_t *mob_size)
{
	int32_t position = POSITION_FAIL;
	/// There is free space.
	if (this->memory_order_buffer_hive_used < MOB_HIVE)
	{
		position = this->memory_order_buffer_hive_end;
		*mob_size = MOB_HIVE;
		this->memory_order_buffer_hive_used++;
		this->memory_order_buffer_hive_end++;
		if (this->memory_order_buffer_hive_end >= MOB_HIVE)
		{
			this->memory_order_buffer_hive_end = 0;
		}
	}
	return position;
}

// ============================================================================
// get position on MOB vima.
// ============================================================================
int32_t processor_t::search_position_mob_vima(uint32_t *mob_size)
{
	int32_t position = POSITION_FAIL;
	/// There is free space.
	if (this->memory_order_buffer_vima_used < MOB_VIMA)
	{
		position = this->memory_order_buffer_vima_end;
		*mob_size = MOB_VIMA;
		this->memory_order_buffer_vima_used++;
		this->memory_order_buffer_vima_end++;
		if (this->memory_order_buffer_vima_end >= MOB_VIMA)
		{
			this->memory_order_buffer_vima_end = 0;
		}
	}
	return position;
}

// ============================================================================
// remove front mob read on commit
// ============================================================================
void processor_t::remove_front_mob_hive()
{
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("==========\n")
			ORCS_PRINTF("RM MOB HIVE Entry \n%s\n", this->memory_order_buffer_hive[this->memory_order_buffer_hive_start].content_to_string().c_str())
			ORCS_PRINTF("==========\n")
		}
#endif
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_hive_used > 0, "Removendo do MOB_HIVE sem estar usado\n")
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_hive[this->memory_order_buffer_hive_start].mem_deps_ptr_array[0] == NULL, "Removendo sem resolver dependencias\n%s\n", this->memory_order_buffer_read[this->memory_order_buffer_read_start].content_to_string().c_str())
	this->memory_order_buffer_hive_used--;
	this->memory_order_buffer_hive[this->memory_order_buffer_hive_start].package_clean();
	this->memory_order_buffer_hive_start++;
	if (this->memory_order_buffer_hive_start >= MOB_HIVE)
	{
		this->memory_order_buffer_hive_start = 0;
	}
}

// ============================================================================
// remove front mob read on commit
// ============================================================================
void processor_t::remove_front_mob_vima()
{
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("==========\n")
			ORCS_PRINTF("RM MOB VIMA Entry \n%s\n", this->memory_order_buffer_vima[this->memory_order_buffer_vima_start].content_to_string().c_str())
			ORCS_PRINTF("==========\n")
		}
#endif
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_vima_used > 0, "Removendo do MOB_VIMA sem estar usado\n")
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_vima[this->memory_order_buffer_vima_start].mem_deps_ptr_array[0] == NULL, "Removendo sem resolver dependencias\n%s\n", this->memory_order_buffer_vima[this->memory_order_buffer_read_start].content_to_string().c_str())
	this->memory_order_buffer_vima_used--;
	this->memory_order_buffer_vima[this->memory_order_buffer_vima_start].package_clean();
	this->memory_order_buffer_vima_start++;
	if (this->memory_order_buffer_vima_start >= MOB_VIMA)
	{
		this->memory_order_buffer_vima_start = 0;
	}
}



int32_t processor_t::search_n_positions_mob_write(uint32_t n, uint32_t *mob_size)
{
	int32_t position = POSITION_FAIL;
	/// There is free space.
	if ((this->memory_order_buffer_write_used + n) <= MOB_WRITE)
	{
		position = this->memory_order_buffer_write_end;
		*mob_size = MOB_WRITE;
		this->memory_order_buffer_write_used += n;
		this->memory_order_buffer_write_end += n;
		if (this->memory_order_buffer_write_end >= MOB_WRITE)
		{
			this->memory_order_buffer_write_end = this->memory_order_buffer_write_end % MOB_WRITE;
		}
	}
	return position;
}

// ============================================================================
// remove front mob read on commit
// ============================================================================
void processor_t::remove_front_mob_write()
{
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("==========\n")
			ORCS_PRINTF("RM MOB Write Entry \n%s\n", this->memory_order_buffer_write[this->memory_order_buffer_write_start].content_to_string().c_str())
			ORCS_PRINTF("==========\n")
		}
#endif
#if MEMORY_DEBUG
	ORCS_PRINTF("[MOBL] %lu %lu %s removed from memory order buffer | %s | readyAt = %u.\n", orcs_engine.get_global_cycle(), memory_order_buffer_write[this->memory_order_buffer_write_start].memory_address, get_enum_memory_operation_char(memory_order_buffer_write[this->memory_order_buffer_write_start].memory_operation), get_enum_package_state_char(this->memory_order_buffer_write[this->memory_order_buffer_write_start].status), this->memory_order_buffer_write[this->memory_order_buffer_write_start].readyAt)
#endif
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_write_used > 0, "Removendo do MOB_WRITE sem estar usado\n")
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_write[this->memory_order_buffer_write_start].sent == true, "Removendo sem ter sido enviado\n")
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_write[this->memory_order_buffer_write_start].mem_deps_ptr_array[0] == NULL, "Removendo sem resolver dependencias\n%s\n%s\n", this->memory_order_buffer_write[this->memory_order_buffer_write_start].rob_ptr->content_to_string().c_str(), this->memory_order_buffer_write[this->memory_order_buffer_write_start].content_to_string().c_str())
	this->memory_order_buffer_write_used--;
	this->memory_order_buffer_write[this->memory_order_buffer_write_start].package_clean();
	this->memory_order_buffer_write_start++;
	if (this->memory_order_buffer_write_start >= MOB_WRITE)
	{
		this->memory_order_buffer_write_start = 0;
	}
}

// ============================================================================
// remove front mob read on commit
// ============================================================================
void processor_t::remove_back_mob_write()
{
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("==========\n")
			ORCS_PRINTF("RM MOB Write Back Entry \n%s\n", this->memory_order_buffer_write[this->memory_order_buffer_write_end].content_to_string().c_str())
			ORCS_PRINTF("==========\n")
		}
#endif
#if MEMORY_DEBUG
	ORCS_PRINTF("[MOBL] %lu %lu %s removed from memory order buffer | %s | readyAt = %u.\n", orcs_engine.get_global_cycle(), memory_order_buffer_write[this->memory_order_buffer_write_end].memory_address, get_enum_memory_operation_char(memory_order_buffer_write[this->memory_order_buffer_write_end].memory_operation), get_enum_package_state_char(this->memory_order_buffer_write[this->memory_order_buffer_write_end].status), this->memory_order_buffer_write[this->memory_order_buffer_write_end].readyAt)
#endif
	ERROR_ASSERT_PRINTF(this->memory_order_buffer_write_used > 0, "Removendo do MOB_WRITE sem estar usado\n")

	this->memory_order_buffer_write_used--;
	this->memory_order_buffer_write[this->memory_order_buffer_write_end].package_clean();
	if (this->memory_order_buffer_write_end == 0)
	{
		this->memory_order_buffer_write_end = MOB_WRITE - 1;
	}
	else
	{
		this->memory_order_buffer_write_end--;
	}
}
// ============================================================================

uint64_t fetch_CacheManager_Inst_requests = 0;
uint64_t instructions_mshr_stall = 0;

void processor_t::fetch()
{

	#if FETCH_DEBUG
		ORCS_PRINTF("Fetch Stage\n")
	#endif
	opcode_package_t operation;
	// uint32_t position;
	// Trace ->fetchBuffer
	for (uint32_t i = 0; i < FETCH_WIDTH; i++)
	{
		if (!orcs_engine.cacheManager->available(this->processor_id, MEMORY_OPERATION_INST))
		{
			instructions_mshr_stall++;
		}

		if (orcs_engine.cacheManager->available(this->processor_id, MEMORY_OPERATION_INST))
		{
			operation.package_clean();
			//bool updated = false;

			//=============================
			//Stall full fetch buffer
			//=============================
			if ((this->fetchBuffer.size == FETCH_BUFFER) ||
    			(IN_ORDER && (this->fetchBuffer.size > 0)))

			{
				//printf("STALL\n");
				this->add_stall_full_FetchBuffer();
				break;
			}

			//=============================
			//Stall branch wrong predict
			//=============================
			if (this->get_stall_wrong_branch() > orcs_engine.get_global_cycle())
			{
				break;
			}

			//=============================
			//Get new Opcode
			//=============================
			if (!orcs_engine.trace_reader[this->processor_id].trace_fetch(&operation))
			{
				this->traceIsOver = true;
				break;
			}

			// * ============================ * //

			//============================
			//add control variables
			//============================
			operation.readyAt = orcs_engine.get_global_cycle() + FETCH_LATENCY;
			operation.opcode_number = this->fetchCounter;
			this->fetchCounter++;
#if FETCH_DEBUG
				ORCS_PRINTF("%s - Opcode Fetched Opcode Number %lu %s\n", operation.opcode_assembly,
							operation.opcode_number,
							operation.content_to_string2().c_str())
#endif

			//========================
			//Mark vector insn
			//========================
			operation.is_vector_insn = is_vector_insn(&operation);


			//============================
			///Solve Branch
			//============================

			if (this->hasBranch)
			{
				//solve
				uint32_t stallWrongBranch = orcs_engine.branchPredictor[this->processor_id].solveBranch(this->previousBranch, operation);
				this->set_stall_wrong_branch(orcs_engine.get_global_cycle() + stallWrongBranch);
				this->hasBranch = false;


				//uint32_t ttc = orcs_engine.cacheManager->searchInstruction (this->processor_id, operation.opcode_address);
				// ORCS_PRINTF("ready after wrong branch %lu\n",this->get_stall_wrong_branch()+ttc)
				operation.updatePackageWait(stallWrongBranch);
				this->previousBranch.package_clean();
			}

			//============================
			// Operation Branch, set flag
			//============================
			if (operation.opcode_operation == INSTRUCTION_OPERATION_BRANCH)
			{
				orcs_engine.branchPredictor[this->processor_id].branches++;
				this->previousBranch = operation;
				this->hasBranch = true;
			}

			//============================
			//Insert into fetch buffer
			//============================

			if (POSITION_FAIL == this->fetchBuffer.push_back(operation))
			{
				break;
			}

#if PROCESSOR_DEBUG
			assert(operation.opcode_operation != -1);
			ORCS_PRINTF("%lu processor %lu fetch(): addr %lu opcode %lu %s, readyAt %u, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
						orcs_engine.get_global_cycle(),
						this->processor_id,
						operation.opcode_address,
						operation.opcode_number,
						get_enum_instruction_operation_char(operation.opcode_operation),
						operation.readyAt,
						this->fetchBuffer.get_size(),
						this->decodeBuffer.get_size(),
						reorderBuffer.robUsed);

#endif

			memory_package_t *request = new memory_package_t();

			request->clients.push_back(fetchBuffer.back());
			request->processor_id = this->processor_id;
			request->uop_number = fetchBuffer.back()->opcode_number;
			request->opcode_address = fetchBuffer.back()->opcode_address;
			request->opcode_number = fetchBuffer.back()->opcode_number;
			request->memory_address = fetchBuffer.back()->opcode_address;
			request->memory_size = fetchBuffer.back()->opcode_size;
			request->memory_operation = MEMORY_OPERATION_INST;
			request->is_hive = false;
			request->is_vima = false;
			request->status = PACKAGE_STATE_UNTREATED;
			request->readyAt = orcs_engine.get_global_cycle();
			request->born_cycle = orcs_engine.get_global_cycle();
			request->sent_to_ram = false;
			request->type = INSTRUCTION;
			request->op_count[request->memory_operation]++;
#if MEMORY_DEBUG
				ORCS_PRINTF("[PROC] %lu {%lu} %lu %s sent to memory.I\n", orcs_engine.get_global_cycle(), request->opcode_number, request->memory_address, get_enum_memory_operation_char(request->memory_operation))
#endif
				fetch_CacheManager_Inst_requests++;
				if (!orcs_engine.cacheManager->searchData(request))
					delete request;

		}
	}

// Buffers status
#if FETCH_DEBUG
		ORCS_PRINTF("Ciclo: %lu - F: %u/%d  D: %d/%u ROB: %u/%u MOB R: %u/%u MOB W: %u/%u URS: %lu/%u\n",
			   orcs_engine.get_global_cycle(),
			   fetchBuffer.size, FETCH_BUFFER,
			   decodeBuffer.size, DECODE_BUFFER,
			   this->reorderBuffer.robUsed, this->reorderBuffer.SIZE,
			   this->memory_order_buffer_read_used, this->MOB_READ,
			   this->memory_order_buffer_write_used, this->MOB_WRITE,
			   unified_reservation_station.size(), UNIFIED_RS);
#endif
}


// ============================================================================
/*
	===========================
	Elimina os elementos do fetch buffer
	============================================================================
	Divide the opcode into
	1st. uop READ MEM. + unaligned
	2st. uop READ 2 MEM. + unaligned
	3rd. uop BRANCH
	4th. uop ALU
	5th. uop WRITE MEM. + unaligned
	============================================================================
	To maintain the right dependencies between the uops and opcodes
	If the opcode generates multiple uops, they must be in this format:

	UOPS_LINK_REGISTER = RAT_SIZE - 1 (Register to link uops)

	READ    ReadRegs    = BaseRegs + IndexRegs
			WriteRegs   = UOPS_LINK_REGISTER (Aux Register)

	ALU     ReadRegs    = * + UOPS_LINK_REGISTER (Aux Register) (if is_read)
			WriteRegs   = * + UOPS_LINK_REGISTER (Aux Register) (if is_write)

	WRITE   ReadRegs    = * + UOPS_LINK_REGISTER (Aux Register)
			WriteRegs   = NULL
	============================================================================
*/
void processor_t::decode()
{
#if DECODE_DEBUG
		ORCS_PRINTF("Decode Stage\n")
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("Opcode to decode %lu %s\n", this->fetchBuffer.front()->opcode_number, this->fetchBuffer.front()->content_to_string2().c_str())
		}
#endif

	uop_package_t new_uop;
	int32_t statusInsert = POSITION_FAIL;
	for (size_t i = 0; i < DECODE_WIDTH; i++)
	{
		if (this->fetchBuffer.is_empty())
		{
			DEBUG_PRINTF(" * Fetch buffer is empty\n");
			break;
		}

		if (IN_ORDER && (this->decodeBuffer.get_size() > 0))
		{
			DEBUG_PRINTF(" * Decode buffer full\n");
			this->add_stall_full_DecodeBuffer();
			break;
		}


		opcode_package_t *instr = this->fetchBuffer.front();
		instruction_set_t *instr_set = orcs_engine.instruction_set;
		instruction_operation_t instr_op = instr->opcode_operation;
		uint32_t uops_created = 0;
		uint32_t num_uops = 0;
		bool is_masked = false;

		// First instruction must be ready
		if (instr->status != PACKAGE_STATE_READY || instr->readyAt > orcs_engine.get_global_cycle())
		{
			DEBUG_PRINTF(" * Not ready\n");
			break;
		}


		if ((get_HAS_HIVE() && instr->is_hive) ||
			(get_HAS_VIMA() && (instr_op == INSTRUCTION_OPERATION_VIMA_FP_ALU ||
								instr_op == INSTRUCTION_OPERATION_VIMA_FP_DIV ||
								instr_op == INSTRUCTION_OPERATION_VIMA_FP_MUL ||
								instr_op == INSTRUCTION_OPERATION_VIMA_INT_ALU ||
								instr_op == INSTRUCTION_OPERATION_VIMA_INT_DIV ||
								instr_op == INSTRUCTION_OPERATION_VIMA_INT_MUL ||
								instr_op == INSTRUCTION_OPERATION_VIMA_INT_MLA ||
								instr_op == INSTRUCTION_OPERATION_VIMA_FP_MLA  ||
								instr_op == INSTRUCTION_OPERATION_VIMA_GATHER ||
								instr_op == INSTRUCTION_OPERATION_VIMA_SCATTER))) {
			num_uops += 1;
		}
		else
		{
			if (instr->num_reads <= 2) {
			    num_uops += instr->num_reads;

			} else if (instr->num_reads > MOB_READ) {
			    num_uops += ceil((instr->num_reads + 0.0f) / MOB_READ);

			} else {
			    num_uops += 1; // Small Gather
			}

			if (instr->num_writes <= 1) {
				num_uops += instr->num_writes;

			} else if (instr->num_writes > MOB_WRITE) {
				num_uops += ceil((instr->num_writes + 0.0f) / MOB_WRITE);

			} else {
				num_uops += 1; // Small Scatter
			}


			num_uops += (instr_op == INSTRUCTION_OPERATION_BRANCH);

			// REDO
			/*if (instr_op != INSTRUCTION_OPERATION_BRANCH &&
				instr_op != INSTRUCTION_OPERATION_MEM_LOAD &&
				instr_op != INSTRUCTION_OPERATION_MEM_STORE) {*/
				num_uops += instr_set->uops_per_instruction[instr->instruction_id].size();
			/*}*/
		}

		// Make sure there's enough space in decodeBuffer
		if (this->decodeBuffer.get_capacity() - this->decodeBuffer.get_size() < num_uops)
		{
			DEBUG_PRINTF(" * Not enough space inside the decodeBuffer, %u required\n", num_uops);
			this->add_stall_full_DecodeBuffer();
			break;
		}

		if (strstr(instr->opcode_assembly, "_MASKmskw") != NULL) {
			is_masked = true;
		}

		ERROR_ASSERT_PRINTF(this->decodeCounter == instr->opcode_number,
							"Trying decode out-of-order");

		this->decodeCounter++;


		// HIVE
		if (get_HAS_HIVE())
		{
			if (instr_op == INSTRUCTION_OPERATION_HIVE_FP_ALU ||
				instr_op == INSTRUCTION_OPERATION_HIVE_FP_DIV ||
				instr_op == INSTRUCTION_OPERATION_HIVE_FP_MUL ||
				instr_op == INSTRUCTION_OPERATION_HIVE_INT_ALU ||
				instr_op == INSTRUCTION_OPERATION_HIVE_INT_DIV ||
				instr_op == INSTRUCTION_OPERATION_HIVE_INT_MUL ||
				instr_op == INSTRUCTION_OPERATION_HIVE_LOCK ||
				instr_op == INSTRUCTION_OPERATION_HIVE_UNLOCK)
			{
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									  instr_op,
									  this->LATENCY_MEM_HIVE, this->WAIT_NEXT_MEM_HIVE, &(this->fu_mem_hive),
									  *instr, uops_created, is_masked);
				new_uop.add_memory_operation(0, 1);
				++uops_created;
				new_uop.is_hive = true;
				new_uop.is_vima = false;
				new_uop.hive_read1 = instr->hive_read1;
				new_uop.hive_read2 = instr->hive_read2;
				new_uop.hive_write = instr->hive_write;

				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.opcode_operation]++;

				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);

#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 1: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido");

				this->fetchBuffer.pop_front();
				return;
			}
			else if (instr_op == INSTRUCTION_OPERATION_HIVE_LOAD)
			{
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									  instr_op,
									  this->LATENCY_MEM_HIVE, this->WAIT_NEXT_MEM_HIVE, &(this->fu_mem_hive),
									  *instr, uops_created, is_masked);
				new_uop.add_memory_operation(instr->reads_addr[0], instr->reads_size[0]);

				++uops_created;
				new_uop.is_hive = true;
				new_uop.is_vima = false;
				new_uop.hive_read1 = instr->hive_read1;
				new_uop.read_address = (instr->num_reads > 0) ? instr->reads_addr[0] : 0;
				new_uop.hive_read2 = instr->hive_read2;
				new_uop.read2_address = (instr->num_reads > 1) ? instr->reads_addr[1] : 0;
				new_uop.hive_write = instr->hive_write;
				new_uop.write_address = (instr->num_writes > 0) ? instr->writes_addr[0] : 0;

				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.opcode_operation]++;

				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);

#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 2: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido");

				this->fetchBuffer.pop_front();
				return;
			}
			else if (instr_op == INSTRUCTION_OPERATION_HIVE_STORE)
			{
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									  instr_op,
									  this->LATENCY_MEM_HIVE, this->WAIT_NEXT_MEM_HIVE, &(this->fu_mem_hive),
									  *instr, uops_created, is_masked);
				new_uop.add_memory_operation(instr->writes_addr[0], instr->writes_size[0]);
				++uops_created;
				new_uop.is_hive = true;
				new_uop.is_vima = false;
				new_uop.hive_read1 = instr->hive_read1;
				new_uop.read_address = (instr->num_reads > 0) ? instr->reads_addr[0] : 0;
				new_uop.hive_read2 = instr->hive_read2;
				new_uop.read2_address = (instr->num_reads > 1) ? instr->reads_addr[1] : 0;
				new_uop.hive_write = instr->hive_write;
				new_uop.write_address = (instr->num_writes > 0) ? instr->writes_addr[0] : 0;

				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.opcode_operation]++;
				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);

#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 3: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido");

				this->fetchBuffer.pop_front();
				return;
			}
		}

		// VIMA
		if (get_HAS_VIMA())
		{
			if (instr_op == INSTRUCTION_OPERATION_VIMA_FP_ALU ||
				instr_op == INSTRUCTION_OPERATION_VIMA_FP_DIV ||
				instr_op == INSTRUCTION_OPERATION_VIMA_FP_MUL ||
				instr_op == INSTRUCTION_OPERATION_VIMA_INT_ALU ||
				instr_op == INSTRUCTION_OPERATION_VIMA_INT_DIV ||
				instr_op == INSTRUCTION_OPERATION_VIMA_INT_MUL ||
				instr_op == INSTRUCTION_OPERATION_VIMA_INT_MLA ||
				instr_op == INSTRUCTION_OPERATION_VIMA_FP_MLA  ||
				instr_op == INSTRUCTION_OPERATION_VIMA_GATHER ||
				instr_op == INSTRUCTION_OPERATION_VIMA_SCATTER)
			{
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									  instr_op,
									  this->LATENCY_MEM_VIMA, this->WAIT_NEXT_MEM_VIMA, &(this->fu_mem_vima),
									  *instr, uops_created, is_masked);
				new_uop.add_memory_operation(0, 1);

				++uops_created;
				new_uop.is_hive = false;
				new_uop.hive_read1 = -1;
				new_uop.hive_read2 = -1;
				new_uop.hive_write = -1;

				new_uop.is_vima = true;
				new_uop.read_address = (instr->num_reads > 0) ? instr->reads_addr[0] : 0;
				new_uop.read2_address = (instr->num_reads > 1) ? instr->reads_addr[1] : 0;
				new_uop.write_address = (instr->num_writes > 0) ? instr->writes_addr[0] : 0;

				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.opcode_operation]++;

				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);

#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 4: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

#if VIMA_DEBUG
				ORCS_PRINTF("%lu Processor decode(): VIMA instruction %lu decoded!\n",
							orcs_engine.get_global_cycle(), this->fetchBuffer.front()->opcode_number)
#endif

				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido");

				this->fetchBuffer.pop_front();
				return;
			}
		}

		// ===================
		// Get operation uops:
		// ===================

		uint32_t instr_id = instr->instruction_id;
		std::vector<uint32_t> &uops = instr_set->uops_per_instruction[instr_id];


		// =====================
		// Decode Reads
		// =====================
		//// Read 1 and Read 2
		if (instr->num_reads <= 2) {

			for (uint32_t r = 0; r < instr->num_reads; ++r)
			{
			new_uop.package_clean();
			new_uop.opcode_to_uop(this->uopCounter++,
								  INSTRUCTION_OPERATION_MEM_LOAD,
								  this->LATENCY_MEM_LOAD, this->WAIT_NEXT_MEM_LOAD, &(this->fu_mem_load),
								  *this->fetchBuffer.front(), uops_created, is_masked);
			new_uop.add_memory_operation(instr->reads_addr[r], instr->reads_size[r]);
			++uops_created;
			// If op is not load, clear registers
			if ((uops.size() > 0) || (instr_op == INSTRUCTION_OPERATION_BRANCH) || (instr->num_writes > 0))
			 //(instr_op != INSTRUCTION_OPERATION_MEM_LOAD)
			{
				// ===== Read Regs =============================================
				if (instr->base_reg != UINT32_MAX) { // x86 -> RISC-V base/index are already in RRegs
					/// Clear RRegs
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.read_regs[i] = POSITION_FAIL;
					}
					/// Insert BASE and INDEX into RReg
					new_uop.read_regs[0] = instr->base_reg;
					new_uop.read_regs[1] = instr->index_reg;
				}
				// ===== Write Regs =============================================
				/// Clear WRegs
				for (uint32_t i = 0; i < MAX_REGISTERS; i++)
				{
					new_uop.write_regs[i] = POSITION_FAIL;
				}
				/// Insert UOPS_LINK_REGISTER into WRegs
				new_uop.write_regs[0] = UOPS_LINK_REGISTER;
			}

			new_uop.updatePackageWait(DECODE_LATENCY);
			new_uop.born_cycle = orcs_engine.get_global_cycle();
			this->total_operations[new_uop.opcode_operation]++;

			// ****************************************************
			// SUPERSCALAR IN ORDER processor
			if (SUPERSCALAR_IN_ORDER) {
				if (uops_created == 1) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.read_regs[i] == POSITION_FAIL)
					{
						new_uop.read_regs[i] = UOPS_LINK_REGISTER;
						break;
					}

					}
				} else if (uops_created == num_uops) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.write_regs[i] == POSITION_FAIL)
					{
						new_uop.write_regs[i] = UOPS_LINK_REGISTER;
						break;
					}
				
					}
				}
			}
			// ****************************************************

			statusInsert = this->decodeBuffer.push_back(new_uop);


			#if DECODE_DEBUG
				ORCS_PRINTF("TYPE 5: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
			#endif
			ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
								"Erro, Tentando decodificar mais uops que o maximo permitido");
			}
		} 
		// big Gather
		else if (instr->num_reads > MOB_READ) {
			for (uint32_t r = 0; r < instr->num_reads; r += MOB_READ)
			{
			new_uop.package_clean();
			new_uop.opcode_to_uop(this->uopCounter++,
								  INSTRUCTION_OPERATION_MEM_LOAD,
								  this->LATENCY_MEM_LOAD, this->WAIT_NEXT_MEM_LOAD, &(this->fu_mem_load),
								  *this->fetchBuffer.front(), uops_created, is_masked);

			for (uint32_t req = 0; req < MOB_READ; ++req) {
        	     new_uop.add_memory_operation(instr->reads_addr[r + req], instr->reads_size[r + req]);
			}

			++uops_created;
			// If op is not load, clear registers
			if ((uops.size() > 0) || (instr_op == INSTRUCTION_OPERATION_BRANCH) || (instr->num_writes > 0))
			 //(instr_op != INSTRUCTION_OPERATION_MEM_LOAD)
			{
				// ===== Read Regs =============================================
				if (instr->base_reg != UINT32_MAX) { // x86 -> RISC-V base/index are already in RRegs
					/// Clear RRegs
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.read_regs[i] = POSITION_FAIL;
					}
					/// Insert BASE and INDEX into RReg
					new_uop.read_regs[0] = instr->base_reg;
					new_uop.read_regs[1] = instr->index_reg;
				}
				// ===== Write Regs =============================================
				/// Clear WRegs
				for (uint32_t i = 0; i < MAX_REGISTERS; i++)
				{
					new_uop.write_regs[i] = POSITION_FAIL;
				}
				/// Insert UOPS_LINK_REGISTER into WRegs
				new_uop.write_regs[0] = UOPS_LINK_REGISTER;
			}

			new_uop.updatePackageWait(DECODE_LATENCY);
			new_uop.born_cycle = orcs_engine.get_global_cycle();
			this->total_operations[new_uop.opcode_operation]++;
			// ****************************************************
			// SUPERSCALAR IN ORDER processor
			if (SUPERSCALAR_IN_ORDER) {
				if (uops_created == 1) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.read_regs[i] == POSITION_FAIL)
					{
						new_uop.read_regs[i] = UOPS_LINK_REGISTER;
						break;
					}

					}
				} else if (uops_created == num_uops) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.write_regs[i] == POSITION_FAIL)
					{
						new_uop.write_regs[i] = UOPS_LINK_REGISTER;
						break;
					}
				
					}
				}
			}
			// ****************************************************

			statusInsert = this->decodeBuffer.push_back(new_uop);


			#if DECODE_DEBUG
				ORCS_PRINTF("TYPE 5: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
			#endif
			ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
								"Erro, Tentando decodificar mais uops que o maximo permitido");
			}
		}
		//// Gather 
		else {
			new_uop.package_clean();
			new_uop.opcode_to_uop(this->uopCounter++,
								  INSTRUCTION_OPERATION_MEM_LOAD,
								  this->LATENCY_MEM_LOAD, this->WAIT_NEXT_MEM_LOAD, &(this->fu_mem_load),
								  *this->fetchBuffer.front(), uops_created, is_masked);

			for (uint32_t r = 0; r < instr->num_reads; ++r)
			{
				new_uop.add_memory_operation(instr->reads_addr[r], instr->reads_size[r]);
			}

			++uops_created;
			// If op is not load, clear registers
			if ((uops.size() > 0) || (instr_op == INSTRUCTION_OPERATION_BRANCH) || (instr->num_writes > 0)) //(instr_op != INSTRUCTION_OPERATION_MEM_LOAD)
			{
				// ===== Read Regs =============================================
				if (instr->base_reg != UINT32_MAX) { // x86 -> RISC-V base/index are already in RRegs
				  /// Clear RRegs
				  for (uint32_t i = 0; i < MAX_REGISTERS; i++)
				  {
				  	new_uop.read_regs[i] = POSITION_FAIL;
				  }
				  /// Insert BASE and INDEX into RReg
				  new_uop.read_regs[0] = instr->base_reg;
				  new_uop.read_regs[1] = instr->index_reg;
				}
				// ===== Write Regs =============================================
				/// Clear WRegs
				for (uint32_t i = 0; i < MAX_REGISTERS; i++)
				{
					new_uop.write_regs[i] = POSITION_FAIL;
				}
				/// Insert UOPS_LINK_REGISTER into WRegs
				new_uop.write_regs[0] = UOPS_LINK_REGISTER;
			}

			new_uop.updatePackageWait(DECODE_LATENCY);
			new_uop.born_cycle = orcs_engine.get_global_cycle();
			this->total_operations[new_uop.opcode_operation]++;
			// ****************************************************
			// SUPERSCALAR IN ORDER processor
			if (SUPERSCALAR_IN_ORDER) {
				if (uops_created == 1) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.read_regs[i] == POSITION_FAIL)
					{
						new_uop.read_regs[i] = UOPS_LINK_REGISTER;
						break;
					}

					}
				} else if (uops_created == num_uops) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.write_regs[i] == POSITION_FAIL)
					{
						new_uop.write_regs[i] = UOPS_LINK_REGISTER;
						break;
					}
				
					}
				}
			}
			// ****************************************************

			statusInsert = this->decodeBuffer.push_back(new_uop);

			#if DECODE_DEBUG
				ORCS_PRINTF("TYPE 6: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
			#endif
			ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
								"Erro, Tentando decodificar mais uops que o maximo permitido");
		}

		// =====================
		// Decode ALU Operation
		// =====================

		// REDO
		/*if (instr_op != INSTRUCTION_OPERATION_BRANCH &&
			instr_op != INSTRUCTION_OPERATION_MEM_LOAD &&
			instr_op != INSTRUCTION_OPERATION_MEM_STORE)
		{*/

			uint32_t last_generated_uop = uops.size() - 1;
			uint32_t current_uop_counter = 0;

			// Iterate over uops from instruction
			for (uint32_t uop_idx : uops)
			{
				uop_info_t uop = instr_set->uops[uop_idx];
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									  instr_op,
									  uop.latency,
									  this->functional_units[uop.fu_id].wait_next,
									  &(this->functional_units[uop.fu_id]),
									  *instr, uops_created, is_masked);

				// Precisa dessa operação vazia?
				// new_uop.add_memory_operation(0, 0);

				// REDO
				if (instr_op == INSTRUCTION_OPERATION_BRANCH ||
					instr_op == INSTRUCTION_OPERATION_MEM_LOAD ||
					instr_op == INSTRUCTION_OPERATION_MEM_STORE) {
					new_uop.uop_operation = INSTRUCTION_OPERATION_OTHER;
				}


				++uops_created;
				if (instr->num_reads > 0)
				{
					// The uop for the memory load is writing in the register UOPS_LINK_REGISTER
					// its a dependency between uops of the same instruction.

					// ===== Read Regs =============================================
					// registers /UOPS_LINK_REGISTER aux onde pos[i] = fail
					/// Clear RRegs
					// Just the reads consume base and index regs
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.read_regs[i] = POSITION_FAIL;
					}

					bool inserted_UOPS_LINK_REGISTER = false;
					int32_t pos = 0;
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						if (instr->read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[pos] = UOPS_LINK_REGISTER;
							inserted_UOPS_LINK_REGISTER = true;
							break;
						}
						// Em RISC-V vai adicionar todos :P
						if (((instr->read_regs[i] != (int32_t) instr->base_reg) &&
							(instr->read_regs[i] != (int32_t) instr->index_reg)) ||
							(instr->index_reg == UINT32_MAX)) {
								new_uop.read_regs[pos++] = instr->read_regs[i];
							}
						
					}
					ERROR_ASSERT_PRINTF(inserted_UOPS_LINK_REGISTER,
										"Could not insert register_%d, all MAX_REGISTERS(%d) used.\n",
										UOPS_LINK_REGISTER, MAX_REGISTERS);
				}
				// Dependency with previous uop from instruction
  				else if (current_uop_counter > 0) { 
  				  // Find the first empty register
  				  for (uint32_t i = 0; i < MAX_REGISTERS; i++)
  				  {
  				    if (new_uop.read_regs[i] == POSITION_FAIL)
  				    {
  				           // Use it to link
  				      new_uop.read_regs[i] = UOPS_LINK_REGISTER;
  				      break;
  				    }
  				  }

  				}

				if ((instr->num_writes > 0) ||
				    (instr_op == INSTRUCTION_OPERATION_BRANCH || 
				    (current_uop_counter < last_generated_uop)))
				{
					// There will be another uop after this list.
					// Se adding a dependecy for it in register UOPS_LINK_REGISTER
					// ===== Write Regs =============================================
					//registers /UOPS_LINK_REGISTER aux onde pos[i] = fail
					bool inserted_UOPS_LINK_REGISTER = false;
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							inserted_UOPS_LINK_REGISTER = true;
							break;
						}
					}
					ERROR_ASSERT_PRINTF(inserted_UOPS_LINK_REGISTER,
										"Could not insert register_%d, all MAX_REGISTERS(%d) used.\n",
										UOPS_LINK_REGISTER, MAX_REGISTERS);
				}


				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.uop_operation]++;

				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);

				#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 7: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
				#endif
				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido");
				current_uop_counter++;
			}

		/*}*/
		// =====================
		//Decode Branch
		// =====================
		// Last uop from a branch (JUMPS)
		if (instr_op == INSTRUCTION_OPERATION_BRANCH)
		{
			new_uop.package_clean();
			new_uop.opcode_to_uop(this->uopCounter++,
								  INSTRUCTION_OPERATION_BRANCH,
								  this->LATENCY_BRANCH, this->functional_units[0].wait_next, &(this->functional_units[0]),
								  *instr, uops_created, is_masked);

			// Precisa dessa operação vazia?
			// new_uop.add_memory_operation(0, 0);
			++uops_created;

			if ((instr->num_reads > 0) || (uops.size() > 0))
			{
				// There were other uops sent before. Link them with register UOPS_LINK_REGISTER

				// ===== Read Regs =============================================
				/// Insert RegUOPS_LINK_REGISTER into RReg
				bool inserted_UOPS_LINK_REGISTER = false;
				for (uint32_t i = 0; i < MAX_REGISTERS; i++)
				{
					if (new_uop.read_regs[i] == POSITION_FAIL)
					{
						new_uop.read_regs[i] = UOPS_LINK_REGISTER;
						inserted_UOPS_LINK_REGISTER = true;
						break;
					}
				}

				ERROR_ASSERT_PRINTF(inserted_UOPS_LINK_REGISTER,
									"Could not insert register_%d, all MAX_REGISTERS(%d) used.", UOPS_LINK_REGISTER, MAX_REGISTERS);
			}

			if (instr->num_writes > 0)
			{
				// There will be an write uop after this branch uop, both from the same instruction.

				// ===== Write Regs =============================================
				//registers /UOPS_LINK_REGISTER aux onde pos[i] = fail
				bool inserted_UOPS_LINK_REGISTER = false;
				for (uint32_t i = 0; i < MAX_REGISTERS; i++)
				{
					if (new_uop.write_regs[i] == POSITION_FAIL)
					{
						new_uop.write_regs[i] = UOPS_LINK_REGISTER;
						inserted_UOPS_LINK_REGISTER = true;
						break;
					}
				}

				ERROR_ASSERT_PRINTF(inserted_UOPS_LINK_REGISTER,
									"Todos Max regs usados. %u \n", MAX_REGISTERS);
			}

			new_uop.updatePackageWait(DECODE_LATENCY);
			new_uop.born_cycle = orcs_engine.get_global_cycle();
			this->total_operations[new_uop.opcode_operation]++;
			// ****************************************************
			// SUPERSCALAR IN ORDER processor
			if (SUPERSCALAR_IN_ORDER) {
				if (uops_created == 1) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.read_regs[i] == POSITION_FAIL)
					{
						new_uop.read_regs[i] = UOPS_LINK_REGISTER;
						break;
					}

					}
				} else if (uops_created == num_uops) {
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
					if (new_uop.write_regs[i] == POSITION_FAIL)
					{
						new_uop.write_regs[i] = UOPS_LINK_REGISTER;
						break;
					}
				
					}
				}
			}
			// ****************************************************

			statusInsert = this->decodeBuffer.push_back(new_uop);


#if DECODE_DEBUG
				ORCS_PRINTF("TYPE 8: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

			ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
								"Erro, Tentando decodificar mais uops que o maximo permitido")
		}

		// =====================
		//Decode Write
		// =====================
		// Last write uops from an instruction
		//// Big scatter
		if (instr->num_writes > MOB_WRITE) {
			// One uop per store
			for (uint32_t w = 0; w < instr->num_writes; w += MOB_WRITE) {
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									INSTRUCTION_OPERATION_MEM_STORE,
									this->LATENCY_MEM_STORE,
									this->WAIT_NEXT_MEM_STORE,
									&(this->fu_mem_store),
									*instr, uops_created, is_masked);

				for (uint32_t req = 0; req < MOB_WRITE; ++req) {
				    new_uop.add_memory_operation(instr->writes_addr[w + req], instr->writes_size[w + req]);
				}


				++uops_created;

				// It there are other uops from the same instruction that this uop depends on
				if ((uops_created-1) > w) {
					// Create a dependency with the previous uop from the same instruction
					bool inserted_UOPS_LINK_REGISTER = false;
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.read_regs[i] = POSITION_FAIL;
					}
					/// Insert UOPS_LINK_REGISTER into RRegs
					new_uop.read_regs[0] = UOPS_LINK_REGISTER;
					inserted_UOPS_LINK_REGISTER = true;



					ERROR_ASSERT_PRINTF(inserted_UOPS_LINK_REGISTER,
										"Could not insert register_%d, all MAX_REGISTERS(%d) used.", UOPS_LINK_REGISTER, MAX_REGISTERS)

					// ===== Write Regs =============================================
					/// Clear WRegs
					// This is the specific uop for store within an instruction.
					// The uops before already wrote in the register.
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.write_regs[i] = POSITION_FAIL;
					}
				}

				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.opcode_operation]++;
				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);


#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 9: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido")
#if PROCESSOR_DEBUG
				assert(new_uop.uop_operation != -1);
				ORCS_PRINTF("%lu processor %lu decode(): addr %lu uop %lu %s, readyAt %lu, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
							orcs_engine.get_global_cycle(),
							this->processor_id,
							new_uop.opcode_address,
							new_uop.uop_number,
							get_enum_instruction_operation_char(new_uop.uop_operation),
							new_uop.readyAt,
							this->fetchBuffer.get_size(),
							this->decodeBuffer.get_size(),
							reorderBuffer.robUsed);
#endif

			}
		}
		//// Store and small scatter
		else if (instr->num_writes > 0) {
			
				new_uop.package_clean();
				new_uop.opcode_to_uop(this->uopCounter++,
									  INSTRUCTION_OPERATION_MEM_STORE,
									  this->LATENCY_MEM_STORE, this->WAIT_NEXT_MEM_STORE, &(this->fu_mem_store),
									  *instr, uops_created, is_masked);
									  
				for (uint32_t w = 0; w < instr->num_writes; ++w)
				{
					new_uop.add_memory_operation(instr->writes_addr[w], instr->writes_size[w]);
				}

				++uops_created;

				// There was a previous uops from the same instruction. The last wrote in the UOPS_LINK_REGISTER register.
				if ((uops.size() > 0) || (instr_op == INSTRUCTION_OPERATION_BRANCH) || (instr->num_reads > 0))
				{
					// Create a dependency with the previous uop from the same instruction
					bool inserted_UOPS_LINK_REGISTER = false;
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.read_regs[i] = POSITION_FAIL;
					}
					/// Insert UOPS_LINK_REGISTER into RRegs
					new_uop.read_regs[0] = UOPS_LINK_REGISTER;
					inserted_UOPS_LINK_REGISTER = true;



					ERROR_ASSERT_PRINTF(inserted_UOPS_LINK_REGISTER,
										"Could not insert register_%d, all MAX_REGISTERS(%d) used.", UOPS_LINK_REGISTER, MAX_REGISTERS)

					// ===== Write Regs =============================================
					/// Clear WRegs
					// This is the specific uop for store within an instruction.
					// The uops before already wrote in the register.
					for (uint32_t i = 0; i < MAX_REGISTERS; i++)
					{
						new_uop.write_regs[i] = POSITION_FAIL;
					}
				}

				new_uop.updatePackageWait(DECODE_LATENCY);
				new_uop.born_cycle = orcs_engine.get_global_cycle();
				this->total_operations[new_uop.opcode_operation]++;
				// ****************************************************
				// SUPERSCALAR IN ORDER processor
				if (SUPERSCALAR_IN_ORDER) {
					if (uops_created == 1) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.read_regs[i] == POSITION_FAIL)
						{
							new_uop.read_regs[i] = UOPS_LINK_REGISTER;
							break;
						}

						}
					} else if (uops_created == num_uops) {
						for (uint32_t i = 0; i < MAX_REGISTERS; i++)
						{
						if (new_uop.write_regs[i] == POSITION_FAIL)
						{
							new_uop.write_regs[i] = UOPS_LINK_REGISTER;
							break;
						}
					
						}
					}
				}
				// ****************************************************

				statusInsert = this->decodeBuffer.push_back(new_uop);


#if DECODE_DEBUG
					ORCS_PRINTF("TYPE 9: uop created %s\n", this->decodeBuffer.back()->content_to_string2().c_str())
#endif

				ERROR_ASSERT_PRINTF(statusInsert != POSITION_FAIL,
									"Erro, Tentando decodificar mais uops que o maximo permitido")
#if PROCESSOR_DEBUG
				assert(new_uop.uop_operation != -1);
				ORCS_PRINTF("%lu processor %lu decode(): addr %lu uop %lu %s, readyAt %lu, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
							orcs_engine.get_global_cycle(),
							this->processor_id,
							new_uop.opcode_address,
							new_uop.uop_number,
							get_enum_instruction_operation_char(new_uop.uop_operation),
							new_uop.readyAt,
							this->fetchBuffer.get_size(),
							this->decodeBuffer.get_size(),
							reorderBuffer.robUsed);
#endif
		}


		this->fetchBuffer.pop_front();
	
		assert(uops_created == num_uops);
	}

}

// ============================================================================
uint64_t dependencies_created = 0;
uint64_t calls_for_dependencies_creation = 0;
void processor_t::update_registers(reorder_buffer_line_t *new_rob_line)
{
	calls_for_dependencies_creation++;
	/// Control the Register Dependency - Register READ
	for (uint32_t k = 0; k < MAX_REGISTERS; k++)
	{
		if (new_rob_line->uop.read_regs[k] < 0)
			break;
		uint32_t read_register = new_rob_line->uop.read_regs[k];
		ERROR_ASSERT_PRINTF(read_register < RAT_SIZE,
							"Read Register (%d) > Register Alias Table Size (%d)\n", read_register, RAT_SIZE);

		/// If there is a dependency
		if (this->register_alias_table[read_register] != NULL)
		{
			for (uint32_t j = 0; j < ROB_SIZE; j++)
			{
				if (this->register_alias_table[read_register]->reg_deps_ptr_array[j] == NULL)
				{
					this->register_alias_table[read_register]->wake_up_elements_counter++;
					this->register_alias_table[read_register]->reg_deps_ptr_array[j] = new_rob_line;
					new_rob_line->wait_reg_deps_number++;
					dependencies_created++;
					break;
				}
			}
		}
	}

	/// Control the Register Dependency - Register WRITE
	for (uint32_t k = 0; k < MAX_REGISTERS; k++)
	{
		this->add_registerWrite();
		if (new_rob_line->uop.write_regs[k] < 0)
			break;

		uint32_t write_register = new_rob_line->uop.write_regs[k];
		ERROR_ASSERT_PRINTF(write_register < RAT_SIZE,
							"Write Register (%d) > Register Alias Table Size (%d)\n", write_register, RAT_SIZE);

		this->register_alias_table[write_register] = new_rob_line;
	}
}

// ============================================================================
//bool travado = false;
void processor_t::rename()
{
	#if RENAME_DEBUG
		ORCS_PRINTF("Rename Stage\n")
	#endif

	size_t i;
	int32_t pos_rob, pos_mob = POSITION_FAIL;
	uint32_t MOB_LIMIT = 0;

	for (i = 0; i < RENAME_WIDTH; i++)
	{
		//memory_order_buffer_line_t *mob_line = NULL;
		memory_order_buffer_line_t *mob_base = NULL;
		MOB_LIMIT = 0;
		pos_mob = POSITION_FAIL;


		// Checando se há uop decodificado
		// -> se está pronto
		// -> e se o ciclo de pronto é maior ou igual ao atual
		if (this->decodeBuffer.is_empty() ||
			this->decodeBuffer.front()->status != PACKAGE_STATE_WAIT ||
			this->decodeBuffer.front()->readyAt > orcs_engine.get_global_cycle())
		{
			DEBUG_PRINTF("Decode front not ready STATUS %s readyAt %lu\n", get_enum_package_state_char(this->decodeBuffer.front()->status), this->decodeBuffer.front()->readyAt);
			break;
		}

		if ((reorderBuffer.robUsed >= ROB_SIZE) ||
		    (IN_ORDER && (reorderBuffer.robUsed > 0)))
		{

			/*if(!travado){
				travado = true;
				printf("********************************************************\n");
				printf("%lu (uop %lu:%u) ROB Full!!!\n", orcs_engine.get_global_cycle(), this->decodeBuffer.front()->opcode_address, this->decodeBuffer.front()->uop_id);
				printf("********************************************************\n");
			}*/
			DEBUG_PRINTF(" * %lu (uop %lu:%u) ROB Full!!!\n", orcs_engine.get_global_cycle(), this->decodeBuffer.front()->opcode_address, this->decodeBuffer.front()->uop_id)
			this->add_stall_full_ROB();
			break;
		}
		//travado = false;

		// Verifica se há espaço na URS
		if (this->unified_reservation_station.size() == this->unified_reservation_station.capacity()) {
			DEBUG_PRINTF(" * Not enough space in the URS\n")
			break;
		}

		ERROR_ASSERT_PRINTF(this->decodeBuffer.front()->uop_number == this->renameCounter, "Erro, renomeio incorreto\n");

		//=======================
		// Memory Operation Read
		//=======================
		if (this->decodeBuffer.front()->uop_operation == INSTRUCTION_OPERATION_MEM_LOAD)
		{

			if (this->memory_order_buffer_read_used >= MOB_READ || reorderBuffer.robUsed >= ROB_SIZE)
			{
				DEBUG_PRINTF(" * READ MOB || ROB full\n")
				break;
			}


			// Retorna a primeira posição de um conjunto de n livres, ou POSITION_FAIL
			pos_mob = this->search_n_positions_mob_read(this->decodeBuffer.front()->num_mem_operations, &MOB_LIMIT);

			if (pos_mob == POSITION_FAIL)
			{
				DEBUG_PRINTF(" * Not enough positions inside read mob\n")
				this->add_stall_full_MOB_Read();
				break;
			}


			mob_base = this->memory_order_buffer_read;
		}

		//=======================
		// Memory Operation Write
		//=======================
		if (this->decodeBuffer.front()->uop_operation == INSTRUCTION_OPERATION_MEM_STORE)
		{
			if (this->memory_order_buffer_write_used >= MOB_WRITE || reorderBuffer.robUsed >= ROB_SIZE)
			{
				break;
			}
			// Retorna a primeira posição de um conjunto de n livres, ou POSITION_FAIL
			pos_mob = this->search_n_positions_mob_write(this->decodeBuffer.front()->num_mem_operations, &MOB_LIMIT);
			if (pos_mob == POSITION_FAIL)
			{
				DEBUG_PRINTF(" * Not enough positions inside write mob\n")
				this->add_stall_full_MOB_Write();
				break;
			}

			mob_base = this->memory_order_buffer_write;
		}

		//=======================
		// Memory Operation HIVE
		//=======================
		if (get_HAS_HIVE())
		{
			instruction_operation_t uop_operation = this->decodeBuffer.front()->uop_operation;

			if (uop_operation == INSTRUCTION_OPERATION_HIVE_LOCK ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_UNLOCK ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_FP_ALU ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_FP_DIV ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_FP_MUL ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_INT_ALU ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_INT_DIV ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_INT_MUL ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_LOAD ||
				uop_operation == INSTRUCTION_OPERATION_HIVE_STORE)
			{
				if (this->memory_order_buffer_hive_used >= MOB_HIVE || reorderBuffer.robUsed >= ROB_SIZE) {
					break;
				}

				pos_mob = this->search_position_mob_hive(&MOB_LIMIT);
				if (pos_mob == POSITION_FAIL)
				{
					this->add_stall_full_MOB_Read();
					break;
				}


				mob_base = this->memory_order_buffer_hive;
				
				//ORCS_PRINTF("reservando espaço no MOB para instrução %s %lu\n",
				//            get_enum_instruction_operation_char(this->decodeBuffer.front()->opcode_operation),
				//            this->decodeBuffer.front()->opcode_number);
			}
		}

		//=======================
		// Memory Operation VIMA
		//=======================
		if (get_HAS_VIMA())
		{
			instruction_operation_t uop_operation = this->decodeBuffer.front()->uop_operation;

			if (uop_operation == INSTRUCTION_OPERATION_VIMA_FP_ALU ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_FP_DIV ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MUL ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_INT_ALU ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_INT_DIV ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MUL ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MLA ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MLA  ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_GATHER  ||
				uop_operation == INSTRUCTION_OPERATION_VIMA_SCATTER)
			{
				if (this->memory_order_buffer_vima_used >= MOB_VIMA || reorderBuffer.robUsed >= ROB_SIZE) {
					break;
				}
				else
				{
					#if VIMA_DEBUGG
					ORCS_PRINTF("%lu Processor rename(): memory_order_buffer_vima used = %u.\n",
								orcs_engine.get_global_cycle(),
								this->memory_order_buffer_vima_used);
					#endif
				}

				pos_mob = this->search_position_mob_vima(&MOB_LIMIT);
				if (pos_mob == POSITION_FAIL)
				{
					this->add_stall_full_MOB_Read();
					break;
				}

				//mob_line = &this->memory_order_buffer_vima[pos_mob];
				mob_base = this->memory_order_buffer_vima;
			}
		}

		//=======================
		// Verificando se tem espaco no ROB se sim vamos inserir
		//=======================
		pos_rob = this->searchPositionROB(&reorderBuffer);

		if (pos_rob == POSITION_FAIL)
		{
			this->add_stall_full_ROB();
			break;
		}

		// ===============================================
		// Inserting on ROB
		// ===============================================
		reorder_buffer_line_t *rob_line = NULL;
		rob_line = &this->reorderBuffer.reorderBuffer[pos_rob];
		rob_line->uop = *this->decodeBuffer.front();
		this->decodeBuffer.front()->package_clean();
		this->decodeBuffer.pop_front();
		this->renameCounter++;

		// =======================
		// Setting controls to ROB.
		// =======================
		rob_line->stage = PROCESSOR_STAGE_RENAME;
		rob_line->uop.updatePackageWait(RENAME_LATENCY + DISPATCH_LATENCY);
		rob_line->mob_base = mob_base;//mob_line;
		rob_line->pos_mob = pos_mob;
		rob_line->mob_limit = MOB_LIMIT;
		rob_line->waiting_mem_request = 0;
		rob_line->processor_id = this->processor_id;

		// =======================
		// Making registers dependences
		// =======================
		this->update_registers(rob_line);

#if RENAME_DEBUG
			ORCS_PRINTF("Rename Opcode number: %lu %s\n",
						rob_line->uop.opcode_number,
						rob_line->content_to_string().c_str())
#endif

		// =======================
		// Insert into Reservation Station
		// =======================
		this->unified_reservation_station.push_back(rob_line);



		// =======================
		// Insert into MOB
		// =======================
		if (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_MEM_LOAD)
		{
			for (uint32_t r = 0; r < rob_line->uop.num_mem_operations; ++r)
			{
				uint32_t pos = (pos_mob + r) % MOB_LIMIT;
  				rob_line->mob_base[pos].is_first_of_vector_load = ((r == 0) && rob_line->uop.is_vector_insn);
				rob_line->mob_base[pos].opcode_address = rob_line->uop.opcode_address;
				rob_line->mob_base[pos].memory_address = rob_line->uop.memory_address[r];
				rob_line->mob_base[pos].memory_size = rob_line->uop.memory_size[r];
				rob_line->mob_base[pos].memory_operation = MEMORY_OPERATION_READ;
				rob_line->mob_base[pos].status = PACKAGE_STATE_WAIT;
				rob_line->mob_base[pos].readyToGo = orcs_engine.get_global_cycle() + RENAME_LATENCY + DISPATCH_LATENCY;
				rob_line->mob_base[pos].uop_number = rob_line->uop.uop_number;
				rob_line->mob_base[pos].processor_id = this->processor_id;
				rob_line->waiting_mem_request++;
			}
#if MEMORY_DEBUG
			ORCS_PRINTF("[ROBL] %lu {%lu} %lu %s added to reorder order buffer (Ready: %lu).\n",
						orcs_engine.get_global_cycle(),
						rob_line->uop.opcode_number,
						rob_line->mob_base[rob_line->pos_mob].memory_address,
						get_enum_memory_operation_char(rob_line->mob_base[rob_line->pos_mob].memory_operation),
						rob_line->mob_base[rob_line->pos_mob].readyToGo);
#endif
		}
		else if (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_MEM_STORE)
		{
			for (uint32_t w = 0; w < rob_line->uop.num_mem_operations; ++w)
			{
				uint32_t pos = (pos_mob + w) % MOB_LIMIT;
				rob_line->mob_base[pos].opcode_address = rob_line->uop.opcode_address;
				rob_line->mob_base[pos].memory_address = rob_line->uop.memory_address[w];
				rob_line->mob_base[pos].memory_size = rob_line->uop.memory_size[w];
				rob_line->mob_base[pos].memory_operation = MEMORY_OPERATION_WRITE;
				rob_line->mob_base[pos].status = PACKAGE_STATE_WAIT;
				rob_line->mob_base[pos].readyToGo = orcs_engine.get_global_cycle() + RENAME_LATENCY + DISPATCH_LATENCY;
				rob_line->mob_base[pos].uop_number = rob_line->uop.uop_number;
				rob_line->mob_base[pos].processor_id = this->processor_id;
				rob_line->waiting_mem_request++;
			}
#if MEMORY_DEBUG
			ORCS_PRINTF("[ROBL] %lu {%lu} %lu %s added to reorder order buffer.\n",
						orcs_engine.get_global_cycle(),
						rob_line->uop.opcode_number,
						rob_line->mob_base[rob_line->pos_mob].memory_address,
						get_enum_memory_operation_char(rob_line->mob_base[rob_line->pos_mob].memory_operation));
#endif
		}
		else if (this->get_HAS_HIVE() &&
				 (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_LOAD ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_STORE ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_LOCK ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_UNLOCK ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_INT_ALU ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_INT_DIV ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_INT_MUL ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_FP_ALU ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_FP_DIV ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_FP_MUL))
		{
			pos_mob = rob_line->pos_mob;
			rob_line->mob_base[pos_mob].is_hive = true;
			rob_line->mob_base[pos_mob].is_hive = false;
			rob_line->mob_base[pos_mob].opcode_address = rob_line->uop.opcode_address;
			rob_line->mob_base[pos_mob].hive_read1 = rob_line->uop.hive_read1;
			rob_line->mob_base[pos_mob].hive_read2 = rob_line->uop.hive_read2;
			rob_line->mob_base[pos_mob].hive_write = rob_line->uop.hive_write;
			rob_line->mob_base[pos_mob].memory_size = rob_line->uop.memory_size[0];

			switch (rob_line->uop.uop_operation)
			{
			case INSTRUCTION_OPERATION_HIVE_LOCK:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_LOCK;
				break;
			case INSTRUCTION_OPERATION_HIVE_UNLOCK:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_UNLOCK;
				break;
			case INSTRUCTION_OPERATION_HIVE_LOAD:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_LOAD;
				rob_line->mob_base[pos_mob].memory_address = rob_line->uop.read_address;
				break;
			case INSTRUCTION_OPERATION_HIVE_STORE:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_STORE;
				rob_line->mob_base[pos_mob].memory_address = rob_line->uop.write_address;
				break;
			case INSTRUCTION_OPERATION_HIVE_INT_ALU:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_INT_ALU;
				break;
			case INSTRUCTION_OPERATION_HIVE_INT_MUL:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_INT_MUL;
				break;
			case INSTRUCTION_OPERATION_HIVE_INT_DIV:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_INT_DIV;
				break;
			case INSTRUCTION_OPERATION_HIVE_FP_ALU:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_FP_ALU;
				break;
			case INSTRUCTION_OPERATION_HIVE_FP_MUL:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_FP_MUL;
				break;
			case INSTRUCTION_OPERATION_HIVE_FP_DIV:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_HIVE_FP_DIV;
				break;
			default:
				break;
			}
			pos_mob = rob_line->pos_mob;
			rob_line->mob_base[pos_mob].status = PACKAGE_STATE_WAIT;
			rob_line->mob_base[pos_mob].readyToGo = orcs_engine.get_global_cycle() + RENAME_LATENCY + DISPATCH_LATENCY;
			rob_line->mob_base[pos_mob].uop_number = rob_line->uop.uop_number;
			rob_line->mob_base[pos_mob].processor_id = this->processor_id;
		}
		else if (this->get_HAS_VIMA() &&
				 (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_ALU ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_DIV ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MUL ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_ALU  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_DIV  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MUL  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MLA ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MLA  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_GATHER ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_SCATTER))
		{
			pos_mob = rob_line->pos_mob;
			rob_line->mob_base[pos_mob].is_hive = false;
			rob_line->mob_base[pos_mob].is_vima = true;
			rob_line->mob_base[pos_mob].vima_read1 = rob_line->uop.read_address;
			rob_line->mob_base[pos_mob].vima_read2 = rob_line->uop.read2_address;
			rob_line->mob_base[pos_mob].vima_write = rob_line->uop.write_address;
			rob_line->mob_base[pos_mob].opcode_address = rob_line->uop.opcode_address;
			rob_line->mob_base[pos_mob].memory_size = rob_line->uop.memory_size[0];

			switch (rob_line->uop.uop_operation)
			{
			case INSTRUCTION_OPERATION_VIMA_INT_ALU:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_INT_ALU;
				break;
			case INSTRUCTION_OPERATION_VIMA_INT_MUL:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_INT_MUL;
				break;
			case INSTRUCTION_OPERATION_VIMA_INT_DIV:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_INT_DIV;
				break;
			case INSTRUCTION_OPERATION_VIMA_FP_ALU:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_FP_ALU;
				break;
			case INSTRUCTION_OPERATION_VIMA_FP_MUL:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_FP_MUL;
				break;
			case INSTRUCTION_OPERATION_VIMA_FP_DIV:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_FP_DIV;
				break;
			case INSTRUCTION_OPERATION_VIMA_INT_MLA:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_INT_MLA;
				break;
			case INSTRUCTION_OPERATION_VIMA_FP_MLA:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_FP_MLA;
				break;
			case INSTRUCTION_OPERATION_VIMA_GATHER:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_GATHER;
				break;
			case INSTRUCTION_OPERATION_VIMA_SCATTER:
				rob_line->mob_base[pos_mob].memory_operation = MEMORY_OPERATION_VIMA_SCATTER;
				break;
			default:
				break;
			}
			rob_line->mob_base[pos_mob].status = PACKAGE_STATE_WAIT;
			rob_line->mob_base[pos_mob].readyToGo = orcs_engine.get_global_cycle() + RENAME_LATENCY + DISPATCH_LATENCY;
			rob_line->mob_base[pos_mob].uop_number = rob_line->uop.uop_number;
			rob_line->mob_base[pos_mob].processor_id = this->processor_id;
		}

		//linking rob and mob
		if (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_MEM_LOAD ||
				 rob_line->uop.uop_operation == INSTRUCTION_OPERATION_MEM_STORE)
		{
			for (uint32_t a = 0; a < rob_line->uop.num_mem_operations; ++a) {
				uint32_t pos = (pos_mob + a) % MOB_LIMIT;
				mob_base[pos].rob_ptr = rob_line;
			}

			if (DISAMBIGUATION_ENABLED)
			{
				for (uint32_t a = 0; a < rob_line->uop.num_mem_operations; ++a) {
					uint32_t pos = (pos_mob + a) % MOB_LIMIT;
					this->disambiguator->make_memory_dependences(&rob_line->mob_base[pos]);
				}
			}
		}
		else if (this->get_HAS_HIVE() &&
				 (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_LOAD ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_STORE ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_LOCK ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_UNLOCK ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_INT_ALU ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_INT_DIV ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_INT_MUL ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_FP_ALU ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_FP_DIV ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HIVE_FP_MUL))
		{
			rob_line->mob_base[rob_line->pos_mob].rob_ptr = rob_line;
			//mob_line->rob_ptr = rob_line;

			if (DISAMBIGUATION_ENABLED)
			{
				this->disambiguator->make_memory_dependences(&rob_line->mob_base[rob_line->pos_mob]);
			}
		}
		else if (this->get_HAS_VIMA() &&
				 (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_ALU ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_DIV ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MUL ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_ALU  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_DIV  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MUL  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MLA ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MLA  ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_GATHER ||
				  rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_SCATTER))
		{
			rob_line->mob_base[rob_line->pos_mob].rob_ptr = rob_line;
			//mob_line->rob_ptr = rob_line;

#if VIMA_DEBUGG
			ORCS_PRINTF("%lu Processor rename(): VIMA instruction %lu uop %lu renamed!\n",
						orcs_engine.get_global_cycle(),
						rob_line->uop.opcode_number,
						rob_line->uop.uop_number);
#endif

			if (DISAMBIGUATION_ENABLED)
			{
				this->disambiguator->make_memory_dependences(&rob_line->mob_base[rob_line->pos_mob]);
			}
		}

#if PROCESSOR_DEBUG
		assert(rob_line->uop.uop_operation != -1);
		ORCS_PRINTF("%lu processor %lu rename(): uop %lu %s, readyAt %lu, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
					orcs_engine.get_global_cycle(),
					this->processor_id,
					rob_line->uop.uop_number,
					get_enum_instruction_operation_char(rob_line->uop.uop_operation),
					rob_line->uop.readyAt,
					this->fetchBuffer.get_size(),
					this->decodeBuffer.get_size(),
					reorderBuffer.robUsed)
#endif

	} //end for
}

// ============================================================================
void processor_t::dispatch()
{
	#if DISPATCH_DEBUG
		ORCS_PRINTF("Dispatch Stage\n")
	#endif
	uint32_t total_dispatched = 0;

	for (auto &fu : this->functional_units)
	{
		fu.dispatch_cnt = 0;
	}

	this->fu_mem_load.dispatch_cnt = 0;
	this->fu_mem_store.dispatch_cnt = 0;

	if (get_HAS_VIMA())
	{
		this->fu_mem_vima.dispatch_cnt = 0;
	}
	if (get_HAS_HIVE())
	{
		this->fu_mem_hive.dispatch_cnt = 0;
	}

	for (uint32_t i = 0; i < this->unified_reservation_station.size() && i < UNIFIED_RS; i++)
	{
		//pointer to entry
		reorder_buffer_line_t *rob_line = this->unified_reservation_station[i];
		uop_package_t *uop = &(rob_line->uop);

#if DISPATCH_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("cycle %lu\n", orcs_engine.get_global_cycle())
			ORCS_PRINTF("=================\n")
			ORCS_PRINTF("Unified Reservations Station on use: %lu\n", this->unified_reservation_station.size())
			ORCS_PRINTF("Trying Dispatch - %s\n", rob_line->content_to_string().c_str())
			ORCS_PRINTF("=================\n")
		}
#endif

		if ((total_dispatched >= DISPATCH_WIDTH) ||
		    (IN_ORDER && (total_dispatched > 0)))
		{
			break;
		}

		if (VIMA_EXCEPT)
		{
			if (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_ALU ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MUL ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_DIV ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_ALU  ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MUL  ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_DIV  ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_INT_MLA ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_FP_MLA  ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_GATHER  ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_VIMA_SCATTER)
			{
				rob_line->wait_reg_deps_number = 0;
			}
		}

		if ((uop->readyAt <= orcs_engine.get_global_cycle()) && (rob_line->wait_reg_deps_number == 0))
		{
			ERROR_ASSERT_PRINTF(rob_line->uop.status == PACKAGE_STATE_WAIT,
								"Error, uop not ready being dispatched\n %s\n",
								rob_line->content_to_string().c_str());
				ERROR_ASSERT_PRINTF(rob_line->stage == PROCESSOR_STAGE_RENAME,
								"Error, uop not in Rename to rename stage\n %s\n",
								rob_line->content_to_string().c_str());
				//if dispatched
			bool dispatched = false;
			if (rob_line->uop.uop_operation == INSTRUCTION_OPERATION_BARRIER ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HMC_ROA ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_HMC_ROWA ||
				rob_line->uop.uop_operation == INSTRUCTION_OPERATION_LAST)
			{
				std::cout << rob_line->uop.content_to_string() << std::endl;
				ERROR_PRINTF("Invalid instruction LAST||BARRIER||HMC_ROA||HMC_ROWA being dispatched.\n");
				continue;
			}
				functional_unit_t *fu = uop->functional_unit;
			if (fu->dispatch_cnt < fu->size)
			{
				for (uint32_t k = 0; k < fu->size; ++k)
				{
					if (fu->slot[k] <= orcs_engine.get_global_cycle())
					{
						fu->slot[k] = orcs_engine.get_global_cycle() + fu->wait_next;
						fu->dispatch_cnt++;
						dispatched = true;
						rob_line->stage = PROCESSOR_STAGE_EXECUTION;
						uop->updatePackageWait(uop->latency);
						break;
					}
				}
			}
			//remover os postos em execucao aqui
			if (dispatched == true)
			{

#if PROCESSOR_DEBUG
				if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
				{
					ORCS_PRINTF("Dispatched %s\n", rob_line->content_to_string().c_str())
					ORCS_PRINTF("===================================================================\n")
				}
#endif

				// update Dispatched
				total_dispatched++;
				// insert on FUs waiting structure
				this->unified_functional_units.push_back(rob_line);
				// remove from reservation station
				this->unified_reservation_station.erase(this->unified_reservation_station.begin() + i);
				i--;
			} //end if dispatched

#if PROCESSOR_DEBUG
			assert(rob_line->uop.uop_operation != -1);
			ORCS_PRINTF("%lu processor %lu dispatch(): uop %lu %s, readyAt %lu, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
						orcs_engine.get_global_cycle(),
						this->processor_id, rob_line->uop.uop_number,
						get_enum_instruction_operation_char(rob_line->uop.uop_operation),
						rob_line->uop.readyAt, this->fetchBuffer.get_size(), this->decodeBuffer.get_size(), reorderBuffer.robUsed);
#endif

		} //end if robline is ready
	} //end for
} //end method

//clean_mob_write() copy!
void processor_t::clean_mob_hive()
{
	uint32_t pos = this->memory_order_buffer_hive_start;
	for (uint32_t i = 0; i < this->memory_order_buffer_hive_used; i++)
	{
		if (this->memory_order_buffer_hive[pos].status == PACKAGE_STATE_READY &&
			this->memory_order_buffer_hive[pos].readyAt <= orcs_engine.get_global_cycle() &&
			this->memory_order_buffer_hive[pos].processed == false)
		{
			this->memory_order_buffer_hive[pos].rob_ptr->stage = PROCESSOR_STAGE_COMMIT;
			this->memory_order_buffer_hive[pos].rob_ptr->uop.updatePackageReady(COMMIT_LATENCY);
			this->memory_order_buffer_hive[pos].processed = true;
			this->memory_hive_executed--;
			this->solve_registers_dependency(this->memory_order_buffer_hive[pos].rob_ptr);
			if (DISAMBIGUATION_ENABLED)
			{
				this->disambiguator->solve_memory_dependences(&this->memory_order_buffer_hive[pos]);
			}
#if DEBUG
			ORCS_PRINTF("Processor clean_mob_hive(): HIVE instruction %lu %s, %u!\n", this->memory_order_buffer_hive[pos].uop_number, get_enum_processor_stage_char(this->memory_order_buffer_hive[pos].rob_ptr->stage), this->memory_order_buffer_hive[pos].readyAt)
#endif
		}
		pos++;
		if (pos >= MOB_HIVE)
			pos = 0;
	}
}

void processor_t::clean_mob_vima()
{
	uint32_t pos = this->memory_order_buffer_vima_start;
	for (uint32_t i = 0; i < this->memory_order_buffer_vima_used; i++)
	{
		if (this->memory_order_buffer_vima[pos].status == PACKAGE_STATE_READY &&
			this->memory_order_buffer_vima[pos].readyAt <= orcs_engine.get_global_cycle() &&
			this->memory_order_buffer_vima[pos].processed == false)
		{
#if VIMA_DEBUGG
			ORCS_PRINTF("%lu Processor clean_mob_vima(): memory_vima_executed %u, processor %lu ", orcs_engine.get_global_cycle(), this->memory_vima_executed, this->processor_id)
#endif
			this->memory_order_buffer_vima[pos].rob_ptr->stage = PROCESSOR_STAGE_COMMIT;
			this->memory_order_buffer_vima[pos].rob_ptr->uop.updatePackageReady(COMMIT_LATENCY);
			this->memory_order_buffer_vima[pos].processed = true;
			this->memory_vima_executed--;
			this->solve_registers_dependency(this->memory_order_buffer_vima[pos].rob_ptr);
			if (DISAMBIGUATION_ENABLED)
			{
				this->disambiguator->solve_memory_dependences(&this->memory_order_buffer_vima[pos]);
			}
#if VIMA_DEBUGG
			ORCS_PRINTF("VIMA instruction %lu %s, %u!\n", this->memory_order_buffer_vima[pos].uop_number, get_enum_processor_stage_char(this->memory_order_buffer_vima[pos].rob_ptr->stage), this->memory_order_buffer_vima[pos].readyAt)
#endif
		}
		pos++;
		if (pos >= MOB_VIMA)
			pos = 0;
	}
}


void processor_t::clean_mob_read()
{
	// ==================================
	// verificar leituras prontas no ciclo,
	// remover do MOB e atualizar os registradores,
	// ==================================
	uint32_t pos = this->memory_order_buffer_read_start;
	for (uint32_t i = 0; i < this->memory_order_buffer_read_used; i++)
	{
		if (this->memory_order_buffer_read[pos].status == PACKAGE_STATE_READY &&
			this->memory_order_buffer_read[pos].readyAt <= orcs_engine.get_global_cycle() &&
			this->memory_order_buffer_read[pos].processed == false)
		{
#if MEMORY_DEBUG
			ORCS_PRINTF("[MOBL] %lu %lu %s removed from memory order buffer | %s | readyAt = %u.\n",
						orcs_engine.get_global_cycle(),
						memory_order_buffer_read[pos].memory_address,
						get_enum_memory_operation_char(memory_order_buffer_read[pos].memory_operation),
						get_enum_package_state_char(this->memory_order_buffer_read[pos].status),
						this->memory_order_buffer_read[pos].readyAt);
#endif

			ERROR_ASSERT_PRINTF(this->memory_order_buffer_read[pos].uop_executed == true,
								"Removing memory read before being executed.\n");

			ERROR_ASSERT_PRINTF(this->memory_order_buffer_read[pos].wait_mem_deps_number == 0,
								"Number of memory dependencies should be zero.\n %s\n",
								this->memory_order_buffer_read[i].rob_ptr->content_to_string().c_str());

#if EXECUTE_DEBUG
			if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
			{
				ORCS_PRINTF("\nSolving %s\n\n", this->memory_order_buffer_read[pos].rob_ptr->content_to_string().c_str())
			}
#endif

			// Se for o último necessário para o Commit
			this->memory_order_buffer_read[pos].rob_ptr->waiting_mem_request--;
			if (this->memory_order_buffer_read[pos].rob_ptr->waiting_mem_request == 0) {
				this->memory_order_buffer_read[pos].rob_ptr->stage = PROCESSOR_STAGE_COMMIT;
				this->memory_order_buffer_read[pos].rob_ptr->uop.updatePackageReady(COMMIT_LATENCY);
				this->solve_registers_dependency(this->memory_order_buffer_read[pos].rob_ptr);
			}

			this->memory_order_buffer_read[pos].processed = true;
			this->memory_read_executed--;


			if (DISAMBIGUATION_ENABLED)
			{
				this->disambiguator->solve_memory_dependences(&this->memory_order_buffer_read[pos]);
			}

			if (this->memory_order_buffer_read[pos].waiting_DRAM)
			{
				ERROR_ASSERT_PRINTF(this->request_DRAM > 0, "ERRO, Contador negativo Waiting DRAM\n");
#if EXECUTE_DEBUG
				if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
				{
					ORCS_PRINTF("\nReducing DRAM COUNTER\n\n");
				}
#endif

				this->request_DRAM--;
			}
		}

		pos++;
		if (pos >= MOB_READ)
			pos = 0;
	}
}

// ============================================================================
void processor_t::execute()
{

#if EXECUTE_DEBUG
	if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
	{
		ORCS_PRINTF("=========================================================================\n")
		ORCS_PRINTF("========== Execute Stage ==========\n")
	}
#endif

	if (this->get_HAS_VIMA())
		this->clean_mob_vima();
	if (this->get_HAS_HIVE())
		this->clean_mob_hive();

	this->clean_mob_read();
	uint32_t uop_total_executed = 0;

	for (uint32_t i = 0; i < this->unified_functional_units.size(); i++)
	{

		reorder_buffer_line_t *rob_line = this->unified_functional_units[i];

		DEBUG_PRINTF("Execute: UF %u/%lu\n", i, this->unified_functional_units.size())

		if ((uop_total_executed == EXECUTE_WIDTH) ||
		    (IN_ORDER && (uop_total_executed > 0)))
		{
			break;
		}

		if (rob_line == NULL)
		{
			break;
		}

		if (rob_line->uop.readyAt <= orcs_engine.get_global_cycle())
		{
			ERROR_ASSERT_PRINTF(rob_line->stage == PROCESSOR_STAGE_EXECUTION, "ROB not on execution state")
			ERROR_ASSERT_PRINTF(rob_line->uop.status == PACKAGE_STATE_WAIT, "FU with Package not in ready state")

			switch (rob_line->uop.uop_operation)
			{
			// =============================================================
			// BRANCHES
			case INSTRUCTION_OPERATION_BRANCH:
			// INTEGERS ===============================================
			case INSTRUCTION_OPERATION_INT_ALU:
			case INSTRUCTION_OPERATION_NOP:
			case INSTRUCTION_OPERATION_OTHER:
			case INSTRUCTION_OPERATION_INT_MUL:
			case INSTRUCTION_OPERATION_INT_DIV:
			// FLOAT POINT ===============================================
			case INSTRUCTION_OPERATION_FP_ALU:
			case INSTRUCTION_OPERATION_FP_MUL:
			case INSTRUCTION_OPERATION_FP_DIV:
			{
				rob_line->stage = PROCESSOR_STAGE_COMMIT;
				rob_line->uop.updatePackageReady(EXECUTE_LATENCY + COMMIT_LATENCY);
				this->solve_registers_dependency(rob_line);
				uop_total_executed++;
				/// Remove from the Functional Units
				this->unified_functional_units.erase(this->unified_functional_units.begin() + i);
				this->unified_functional_units.shrink_to_fit();
				i--;
			}
			break;
			// HIVE ==========================================
			case INSTRUCTION_OPERATION_HIVE_LOCK:
			case INSTRUCTION_OPERATION_HIVE_UNLOCK:
			case INSTRUCTION_OPERATION_HIVE_LOAD:
			case INSTRUCTION_OPERATION_HIVE_STORE:
			case INSTRUCTION_OPERATION_HIVE_INT_ALU:
			case INSTRUCTION_OPERATION_HIVE_INT_MUL:
			case INSTRUCTION_OPERATION_HIVE_INT_DIV:
			case INSTRUCTION_OPERATION_HIVE_FP_ALU:
			case INSTRUCTION_OPERATION_HIVE_FP_MUL:
			case INSTRUCTION_OPERATION_HIVE_FP_DIV:
			{
				ERROR_ASSERT_PRINTF(rob_line->mob_base != NULL, "Read with a NULL pointer to MOB\n%s\n", rob_line->content_to_string().c_str())
				this->memory_hive_executed++;
				rob_line->mob_base[rob_line->pos_mob].uop_executed = true;
				rob_line->uop.updatePackageWait(EXECUTE_LATENCY);
				uop_total_executed++;
				/// Remove from the Functional Units
				this->unified_functional_units.erase(this->unified_functional_units.begin() + i);
				this->unified_functional_units.shrink_to_fit();
				i--;

#if DEBUG
				ORCS_PRINTF("Processor execute(): HIVE instruction %lu executed!\n", rob_line->uop.uop_number)
#endif
			}
			break;
			// VIMA ==========================================
			case INSTRUCTION_OPERATION_VIMA_INT_ALU:
			case INSTRUCTION_OPERATION_VIMA_INT_MUL:
			case INSTRUCTION_OPERATION_VIMA_INT_DIV:
			case INSTRUCTION_OPERATION_VIMA_FP_ALU:
			case INSTRUCTION_OPERATION_VIMA_FP_MUL:
			case INSTRUCTION_OPERATION_VIMA_FP_DIV:
			case INSTRUCTION_OPERATION_VIMA_INT_MLA:
			case INSTRUCTION_OPERATION_VIMA_FP_MLA:
			case INSTRUCTION_OPERATION_VIMA_GATHER:
			case INSTRUCTION_OPERATION_VIMA_SCATTER:
			{
				ERROR_ASSERT_PRINTF(rob_line->mob_base != NULL, "Read with a NULL pointer to MOB\n%s\n", rob_line->content_to_string().c_str())
				this->memory_vima_executed++;
				rob_line->mob_base[rob_line->pos_mob].uop_executed = true;
				rob_line->uop.updatePackageWait(EXECUTE_LATENCY);
				uop_total_executed++;
				/// Remove from the Functional Units
				this->unified_functional_units.erase(this->unified_functional_units.begin() + i);
				this->unified_functional_units.shrink_to_fit();
				i--;

#if VIMA_DEBUGG
				ORCS_PRINTF("%lu Processor execute(): VIMA instruction %lu executed!\n", orcs_engine.get_global_cycle(), rob_line->uop.uop_number)
#endif
			}
			break;
			case INSTRUCTION_OPERATION_MEM_LOAD:
			{

				ERROR_ASSERT_PRINTF(rob_line->mob_base != NULL, "Read with a NULL pointer to MOB\n%s\n", rob_line->content_to_string().c_str())

				
				for (uint32_t a = 0; a < rob_line->uop.num_mem_operations; ++a){
					uint32_t pos = (rob_line->pos_mob + a) % rob_line->mob_limit;
					rob_line->mob_base[pos].uop_executed = true;
					this->memory_read_executed++;
				}

				rob_line->uop.updatePackageWait(EXECUTE_LATENCY);
				uop_total_executed++;
				/// Remove from the Functional Units
				this->unified_functional_units.erase(this->unified_functional_units.begin() + i);
				this->unified_functional_units.shrink_to_fit();
				i--;
			}
			break;
			case INSTRUCTION_OPERATION_MEM_STORE:
			{
				ERROR_ASSERT_PRINTF(rob_line->mob_base != NULL, "Write with a NULL pointer to MOB\n%s\n", rob_line->content_to_string().c_str())
				

				for (uint32_t a = 0; a < rob_line->uop.num_mem_operations; ++a){
					uint32_t pos = (rob_line->pos_mob + a) % rob_line->mob_limit;
					rob_line->mob_base[pos].uop_executed = true;
					this->memory_write_executed++;
					
				}

				rob_line->uop.updatePackageWait(EXECUTE_LATENCY);
				uop_total_executed++;
				/// Remove from the Functional Units
				this->unified_functional_units.erase(this->unified_functional_units.begin() + i);
				this->unified_functional_units.shrink_to_fit();
				i--;
			}
			break;
			case INSTRUCTION_OPERATION_BARRIER:
			case INSTRUCTION_OPERATION_HMC_ROA:
			case INSTRUCTION_OPERATION_HMC_ROWA:
			case INSTRUCTION_OPERATION_ZERO:
			case INSTRUCTION_OPERATION_LAST:
				ERROR_PRINTF("Invalid BARRIER | HMC ROA | HMC ROWA | ÇAST.\n");
				break;
			} //end switch
#if EXECUTE_DEBUG
			if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
			{
				ORCS_PRINTF("Executed %s\n", rob_line->content_to_string().c_str())
			}
#endif

#if PROCESSOR_DEBUG
			assert(rob_line->uop.uop_operation != -1);
			ORCS_PRINTF("%lu processor %lu execute(): uop %lu %s, readyAt %lu, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
						orcs_engine.get_global_cycle(),
						this->processor_id,
						rob_line->uop.uop_number,
						get_enum_instruction_operation_char(rob_line->uop.uop_operation),
						rob_line->uop.readyAt,
						this->fetchBuffer.get_size(),
						this->decodeBuffer.get_size(),
						reorderBuffer.robUsed);
#endif

		} //end if ready package
	}	  //end for

#if EXECUTE_DEBUG
	if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
	{
		ORCS_PRINTF("Memory Operations Read Executed %u\n", this->memory_read_executed)
		ORCS_PRINTF("Memory Operations Write Executed %u\n", this->memory_write_executed)
		ORCS_PRINTF("Requests to DRAM on the Fly %d \n", this->request_DRAM)
	}
#endif
	// =========================================================================
	// Verificar se foi executado alguma operação de leitura,
	//  e executar a mais antiga no MOB
	// =========================================================================
	for (size_t i = 0; i < PARALLEL_LOADS; i++)
	{
		DEBUG_PRINTF("Execute: Executing parallel loads %lu/%u\n", i, PARALLEL_LOADS)
		if (this->memory_read_executed != 0)
		{
			this->mob_read();
		}
	}

	if (this->memory_hive_executed != 0)
	{
		this->mob_hive();
	}

	if (this->memory_vima_executed != 0)
	{
		this->mob_vima();
	}

	// ==================================
	// Executar o MOB Write, com a escrita mais antiga.
	// depois liberar e tratar as escrita prontas;
	// ==================================
	
	for (size_t i = 0; i < PARALLEL_STORES; i++)
	{	
		DEBUG_PRINTF("Execute: Executing parallel stores %lu/%u\n", i, PARALLEL_LOADS)
		if (this->memory_write_executed != 0)
		{
			this->mob_write();
		}
	}
	// =====================================
#if EXECUTE_DEBUG
	if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
	{
		ORCS_PRINTF("=========================================================================\n")
	}
#endif
} //end method

// ============================================================================
memory_order_buffer_line_t *processor_t::get_next_op_load()
{
	uint32_t pos = this->memory_order_buffer_read_start;
	for (uint32_t i = 0; i < this->memory_order_buffer_read_used; i++)
	{
		if (this->memory_order_buffer_read[pos].uop_executed &&
			this->memory_order_buffer_read[pos].status == PACKAGE_STATE_WAIT &&
			this->memory_order_buffer_read[pos].sent == false &&
			this->memory_order_buffer_read[pos].wait_mem_deps_number == 0 &&
			this->memory_order_buffer_read[pos].readyToGo <= orcs_engine.get_global_cycle())
		{
			assert(this->memory_order_buffer_read[pos].rob_ptr != NULL);
			return &this->memory_order_buffer_read[pos];
		}

		pos++;
		if (pos >= MOB_READ)
			pos = 0;
	}
	return NULL;
}

// ============================================================================
uint64_t reads_mshr_stall = 0;
uint32_t processor_t::mob_read()
{
	if (this->oldest_read_to_send == NULL)
		this->oldest_read_to_send = this->get_next_op_load();

	if (this->oldest_read_to_send != NULL && !this->oldest_read_to_send->sent)
	{
		if (!orcs_engine.cacheManager->available(this->processor_id, MEMORY_OPERATION_READ))
		{
			reads_mshr_stall++;
			return OK;
		}

		memory_package_t *request = new memory_package_t();

		request->clients.push_back(oldest_read_to_send);
		request->opcode_address = oldest_read_to_send->opcode_address;
		request->memory_address = oldest_read_to_send->memory_address;
		request->memory_size = oldest_read_to_send->memory_size;
		request->memory_operation = oldest_read_to_send->memory_operation;
		request->status = PACKAGE_STATE_UNTREATED;
		request->is_hive = false;
		request->is_vima = false;
		request->hive_read1 = oldest_read_to_send->hive_read1;
		request->hive_read2 = oldest_read_to_send->hive_read2;
		request->hive_write = oldest_read_to_send->hive_write;
		request->readyAt = orcs_engine.get_global_cycle();
		request->born_cycle = orcs_engine.get_global_cycle();
		request->sent_to_ram = false;
		request->type = DATA;
		request->uop_number = oldest_read_to_send->uop_number;
		request->processor_id = this->processor_id;
		request->op_count[request->memory_operation]++;
		request->clients.shrink_to_fit();

#if MEMORY_DEBUG
		ORCS_PRINTF("[PROC] %lu {%lu} %lu %s sent to memory.R\n", orcs_engine.get_global_cycle(), request->opcode_number,
					request->memory_address,
					get_enum_memory_operation_char(request->memory_operation));
#endif

		if (orcs_engine.cacheManager->searchData(request))
		{
			this->oldest_read_to_send->cycle_send_request = orcs_engine.get_global_cycle(); //Cycle which sent request to memory system
			this->oldest_read_to_send->sent = true;
			this->oldest_read_to_send->rob_ptr->sent = true; ///Setting flag which marks sent request. set to remove entry on mob at commit
		}
		else
		{
			this->add_times_reach_parallel_requests_read();
			delete request;
		}

		this->oldest_read_to_send = NULL;
	} //end if request null
	return OK;
} //end method

void processor_t::print_mob_hive()
{
	ORCS_PRINTF("Cycle: %lu\n", orcs_engine.get_global_cycle())
	for (uint32_t j = 0; j < this->memory_order_buffer_hive_used; j++)
	{
		ORCS_PRINTF("Processor print_mob_hive(): %s %s %lu %u %lu.\n",
					get_enum_package_state_char(this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].status),
					get_enum_memory_operation_char(this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].memory_operation),
					this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].uop_number,
					this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].wait_mem_deps_number,
					this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].readyToGo);
	}
}

void processor_t::print_mob_vima()
{
	ORCS_PRINTF("Cycle: %lu\n", orcs_engine.get_global_cycle())
	for (uint32_t j = 0; j < this->memory_order_buffer_vima_used; j++)
	{
		ORCS_PRINTF("Processor print_mob_vima(): %s %s %lu %u %lu.\n",
					get_enum_package_state_char(this->memory_order_buffer_vima[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].status),
					get_enum_memory_operation_char(this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].memory_operation),
					this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].uop_number,
					this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start + j) % MOB_HIVE].wait_mem_deps_number,
					this->memory_order_buffer_hive[(this->memory_order_buffer_vima_start + j) % MOB_VIMA].readyToGo);
	}
}

memory_order_buffer_line_t *processor_t::get_next_op_hive()
{
	uint32_t pos = this->memory_order_buffer_hive_start;
	for (uint32_t i = 0; i < this->memory_order_buffer_hive_used; i++)
	{
		if (this->memory_order_buffer_hive[pos].uop_executed &&
			this->memory_order_buffer_hive[pos].status == PACKAGE_STATE_WAIT &&
			this->memory_order_buffer_hive[pos].sent == false &&
			this->memory_order_buffer_hive[pos].wait_mem_deps_number == 0 &&
			this->memory_order_buffer_hive[pos].readyToGo <= orcs_engine.get_global_cycle())
		{
#if DEBUG
			//ORCS_PRINTF ("Processor get_next_op_hive(): fetching next HIVE instruction from MOB.\n")
			for (uint32_t j = 0; j < this->memory_order_buffer_hive_used; j++)
			{
				//ORCS_PRINTF ("Processor get_next_op_hive(): %s %s %lu %u %lu.\n",
				//             get_enum_package_state_char(this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start+j) % MOB_HIVE].status),
				//             get_enum_memory_operation_char(this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start+j) % MOB_HIVE].memory_operation),
				//             this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start+j) % MOB_HIVE].uop_number,
				//             this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start+j) % MOB_HIVE].wait_mem_deps_number,
				//             this->memory_order_buffer_hive[(this->memory_order_buffer_hive_start+j) % MOB_HIVE].readyToGo);
			}
#endif
			return &this->memory_order_buffer_hive[pos];
		}
		pos++;
		if (pos >= MOB_HIVE)
			pos = 0;
	}
	return NULL;
}

memory_order_buffer_line_t *processor_t::get_next_op_vima()
{
	uint32_t pos = this->memory_order_buffer_vima_start;
	for (uint32_t i = 0; i < this->memory_order_buffer_vima_used; i++)
	{
		if (this->memory_order_buffer_vima[pos].uop_executed &&
			this->memory_order_buffer_vima[pos].status == PACKAGE_STATE_WAIT &&
			this->memory_order_buffer_vima[pos].sent == false &&
			this->memory_order_buffer_vima[pos].wait_mem_deps_number == 0 &&
			this->memory_order_buffer_vima[pos].readyToGo <= orcs_engine.get_global_cycle())
		{
			return &this->memory_order_buffer_vima[pos];
		}
		pos++;
		if (pos >= MOB_VIMA)
			pos = 0;
	}
	return NULL;
}

// ============================================================================
uint32_t processor_t::mob_hive()
{
	if (this->oldest_hive_to_send == NULL)
		this->oldest_hive_to_send = this->get_next_op_hive();

	if (this->oldest_hive_to_send != NULL && !this->oldest_hive_to_send->sent)
	{

		if (!orcs_engine.cacheManager->available(this->processor_id, MEMORY_OPERATION_READ))
			return OK;

		memory_package_t *request = new memory_package_t();

		request->clients.push_back(oldest_hive_to_send);
		request->opcode_address = oldest_hive_to_send->opcode_address;
		request->memory_address = oldest_hive_to_send->memory_address;
		request->memory_size = oldest_hive_to_send->memory_size;
		request->memory_operation = oldest_hive_to_send->memory_operation;
		request->status = PACKAGE_STATE_UNTREATED;
		request->is_hive = true;
		request->is_vima = false;
		request->hive_read1 = oldest_hive_to_send->hive_read1;
		request->hive_read2 = oldest_hive_to_send->hive_read2;
		request->hive_write = oldest_hive_to_send->hive_write;
		request->readyAt = orcs_engine.get_global_cycle();
		request->born_cycle = orcs_engine.get_global_cycle();
		request->type = DATA;
		request->sent_to_ram = false;
		request->uop_number = oldest_hive_to_send->uop_number;
		request->processor_id = this->processor_id;
		request->op_count[request->memory_operation]++;
		request->clients.shrink_to_fit();

#if MEMORY_DEBUG
		ORCS_PRINTF("[PROC] %lu {%lu} %lu %s sent to memory.H\n", orcs_engine.get_global_cycle(), request->opcode_number, request->memory_address, get_enum_memory_operation_char(request->memory_operation))
#endif

		if (orcs_engine.cacheManager->searchData(request))
		{
			this->oldest_hive_to_send->cycle_send_request = orcs_engine.get_global_cycle(); //Cycle which sent request to memory system
			this->oldest_hive_to_send->sent = true;
			this->oldest_hive_to_send->rob_ptr->sent = true; ///Setting flag which marks sent request. set to remove entry on mob at commit
		}
		else
			delete request;
		this->oldest_hive_to_send = NULL;
	}
	return OK;
}

// ============================================================================
uint32_t processor_t::mob_vima()
{
	if (this->oldest_vima_to_send == NULL)
		this->oldest_vima_to_send = this->get_next_op_vima();

	if (this->oldest_vima_to_send != NULL && !this->oldest_vima_to_send->sent)
	{

		if (!orcs_engine.cacheManager->available(this->processor_id, MEMORY_OPERATION_READ))
			return OK;

		memory_package_t *request = new memory_package_t();

		request->clients.push_back(oldest_vima_to_send);
		request->opcode_address = oldest_vima_to_send->opcode_address;
		request->memory_address = oldest_vima_to_send->memory_address;
		request->memory_size = oldest_vima_to_send->memory_size;
		request->memory_operation = oldest_vima_to_send->memory_operation;
		request->status = PACKAGE_STATE_UNTREATED;
		request->is_hive = false;
		request->is_vima = true;
		request->vima_read1 = oldest_vima_to_send->vima_read1;
		request->vima_read2 = oldest_vima_to_send->vima_read2;
		request->vima_write = oldest_vima_to_send->vima_write;
		request->readyAt = orcs_engine.get_global_cycle();
		request->born_cycle = orcs_engine.get_global_cycle();
		request->type = DATA;
		request->sent_to_ram = false;
		request->uop_number = oldest_vima_to_send->uop_number;
		request->processor_id = this->processor_id;
		request->op_count[request->memory_operation]++;
		request->clients.shrink_to_fit();

#if MEMORY_DEBUG
		ORCS_PRINTF("[PROC] %lu {%lu} %lu %s sent to memory.V\n", orcs_engine.get_global_cycle(), request->opcode_number, request->memory_address, get_enum_memory_operation_char(request->memory_operation))
#endif

		if (orcs_engine.cacheManager->searchData(request))
		{
			this->oldest_vima_to_send->cycle_send_request = orcs_engine.get_global_cycle(); //Cycle which sent request to memory system
			this->oldest_vima_to_send->sent = true;
			this->oldest_vima_to_send->rob_ptr->sent = true; ///Setting flag which marks sent request. set to remove entry on mob at commit
		}
		else
			delete request;
		this->oldest_vima_to_send = NULL;
	}
	return OK;
}

// ============================================================================
memory_order_buffer_line_t *processor_t::get_next_op_store()
{
	uint32_t i = this->memory_order_buffer_write_start;

	if (this->memory_order_buffer_write[i].uop_executed &&
		this->memory_order_buffer_write[i].status == PACKAGE_STATE_WAIT &&
		this->memory_order_buffer_write[i].sent == false &&
		this->memory_order_buffer_write[i].wait_mem_deps_number <= 0 &&
		this->memory_order_buffer_write[i].readyToGo <= orcs_engine.get_global_cycle())
	{
		return &this->memory_order_buffer_write[i];
	}
	return NULL;
}
// ============================================================================
uint64_t escritas_enviadas = 0;
uint64_t write_mshr_stall = 0;
uint32_t processor_t::mob_write()
{
	if (this->oldest_write_to_send == NULL)
		this->oldest_write_to_send = this->get_next_op_store();

	if (this->oldest_write_to_send != NULL && !this->oldest_write_to_send->sent)
	{
		if (!orcs_engine.cacheManager->available(this->processor_id, MEMORY_OPERATION_WRITE))
		{
			write_mshr_stall++;
			return OK;
		}

		memory_package_t *request = new memory_package_t();

		//request->clients.push_back (oldest_write_to_send);
		request->opcode_address = oldest_write_to_send->opcode_address;
		request->memory_address = oldest_write_to_send->memory_address;
		request->memory_size = oldest_write_to_send->memory_size;
		request->memory_operation = oldest_write_to_send->memory_operation;
		request->status = PACKAGE_STATE_UNTREATED;
		request->is_hive = false;
		request->is_vima = false;
		request->hive_read1 = oldest_write_to_send->hive_read1;
		request->hive_read2 = oldest_write_to_send->hive_read2;
		request->hive_write = oldest_write_to_send->hive_write;
		request->readyAt = orcs_engine.get_global_cycle();
		request->born_cycle = orcs_engine.get_global_cycle();
		request->type = DATA;
		request->sent_to_ram = false;
		request->uop_number = oldest_write_to_send->uop_number;
		request->processor_id = this->processor_id;
		request->op_count[request->memory_operation]++;

#if MEMORY_DEBUG
		ORCS_PRINTF("[PROC] %lu {%lu} %lu %s sent to memory.W\n", orcs_engine.get_global_cycle(), request->opcode_number,
					request->memory_address,
					get_enum_memory_operation_char(request->memory_operation));
#endif

		if (orcs_engine.cacheManager->searchData(request))
		{
			escritas_enviadas++;
			this->oldest_write_to_send->cycle_send_request = orcs_engine.get_global_cycle(); //Cycle which sent request to memory system
			this->oldest_write_to_send->sent = true;
			this->oldest_write_to_send->rob_ptr->sent = true; ///Setting flag which marks sent request. set to remove entry on mob at commit
			
			// Se for o último necessário para o Commit
			this->oldest_write_to_send->rob_ptr->waiting_mem_request--;
			if(this->oldest_write_to_send->rob_ptr->waiting_mem_request == 0) {
				this->oldest_write_to_send->rob_ptr->stage = PROCESSOR_STAGE_COMMIT;
				this->oldest_write_to_send->rob_ptr->uop.updatePackageReady(COMMIT_LATENCY);
				this->solve_registers_dependency(this->oldest_write_to_send->rob_ptr);
			}


			this->oldest_write_to_send->processed = true;
			this->memory_write_executed--;

			if (DISAMBIGUATION_ENABLED)
			{
				this->disambiguator->solve_memory_dependences(this->oldest_write_to_send);
			}

			this->remove_front_mob_write();
		}
		else
		{
			this->add_times_reach_parallel_requests_write();
			delete request;
		}

		this->oldest_write_to_send = NULL;
		// =============================================================
	} //end if request null
	
	return OK;
}
// ============================================================================
void processor_t::commit()
{
#if COMMIT_DEBUG
	if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
	{
		ORCS_PRINTF("=========================================================================\n")
		ORCS_PRINTF("========== Commit Stage ==========\n")
		ORCS_PRINTF("Cycle %lu\n", orcs_engine.get_global_cycle())
		if (this->reorderBuffer.robUsed > 0)
			ORCS_PRINTF("ROB Head %s\n", this->reorderBuffer.reorderBuffer[reorderBuffer.robStart].content_to_string().c_str())
		ORCS_PRINTF("==================================\n")
	}
#endif

	//=======
	// Commit
	//=======
	int32_t pos_buffer;
	/// Commit the packages
	ROB_t *rob = &this->reorderBuffer;

	if (rob->robUsed == 0)
	{
		return;
	}

	uint32_t limit = (IN_ORDER) ? 1 : COMMIT_WIDTH;
	for(uint32_t i = 0; i < limit; i++)
	{
		pos_buffer = rob->robStart;
		reorder_buffer_line_t *rob_line = &rob->reorderBuffer[pos_buffer];

		if ((rob->robUsed != 0) &&
			rob_line->stage == PROCESSOR_STAGE_COMMIT &&
			rob_line->uop.status == PACKAGE_STATE_READY &&
			rob_line->uop.readyAt <= orcs_engine.get_global_cycle())
		{

			this->commit_uop_counter++;
			switch (rob_line->uop.uop_operation)
			{
			// INTEGERS ALU
			case INSTRUCTION_OPERATION_INT_ALU:
				this->add_stat_inst_int_alu_completed();
				break;

			// INTEGERS MUL
			case INSTRUCTION_OPERATION_INT_MUL:
				this->add_stat_inst_mul_alu_completed();
				break;

			// INTEGERS DIV
			case INSTRUCTION_OPERATION_INT_DIV:
				this->add_stat_inst_div_alu_completed();
				break;

			// FLOAT POINT ALU
			case INSTRUCTION_OPERATION_FP_ALU:
				this->add_stat_inst_int_fp_completed();
				break;

			// FLOAT POINT MUL
			case INSTRUCTION_OPERATION_FP_MUL:
				this->add_stat_inst_mul_fp_completed();
				break;

			// FLOAT POINT DIV
			case INSTRUCTION_OPERATION_FP_DIV:
				this->add_stat_inst_div_fp_completed();
				break;

			case INSTRUCTION_OPERATION_HIVE_LOCK:
			case INSTRUCTION_OPERATION_HIVE_UNLOCK:
			case INSTRUCTION_OPERATION_HIVE_LOAD:
			case INSTRUCTION_OPERATION_HIVE_STORE:
			case INSTRUCTION_OPERATION_HIVE_INT_ALU:
			case INSTRUCTION_OPERATION_HIVE_INT_MUL:
			case INSTRUCTION_OPERATION_HIVE_INT_DIV:
			case INSTRUCTION_OPERATION_HIVE_FP_ALU:
			case INSTRUCTION_OPERATION_HIVE_FP_MUL:
			case INSTRUCTION_OPERATION_HIVE_FP_DIV:
				this->add_stat_inst_hive_completed();
#if DEBUG
				ORCS_PRINTF("Processor commit(): instruction HIVE %lu, %s committed, readyAt %lu.\n",
							rob_line->uop.uop_number,
							get_enum_instruction_operation_char(rob_line->uop.uop_operation),
							rob_line->uop.readyAt);
#endif
				break;
			case INSTRUCTION_OPERATION_VIMA_INT_ALU:
			case INSTRUCTION_OPERATION_VIMA_INT_MUL:
			case INSTRUCTION_OPERATION_VIMA_INT_DIV:
			case INSTRUCTION_OPERATION_VIMA_FP_ALU:
			case INSTRUCTION_OPERATION_VIMA_FP_MUL:
			case INSTRUCTION_OPERATION_VIMA_FP_DIV:
			case INSTRUCTION_OPERATION_VIMA_INT_MLA:
			case INSTRUCTION_OPERATION_VIMA_FP_MLA:
			case INSTRUCTION_OPERATION_VIMA_GATHER:
			case INSTRUCTION_OPERATION_VIMA_SCATTER:
				this->add_stat_inst_vima_completed();
#if VIMA_DEBUGG
				ORCS_PRINTF("%lu Processor commit(): instruction VIMA %lu, %s committed, readyAt %lu.\n",
							orcs_engine.get_global_cycle(),
							rob_line->uop.uop_number,
							get_enum_instruction_operation_char(rob_line->uop.uop_operation),
							rob_line->uop.readyAt);
#endif
				break;
			// MEMORY OPERATIONS - READ
			case INSTRUCTION_OPERATION_MEM_LOAD:
			{

#if MEMORY_DEBUG
				ORCS_PRINTF("[ROBL] %lu {%lu} %lu %s removed from reorder order buffer.\n",
							orcs_engine.get_global_cycle(),
							rob_line->uop.opcode_number,
							rob_line->mob_base[rob_line->pos_mob].memory_address,
							get_enum_memory_operation_char(rob_line->mob_base[rob_line->pos_mob].memory_operation));
#endif
				if (rob_line->mob_base[rob_line->pos_mob].waiting_DRAM)
				{
					this->core_ram_request_wait_cycles += (rob_line->mob_base[rob_line->pos_mob].readyAt - rob_line->mob_base[rob_line->pos_mob].cycle_send_request);
					this->add_core_ram_requests();
				}

				this->mem_req_wait_cycles += (rob_line->mob_base[rob_line->pos_mob].readyAt - rob_line->mob_base[rob_line->pos_mob].readyToGo);
				this->add_stat_inst_load_completed();
				break;
			}
			// MEMORY OPERATIONS - WRITE
			case INSTRUCTION_OPERATION_MEM_STORE:
#if MEMORY_DEBUG
				ORCS_PRINTF("[ROBL] %lu {%lu} %lu %s removed from reorder order buffer.\n",
							orcs_engine.get_global_cycle(),
							rob_line->uop.opcode_number,
							rob_line->mob_base[rob_line->pos_mob].memory_address,
							get_enum_memory_operation_char(rob_line->mob_base[rob_line->pos_mob].memory_operation));
#endif

				this->add_stat_inst_store_completed();
				break;

			// BRANCHES
			case INSTRUCTION_OPERATION_BRANCH:
				this->add_stat_inst_branch_completed();
				break;

			// NOP
			case INSTRUCTION_OPERATION_NOP:
				this->add_stat_inst_nop_completed();
				break;

			// NOT IDENTIFIED
			case INSTRUCTION_OPERATION_OTHER:
				this->add_stat_inst_other_completed();
				break;

			case INSTRUCTION_OPERATION_BARRIER:
			case INSTRUCTION_OPERATION_HMC_ROWA:
			case INSTRUCTION_OPERATION_HMC_ROA:
			case INSTRUCTION_OPERATION_ZERO:
			case INSTRUCTION_OPERATION_LAST:
				ERROR_PRINTF("Invalid instruction BARRIER | HMC ROA | HMC ROWA | LAST.\n");
				break;
			}

			ERROR_ASSERT_PRINTF(uint32_t(pos_buffer) == rob->robStart, "Commiting different from the position start\n");
#if PROCESSOR_DEBUG

			assert(rob_line->uop.uop_operation != -1);
			ORCS_PRINTF("%lu processor %lu commit(): uop %lu %s, readyAt %lu, fetchBuffer: %u, decodeBuffer: %u, robUsed: %u.\n",
						orcs_engine.get_global_cycle(),
						this->processor_id,
						rob_line->uop.uop_number,
						get_enum_instruction_operation_char(rob_line->uop.uop_operation),
						rob_line->uop.readyAt,
						this->fetchBuffer.get_size(),
						this->decodeBuffer.get_size(),
						rob->robUsed);
#endif

#if COMMIT_DEBUG
				if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
				{
					ORCS_PRINTF("======================================\n")
					ORCS_PRINTF("RM ROB Entry \n%s\n", rob->reorderBuffer[rob->robStart].content_to_string().c_str())
				}
#endif

			if (rob->reorderBuffer[rob->robStart].sent == true)
			{
				if (rob->reorderBuffer[rob->robStart].uop.uop_operation == INSTRUCTION_OPERATION_MEM_LOAD)
				{
					this->remove_front_mob_read(rob->reorderBuffer[rob->robStart].uop.num_mem_operations);
				}
				else if (rob->reorderBuffer[rob->robStart].uop.is_hive)
				{
					this->remove_front_mob_hive();
				}
				else if (rob->reorderBuffer[rob->robStart].uop.is_vima)
				{
					this->remove_front_mob_vima();
				}
			}

			this->wait_time = orcs_engine.get_global_cycle() - rob_line->uop.born_cycle;
			this->total_latency[rob_line->uop.opcode_operation] += this->wait_time;

			if (this->wait_time > this->max_wait_operations[rob_line->uop.opcode_operation])
				this->max_wait_operations[rob_line->uop.opcode_operation] = this->wait_time;

			if (this->wait_time < this->min_wait_operations[rob_line->uop.opcode_operation])
				this->min_wait_operations[rob_line->uop.opcode_operation] = this->wait_time;

			this->removeFrontROB(rob);
		}
		/// Could not commit the older, then stop looking for ready uops
		else
		{
			i = 0;
#if DEBUG
			if (rob->robUsed)
			{
				ORCS_PRINTF("%u COMMIT normal front: %s %s %s %lu %lu\n",
							i, get_enum_processor_stage_char(rob->reorderBuffer[rob->robStart].stage),
							get_enum_instruction_operation_char(rob->reorderBuffer[rob->robStart].uop.uop_operation),
							get_enum_package_state_char(rob->reorderBuffer[rob->robStart].uop.status),
							rob->reorderBuffer[rob->robStart].uop.uop_number,
							rob->reorderBuffer[rob->robStart].uop.readyAt);
			}
#endif
			break;
		}
	} // end for
#if COMMIT_DEBUG
		if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
		{
			ORCS_PRINTF("=========================================================================\n")
		}
#endif

} //end method

// ============================================================================
void processor_t::solve_registers_dependency(reorder_buffer_line_t *rob_line)
{
	/// Remove pointers from Register Alias Table (RAT)
	for (uint32_t j = 0; j < MAX_REGISTERS; j++)
	{
		if (rob_line->uop.write_regs[j] < 0)
			break;

		uint32_t write_register = rob_line->uop.write_regs[j];
		ERROR_ASSERT_PRINTF(write_register < RAT_SIZE, "Read Register (%d) > Register Alias Table Size (%d)\n", write_register, RAT_SIZE);
		if (this->register_alias_table[write_register] != NULL && this->register_alias_table[write_register]->uop.uop_number == rob_line->uop.uop_number)
		{
			this->register_alias_table[write_register] = NULL;
		} //end if
	}	  //end for

	// =========================================================================
	// SOLVE REGISTER DEPENDENCIES - RAT
	// =========================================================================
	for (uint32_t j = 0; j < ROB_SIZE; j++)
	{
		/// There is an unsolved dependency
		if (rob_line->reg_deps_ptr_array[j] != NULL)
		{
			rob_line->wake_up_elements_counter--;
			rob_line->reg_deps_ptr_array[j]->wait_reg_deps_number--;
			/// This update the ready cycle, and it is usefull to compute the time each instruction waits for the functional unit
			if (rob_line->reg_deps_ptr_array[j]->uop.readyAt <= orcs_engine.get_global_cycle())
				rob_line->reg_deps_ptr_array[j]->uop.readyAt = orcs_engine.get_global_cycle();
			rob_line->reg_deps_ptr_array[j] = NULL;
		}
		/// All the dependencies are solved
		else
		{
			break;
		}
	}
}
void processor_t::reset_statistics(){
	this->fetchCounter = 0;
	this->decodeCounter = 0;
	this->renameCounter = 0;
	this->commit_uop_counter = 0;

	this->mem_req_wait_cycles = 0;
	this->core_ram_request_wait_cycles = 0;
	this->set_core_ram_requests (0);
	this->set_stat_inst_load_completed (0);
	this->set_stat_inst_store_completed (0);
	this->set_stat_inst_hive_completed (0);
	this->set_stat_inst_vima_completed (0);
	for (int i = 0; i < INSTRUCTION_OPERATION_LAST; i++) this->total_operations[i] = 0;
	this->disambiguator->reset_statistics();
}
// ============================================================================
// ============================================================================
void processor_t::statistics(FILE *output)
{
	
	if (output != NULL)
	{
		fprintf(output, "Escritas enviadas: %lu\n", escritas_enviadas);
		fprintf(output, "Reads MSHR stall: %lu\n", reads_mshr_stall);
		fprintf(output, "Write MSHR stall: %lu\n", write_mshr_stall);
		fprintf(output, "Inst MSHR stall: %lu\n", instructions_mshr_stall);

		utils_t::largestSeparator(output);
		fprintf(output, "Total_Cycle:  %lu\n", this->get_ended_cycle());
		utils_t::largeSeparator(output);
		fprintf(output, "Stage_Opcode_and_Uop_Counters\n");
		utils_t::largeSeparator(output);
		fprintf(output, "Stage_Fetch:  %lu\n", this->fetchCounter);
		fprintf(output, "Stage_Decode: %lu\n", this->decodeCounter);
		fprintf(output, "Stage_Rename: %lu\n", this->renameCounter);
		fprintf(output, "Stage_Commit: %lu\n", this->commit_uop_counter);
		utils_t::largestSeparator(output);
		fprintf(output, "Instruction_Per_Cycle:            %1.6lf\n", (float)this->fetchCounter / this->get_ended_cycle());
		// accessing LLC cache level
		uint64_t plevels = orcs_engine.cacheManager->get_POINTER_LEVELS();
		int32_t *cache_indexes = new int32_t[plevels]();
		orcs_engine.cacheManager->generateIndexArray(this->processor_id, cache_indexes);

		//assuming you want LLC, plevels-1 should be LLC
		fprintf(output, "MPKI:                             %lf\n", (float)orcs_engine.cacheManager->data_cache[plevels - 1][cache_indexes[plevels - 1]].get_cache_miss() / ((float)this->fetchCounter / 1000));
		fprintf(output, "Average_wait_cycles_wait_mem_req: %lf\n", (float)this->mem_req_wait_cycles / this->get_stat_inst_load_completed());
		fprintf(output, "Core_Request_RAM_AVG_Cycle:       %lf\n", (float)this->core_ram_request_wait_cycles / this->get_core_ram_requests());
		fprintf(output, "Total_Load_Requests:              %lu\n", this->get_stat_inst_load_completed());
		fprintf(output, "Total_Store_Requests:             %lu\n", this->get_stat_inst_store_completed());
		fprintf(output, "Total_HIVE_Instructions:          %lu\n", this->get_stat_inst_hive_completed());
		fprintf(output, "Total_VIMA_Instructions:          %lu\n", this->get_stat_inst_vima_completed());
		utils_t::largestSeparator(output);
		fprintf(output, "Stalls Fetch:          %lu\n", this->get_stall_full_FetchBuffer());
		fprintf(output, "Stalls Decode:          %lu\n", this->get_stall_full_DecodeBuffer());
		fprintf(output, "Stalls Rename:          %lu\n", this->get_stall_full_ROB());
		utils_t::largestSeparator(output);
		fprintf(output, "Dependencies created:          %lu\n", dependencies_created);
		fprintf(output, "Calls for dependencies creation:          %lu\n", calls_for_dependencies_creation);


		utils_t::largestSeparator(output);
		for (int i = 0; i < INSTRUCTION_OPERATION_LAST; i++)
		{
			if (this->total_operations[i] > 0)
			{
				fprintf(output, "Total_%s_Instructions:         %lu\n", get_enum_instruction_operation_char((instruction_operation_t)i), this->total_operations[i]);
				fprintf(output, "Total_%s_Instructions_Latency: %lu\n", get_enum_instruction_operation_char((instruction_operation_t)i), this->total_latency[i]);
				fprintf(output, "Avg._%s_Instructions_Latency:  %lu (%lu/%lu)\n", get_enum_instruction_operation_char((instruction_operation_t)i), this->total_latency[i] / this->total_operations[i], this->total_latency[i], this->total_operations[i]);

				if (this->max_wait_operations[i] > 0)
					fprintf(output, "Max_%s_Instructions_Latency:   %lu\n", get_enum_instruction_operation_char((instruction_operation_t)i), this->max_wait_operations[i]);

				if (this->min_wait_operations[i] < UINT64_MAX)
					fprintf(output, "Min_%s_Instructions_Latency:   %lu\n", get_enum_instruction_operation_char((instruction_operation_t)i), this->min_wait_operations[i]);
			}
		}

		delete[] cache_indexes;


		fprintf(output, "Fetch_CacheManager_Inst_requests: %lu\n", fetch_CacheManager_Inst_requests);

		this->disambiguator->statistics(output);
	}
}

void processor_t::printCache(FILE *output)
{
	fprintf(output, "===============Instruction $============\n");
	for (uint32_t i = 0; i < INSTRUCTION_CACHES; i++)
	{
		fprintf(output, "%u SIZE -> %u\n", i, orcs_engine.cacheManager->instruction_cache[i]->size);
		fprintf(output, "%u ASSOCIATIVITY -> %u\n", i, orcs_engine.cacheManager->instruction_cache[i]->associativity);
		fprintf(output, "%u LATENCY -> %u\n", i, orcs_engine.cacheManager->instruction_cache[i]->latency);
		fprintf(output, "%u SETS -> %u\n\n",  i, orcs_engine.cacheManager->instruction_cache[i]->n_sets);
	}
	fprintf(output, "==================Data $================\n");
	for (uint32_t i = 0; i < DATA_CACHES; i++)
	{
		fprintf(output, "%u SIZE -> %u\n",i, orcs_engine.cacheManager->data_cache[i]->size);
		fprintf(output, "%u ASSOCIATIVITY -> %u\n", i, orcs_engine.cacheManager->data_cache[i]->associativity);
		fprintf(output, "%u LATENCY -> %u\n", i, orcs_engine.cacheManager->data_cache[i]->latency);
		fprintf(output, "%u SETS -> %u\n\n", i, orcs_engine.cacheManager->data_cache[i]->n_sets);
	}
}

// ============================================================================
void processor_t::printConfiguration()
{
	FILE *output = fopen(orcs_engine.output_file_name, "a+");
	if (output == NULL) output = stdout;
	if (output != NULL)
	{
		fprintf(output, "===============Stages Width============\n");
		fprintf(output, "FETCH Width %d\n", FETCH_WIDTH);
		fprintf(output, "DECODE Width %d\n", DECODE_WIDTH);
		fprintf(output, "RENAME Width %d\n", RENAME_WIDTH);
		fprintf(output, "DISPATCH Width %d\n", DISPATCH_WIDTH);
		fprintf(output, "EXECUTE Width %d\n", EXECUTE_WIDTH);
		fprintf(output, "COMMIT Width %d\n", COMMIT_WIDTH);

		fprintf(output, "===============Structures Sizes============\n");
		fprintf(output, "Fetch Buffer ->%u\n", FETCH_BUFFER);
		fprintf(output, "Decode Buffer ->%u\n", DECODE_BUFFER);
		fprintf(output, "RAT ->%u\n", RAT_SIZE);
		fprintf(output, "ROB ->%u\n", ROB_SIZE);
		fprintf(output, "MOB Read ->%u\n", MOB_READ);
		fprintf(output, "MOB Write->%u\n", MOB_WRITE);
		fprintf(output, "Reservation Station->%u\n", UNIFIED_RS);
		fprintf(output, "===============Memory Configuration============\n");
		printCache(output);
		fprintf(output, "=============== PREFETCHER ============\n");
		fprintf(output, "PREFETCHER_ACTIVE ->%u\n", PREFETCHER_ACTIVE);

		fprintf(output, "===============RAM ============\n");
		fprintf(output, "RAM_LATENCY ->%u\n", RAM_LATENCY);
		fprintf(output, "=============== Limits ============\n");
		fprintf(output, "PARALLEL_LIM_ACTIVE ->%u\n", PARALLEL_LIM_ACTIVE);
		fprintf(output, "MAX_PARALLEL_REQUESTS_CORE ->%u\n", MAX_PARALLEL_REQUESTS_CORE);
	}
}

// ============================================================================

bool processor_t::is_vector_insn(opcode_package_t *insn) {
	// Deve verificar se o opcode_assembly começa com v
	if (insn->opcode_assembly[0] == 'v') return true;
	return false;
}

// ============================================================================
void processor_t::clock()
{
#if DEBUG
	if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
	{
		ORCS_PRINTF("============================PROCESSOR %lu===============================\n", this->processor_id)
		ORCS_PRINTF("Cycle %lu\n", orcs_engine.get_global_cycle())
	}
#endif

	if (get_HAS_VIMA())
		orcs_engine.vima_controller->clock();
	if (get_HAS_HIVE())
		orcs_engine.hive_controller->clock();

	orcs_engine.cacheManager->clock();
	/////////////////////////////////////////////////
	//// Verifica se existe coisas no ROB
	//// CommitStage
	//// ExecuteStage
	//// DispatchStage
	/////////////////////////////////////////////////

	if (reorderBuffer.robUsed != 0)
	{
		this->commit();	  //commit instructions -> remove from ROB
		this->execute();  //verify Uops ready on UFs, then remove
		this->dispatch(); //dispath ready uops to UFs
	}

	/////////////////////////////////////////////////
	//// Verifica se existe coisas no DecodeBuffer
	//// Rename
	/////////////////////////////////////////////////
	if (!this->decodeBuffer.is_empty())
	{
		this->rename();
	}

	/////////////////////////////////////////////////
	//// Verifica se existe coisas no FetchBuffer
	//// Decode
	/////////////////////////////////////////////////
	if (!this->fetchBuffer.is_empty())
	{
		this->decode();
	}

	/////////////////////////////////////////////////
	//// Verifica se trace is over
	//// Fetch
	/////////////////////////////////////////////////
	if ((!this->traceIsOver))
	{
		this->fetch();
	}

	if (!this->isBusy())
	{
		if (!this->snapshoted)
		{
			this->set_ended_cycle(orcs_engine.get_global_cycle());
			this->snapshoted = true;
		}
	}

#if DEBUG
	if (orcs_engine.get_global_cycle() > WAIT_CYCLE)
	{
		ORCS_PRINTF("===================================================================\n")
		// sleep(1);
	}
#endif
}
// ========================================================================================================================================================================================
