INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE233_Lab3/CPE233_Lab3.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE233_Lab6/CPE233_Lab6.srcs/sources_1/new/BCG_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE233_Lab5/CPE233_Lab5.srcs/sources_1/new/OTTER_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE233_Lab2/CPE233_Lab2.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Downloads/mux_2t1_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Downloads/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Downloads/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/Downloads/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/Downloads/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/Downloads/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/Downloads/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
