8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  19:20:42  05/04/:8  PAGE    1


DOS 5.0 (038-N) 8086/87/88/186 MACRO ASSEMBLER V3.1 ASSEMBLY OF MODULE STARTUP
OBJECT MODULE PLACED IN C0SMROM.OBJ
ASSEMBLER INVOKED BY:  C:\ASMSTU~1\ASM86.EXE C0SMROM.ASM M1 DB EP


LOC  OBJ                  LINE     SOURCE

                             1             NAME    STARTUP
                             2     
                             3     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4     ;                                                                            ;
                             5     ;                                   C0SMROM                                  ;
                             6     ;                               Startup Template                             ;
                             7     ;                    Intel C Small Memory Model, ROM Option                  ;
                             8     ;                                                                            ;
                             9     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10     
                            11     ; This file contains a template for the startup code used when interfacing to
                            12     ; C code compiled with the Intel C compiler using the small memory model and
                            13     ; ROM option.  It assumes nothing about the system hardware, it's main purpose
                            14     ; is to setup the groups and segments correctly.  Note that most segments are
                            15     ; empty, they are present only for the GROUP definitions.  The actual startup
                            16     ; code for a system would include definitions for the global variables and all
                            17     ; of the system initialization.  Note that the CONST segment does not exist
                            18     ; for ROMmable code (it is automatically made part of the CODE segment by the
                            19     ; compiler).
                            20     ;
                            21     ;
                            22     ; Revision History:
                            23     ;    3/7/94   Glen George       Initial revision.
                            24     ;    2/28/95  Glen George       Fixed segment alignments.
                            25     ;                               Fixed SP initialization.
                            26     ;                               Removed CS:IP initialization (END Start -> END).
                            27     ;                               Updated comments.
                            28     ;    2/29/96  Glen George       Updated comments.
                            29     ;    2/24/98  Glen George       Updated comments.
                            30     ;   11/18/98  Glen George       Updated comments.
                            31     ;   12/26/99  Glen George       Changed formatting.
                            32     ;    1/30/02  Glen George       Added proper assume for ES.
                            33     ;    1/27/03  Glen George       Changed to looping if main() returns instead
                            34     ;                                  of halting.
                            35     ;   12/31/03  Glen George       Made Start public so can be accessed from
                            36     ;                                  power on segment.
                            37     ;   04/26/08 Samuel Yang            modified for his board
                            38     
                            39 +1  $INCLUDE(boolean.INC)
                      =1    40     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    41     ;                                                                            ;
                      =1    42     ;                                  boolean.INC                               ;
                      =1    43     ;                             Boolean Definitions                            ;
                      =1    44     ;                                 Include File                               ;
                      =1    45     ;                                                                            ;
                      =1    46     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    47     
                      =1    48     ; This file contains the boolean definitions for the 80188 MP3 Player.
                      =1    49     ;
                      =1    50     ; Revision History:
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  19:20:42  05/04/:8  PAGE    2


LOC  OBJ                  LINE     SOURCE

                      =1    51     
                      =1    52     ;     5/2/2008 Samuel Yang     
                      =1    53     
                      =1    54     
  0001                =1    55     TRUE EQU 1h
  0000                =1    56     FALSE EQU 0h
                            57 +1  $INCLUDE(regAddrs.INC)
                      =1    58     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    59     ;                                                                            ;
                      =1    60     ;                                  regAddrs.INC                              ;
                      =1    61     ;                              Register Addresses and Values                 ;
                      =1    62     ;                                 Include File                               ;
                      =1    63     ;                                                                            ;
                      =1    64     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    65     
                      =1    66     ; This file contains the definitions for the 801C88 MP3 Player.
                      =1    67     ;
                      =1    68     ;
                      =1    69     ; Revision History:
                      =1    70     
                      =1    71     ;     5/2/2008 Samuel Yang     
                      =1    72     
                      =1    73     
                      =1    74     
                      =1    75     
                      =1    76     
                      =1    77     ; Interrupt Vectors
  000C                =1    78     Int0Vec         EQU     12               ;interrupt vector for INT 0
  000D                =1    79     Int1Vec         EQU     13               ;interrupt vector for INT 1
                      =1    80     
                      =1    81     
                      =1    82     ; Interrupt Controller Definitions
                      =1    83     
                      =1    84     ; Addresses
  FF38                =1    85     INT0Ctrlr        EQU    0FF38H           ;address of interrupt 0 controller
  FF3A                =1    86     INT1Ctrlr        EQU    0FF3AH           ;address of interrupt 1 controller
  FF32                =1    87     INTCtrlrCtrl    EQU     0FF32H          ;address of interrupt controller for timer
  FF22                =1    88     INTCtrlrEOI     EQU     0FF22H          ;address of interrupt controller EOI register
                      =1    89     
                      =1    90     ; Register Values
  0001                =1    91     INTCtrlrCVal    EQU     00001H          ;set priority for timers to 1 and enable
                      =1    92                                             ;000000000000----  reserved
                      =1    93                                             ;------------0---  enable timer interrupt
                      =1    94                                             ;-------------001  timer priority
  0011                =1    95     INT0CtrlrVal    EQU             00011H                                          
                                                              
  0011                =1    96     INT1CtrlrVal    EQU             00011H                                          
                                                                      
                      =1    97     
  0008                =1    98     TimerEOI        EQU     00008H          ;Timer EOI command (samNone for all timers)
  8000                =1    99     NonSpecEOI      EQU     08000H          ;Non-specific EOI command
                      =1   100     
                      =1   101     
                      =1   102     ; Chip Select Unit Definitions
                      =1   103     
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  19:20:42  05/04/:8  PAGE    3


LOC  OBJ                  LINE     SOURCE

                      =1   104     ; Addresses
  FFA4                =1   105     PACSreg         EQU     0FFA4H          ;address of PACS register
  FFA8                =1   106     MPCSreg         EQU     0FFA8H          ;address of MPCS register
                      =1   107     
                      =1   108     
                      =1   109     ; Control Register Values
  0003                =1   110     PACSval         EQU     00003H          ;PCS base at 0, 3 wait states
                      =1   111                                             ;0000000000------  starts at address 0
                      =1   112                                             ;----------000---  reserved
                      =1   113                                             ;-------------0--  wait for RDY inputs
                      =1   114                                             ;--------------11  3 wait states
  4003                =1   115     MPCSval         EQU     04003H          ;PCS in I/O space, use PCS5/6, 3 wait states
                      =1   116                                             ;0---------000---  reserved
                      =1   117                                             ;-1000000--------  MCS is 512KB
                      =1   118                                             ;--------0-------  output PCS5/PCS6
                      =1   119                                             ;---------0------  PCS in I/O space
                      =1   120                                             ;-------------0--  wait for RDY inputs
                      =1   121                                             ;--------------11  3 wait states
                      =1   122     
                      =1   123     ; Timing Definitions
                      =1   124     
                      =1   125     
                      =1   126     
                      =1   127     ; General Definitions
                      =1   128     
  0001                =1   129     FIRST_RESERVED_VEC      EQU     1       ;reserve vectors 1-3
  0003                =1   130     LAST_RESERVED_VEC       EQU     3
  0100                =1   131     NUM_IRQ_VECTORS         EQU     256     ;number of interrupt vectors
                      =1   132     
                           133 +1  $INCLUDE(bootcode.INC)
                      =1   134     ; EECS 52 INCLUDE file for bootcode.asm
                      =1   135     ;Samuel Yang
                      =1   136     ;April 26, 2008
                      =1   137     
  FFA0                =1   138     UCSCtrl equ 0FFA0h              ;address of UCMS
  3000                =1   139     UCSCtrlVal     EQU     3000H          ;value to write to UCS Ctrl Register
                      =1   140                                             ;--11000000------  starting address 0F0000h (
                                   64k)
                      =1   141                                             ;-------------0--  enable bus ready
                      =1   142                                             ;--------------00  0 wait states             
                                                              ;----000000------  reserved
  FFA2                =1   143     LCSCtrl equ 0FFA2h              ;address of LCMS                                     
                                      
  07C0                =1   144     LCSCtrlVal     EQU     07C0H          ;value to write to LCS Ctrl Register
                      =1   145                                             ;--00011111------  ending address 07FFFFh (32
                                   k)
                      =1   146                                             ;-------------0--  enable bus ready
                      =1   147                                             ;--------------00  0 wait states 
                           148     
                           149     ; setup code and data groups
                           150     CGROUP  GROUP   CODE
                           151     DGROUP  GROUP   DATA, STACK
                           152     
                           153     EXTRN InitCS:Near
                           154     EXTRN ClrIRQVectors:Near
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  19:20:42  05/04/:8  PAGE    4


LOC  OBJ                  LINE     SOURCE

                           155     EXTRN InstallHandlerInt0:Near
                           156     EXTRN InitKeypad:Near
                           157     EXTRN InitDisplay:Near
                           158     EXTRN   main:NEAR               ;declare the main function
                           159     ; segment register assumptions
                           160             ASSUME  CS:CGROUP, DS:DGROUP, ES:NOTHING, SS:DGROUP
                           161     
                           162     
                           163     
                           164     ; the data segment - used for static and global variables
                           165     
----                       166     DATA    SEGMENT  WORD  PUBLIC  'DATA'
                           167     
                           168     
----                       169     DATA    ENDS
                           170     
                           171     
                           172     
                           173     
                           174     ; the stack segment - used for subroutine linkage, argument passing, and
                           175     ; local variables
                           176     
----                       177     STACK   SEGMENT  WORD  STACK  'STACK'
                           178     
                           179     
0000 (80                   180             DB      80 DUP ('Stack   ')             ;320 words
     537461636B2020
     20
     )
                           181     
0280                       182     TopOfStack      LABEL   WORD
                           183     
                           184     
----                       185     STACK   ENDS
                           186     
                           187     
                           188     
                           189     
                           190     ; the actual startup code - should be executed (jumped to) after reset
                           191     
----                       192     CODE    SEGMENT   PUBLIC  'CODE'
                           193     
                           194     
                           195            
0000                       196     START:
                           197     
0000                       198     main0:                                  ;start the program
                           199             ;PUBLIC  Start                  ;public so can jump to from power on code
                           200     
0000 BAA2FF                201                     MOV DX, LCSCtrl ;need to setup LCS control register to match RAM size
0003 B8C007                202                     MOV AX, LCSCtrlVal
0006 EE                    203                     OUT DX,AL               
                           204                     
0007 B8----         R      205             MOV     AX, DGROUP              ;initialize the stack pointer
000A 8ED0                  206             MOV     SS, AX
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  19:20:42  05/04/:8  PAGE    5


LOC  OBJ                  LINE     SOURCE

000C BC8002         R      207             MOV     SP, OFFSET(DGROUP:TopOfStack)
                           208     
000F B8----         R      209             MOV     AX, DGROUP              ;initialize the data segment
0012 8ED8                  210             MOV     DS, AX
                           211     
                           212             ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                           213             ; user initialization code goes here ;
                           214             ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0014 E80000         E      215                     CALL InitCS
0017 E80000         E      216                     CALL ClrIRQVectors
001A E80000         E      217                     CALL InitKeypad
001D E80000         E      218                     CALL InitDisplay                
0020 E80000         E      219                     CALL InstallHandlerInt0
                           220                     
                           221             ;CALL    main2                    ;run the main function (no arguments)
0023 E80000         E      222                     CALL main
0026 EBD8                  223             JMP     main0                   ;if return - reinitialize and try again
                           224     
                           225     
                           226     
----                       227     CODE    ENDS
                           228     
                           229     
                           230     
                           231             END START

ASSEMBLY COMPLETE, NO ERRORS FOUND
