# TCL File Generated by Component Editor 18.0
# Wed Mar 25 17:44:54 MDT 2020
# DO NOT MODIFY


# 
# mic_array "mic array" v1.0
# Trevor Vannoy 2020.03.25.17:44:54
# Invensense TDM microphone array interface. Capture data from a microphone array and stream it to the fabric.
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module mic_array
# 
set_module_property DESCRIPTION "Invensense TDM microphone array interface. Capture data from a microphone array and stream it to the fabric."
set_module_property NAME mic_array
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Trevor Vannoy"
set_module_property DISPLAY_NAME "mic array"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property GROUP "FPGA Open Speech Tools"

# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mic_array_avalon
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mic_array_param.vhd VHDL PATH mic_array_param.vhd
add_fileset_file mic_array_avalon.vhd VHDL PATH mic_array_avalon.vhd TOP_LEVEL_FILE
add_fileset_file frame_start_counter.vhd VHDL PATH frame_start_counter.vhd
add_fileset_file mic_array.vhd VHDL PATH mic_array.vhd
add_fileset_file mic_array_deserializer.vhd VHDL PATH mic_array_deserializer.vhd
add_fileset_file mic_array_startup.vhd VHDL PATH mic_array_startup.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point s1
# 
add_interface s1 avalon end
set_interface_property s1 addressUnits WORDS
set_interface_property s1 associatedClock mic_array_master_clk
set_interface_property s1 associatedReset reset
set_interface_property s1 bitsPerSymbol 8
set_interface_property s1 burstOnBurstBoundariesOnly false
set_interface_property s1 burstcountUnits WORDS
set_interface_property s1 explicitAddressSpan 0
set_interface_property s1 holdTime 0
set_interface_property s1 linewrapBursts false
set_interface_property s1 maximumPendingReadTransactions 0
set_interface_property s1 maximumPendingWriteTransactions 0
set_interface_property s1 readLatency 0
set_interface_property s1 readWaitTime 1
set_interface_property s1 setupTime 0
set_interface_property s1 timingUnits Cycles
set_interface_property s1 writeWaitTime 0
set_interface_property s1 ENABLED true
set_interface_property s1 EXPORT_OF ""
set_interface_property s1 PORT_NAME_MAP ""
set_interface_property s1 CMSIS_SVD_VARIABLES ""
set_interface_property s1 SVD_ADDRESS_GROUP ""

add_interface_port s1 avs_s1_address address Input 2
add_interface_port s1 avs_s1_write write Input 1
add_interface_port s1 avs_s1_writedata writedata Input 32
add_interface_port s1 avs_s1_read read Input 1
add_interface_port s1 avs_s1_readdata readdata Output 32
set_interface_assignment s1 embeddedsw.configuration.isFlash 0
set_interface_assignment s1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point data_out
# 
add_interface data_out avalon_streaming start
set_interface_property data_out associatedClock sys_clk
set_interface_property data_out associatedReset reset
set_interface_property data_out dataBitsPerSymbol 32
set_interface_property data_out errorDescriptor ""
set_interface_property data_out firstSymbolInHighOrderBits true
set_interface_property data_out maxChannel 15
set_interface_property data_out readyLatency 0
set_interface_property data_out ENABLED true
set_interface_property data_out EXPORT_OF ""
set_interface_property data_out PORT_NAME_MAP ""
set_interface_property data_out CMSIS_SVD_VARIABLES ""
set_interface_property data_out SVD_ADDRESS_GROUP ""

add_interface_port data_out ast_data data Output 32
add_interface_port data_out ast_channel channel Output 4
add_interface_port data_out ast_valid valid Output 1


# 
# connection point connect_to_mic_array
# 
add_interface connect_to_mic_array conduit end
set_interface_property connect_to_mic_array associatedClock ""
set_interface_property connect_to_mic_array associatedReset ""
set_interface_property connect_to_mic_array ENABLED true
set_interface_property connect_to_mic_array EXPORT_OF ""
set_interface_property connect_to_mic_array PORT_NAME_MAP ""
set_interface_property connect_to_mic_array CMSIS_SVD_VARIABLES ""
set_interface_property connect_to_mic_array SVD_ADDRESS_GROUP ""

add_interface_port connect_to_mic_array led_sd led_sd Output 1
add_interface_port connect_to_mic_array led_ws led_ws Output 1
add_interface_port connect_to_mic_array sd sd Input 1
add_interface_port connect_to_mic_array ws ws Output 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock sys_clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst reset Input 1


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk clk Input 1


# 
# connection point mic_array_master_clk
# 
add_interface mic_array_master_clk clock end
set_interface_property mic_array_master_clk clockRate 0
set_interface_property mic_array_master_clk ENABLED true
set_interface_property mic_array_master_clk EXPORT_OF ""
set_interface_property mic_array_master_clk PORT_NAME_MAP ""
set_interface_property mic_array_master_clk CMSIS_SVD_VARIABLES ""
set_interface_property mic_array_master_clk SVD_ADDRESS_GROUP ""

add_interface_port mic_array_master_clk sck_master clk Input 1


# 
# connection point mic_array_receive_clk
# 
add_interface mic_array_receive_clk clock end
set_interface_property mic_array_receive_clk clockRate 0
set_interface_property mic_array_receive_clk ENABLED true
set_interface_property mic_array_receive_clk EXPORT_OF ""
set_interface_property mic_array_receive_clk PORT_NAME_MAP ""
set_interface_property mic_array_receive_clk CMSIS_SVD_VARIABLES ""
set_interface_property mic_array_receive_clk SVD_ADDRESS_GROUP ""

add_interface_port mic_array_receive_clk sck_rcv clk Input 1

