#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61b7edd9fc30 .scope module, "Data_Memory_tb" "Data_Memory_tb" 2 4;
 .timescale -9 -12;
v0x61b7eddcf730_0 .var "A", 31 0;
v0x61b7eddcf810_0 .net "RD", 31 0, L_0x61b7edde0020;  1 drivers
v0x61b7eddcf8b0_0 .var "WD", 31 0;
v0x61b7eddcf980_0 .var "WE", 0 0;
v0x61b7eddcfa50_0 .var "clk", 0 0;
v0x61b7eddcfaf0_0 .var "data_addr20", 31 0;
v0x61b7eddcfb90_0 .var "data_addr30", 31 0;
v0x61b7eddcfc30_0 .var "rst", 0 0;
v0x61b7eddcfd00_0 .var/i "test_count", 31 0;
v0x61b7eddcfdc0_0 .var "test_passed", 0 0;
S_0x61b7edd9fdc0 .scope module, "uut" "Data_Memory" 2 17, 3 1 0, S_0x61b7edd9fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /OUTPUT 32 "RD";
L_0x61b7eddabe60 .functor NOT 1, v0x61b7eddcfc30_0, C4<0>, C4<0>, C4<0>;
v0x61b7edd9ff50_0 .net "A", 31 0, v0x61b7eddcf730_0;  1 drivers
v0x61b7eddceee0_0 .net "RD", 31 0, L_0x61b7edde0020;  alias, 1 drivers
v0x61b7eddcefc0_0 .net "WD", 31 0, v0x61b7eddcf8b0_0;  1 drivers
v0x61b7eddcf080_0 .net "WE", 0 0, v0x61b7eddcf980_0;  1 drivers
v0x61b7eddcf140_0 .net *"_ivl_0", 0 0, L_0x61b7eddabe60;  1 drivers
L_0x7c9ca3231018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61b7eddcf270_0 .net/2u *"_ivl_2", 31 0, L_0x7c9ca3231018;  1 drivers
v0x61b7eddcf350_0 .net *"_ivl_4", 31 0, L_0x61b7edddff10;  1 drivers
v0x61b7eddcf430_0 .net "clk", 0 0, v0x61b7eddcfa50_0;  1 drivers
v0x61b7eddcf4f0 .array "mem", 0 1023, 31 0;
v0x61b7eddcf5b0_0 .net "rst", 0 0, v0x61b7eddcfc30_0;  1 drivers
E_0x61b7edda1e50 .event posedge, v0x61b7eddcf430_0;
L_0x61b7edddff10 .array/port v0x61b7eddcf4f0, v0x61b7eddcf730_0;
L_0x61b7edde0020 .functor MUXZ 32, L_0x61b7edddff10, L_0x7c9ca3231018, L_0x61b7eddabe60, C4<>;
    .scope S_0x61b7edd9fdc0;
T_0 ;
    %wait E_0x61b7edda1e50;
    %load/vec4 v0x61b7eddcf080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x61b7eddcefc0_0;
    %ix/getv 3, v0x61b7edd9ff50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b7eddcf4f0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61b7edd9fc30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfa50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcfa50_0, 0, 1;
    %delay 5000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61b7edd9fc30;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "Data_Memory_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61b7edd9fc30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x61b7edd9fc30;
T_3 ;
    %vpi_call 2 37 "$display", "=== Data Memory Module Testbench ===" {0 0 0};
    %vpi_call 2 38 "$display", "Time\011Rst\011WE\011Addr\011\011WriteData\011ReadData\011Test Description" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %vpi_call 2 49 "$display", "\012--- Test 1: Reset Functionality ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfc30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 53 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Reset=0", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 57 "$display", "PASS: Reset properly disables memory output" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 59 "$display", "FAIL: Reset should disable output, got %08x", v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.1 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcfc30_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 67 "$display", "\012--- Test 2: Basic Write Operation ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 73 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Write", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %vpi_call 2 77 "$display", "\012--- Test 3: Read Written Data ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 81 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Read", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 305419896, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 85 "$display", "PASS: Basic write/read works correctly" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 87 "$display", "FAIL: Expected %08x, got %08x", 32'b00010010001101000101011001111000, v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.3 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 93 "$display", "\012--- Test 4: Write Enable Control ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 99 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011WE=0 Write", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 103 "$display", "PASS: Write disabled when WE=0" {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 105 "$display", "INFO: Location contains %08x (might be from initialization)", v0x61b7eddcf810_0 {0 0 0};
T_3.5 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 110 "$display", "\012--- Test 5: Multiple Address Write/Read ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x61b7eddcf810_0;
    %store/vec4 v0x61b7eddcfaf0_0, 0, 32;
    %vpi_call 2 119 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Addr 20", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x61b7eddcf810_0;
    %store/vec4 v0x61b7eddcfb90_0, 0, 32;
    %vpi_call 2 129 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Addr 30", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 134 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Reread 20", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %load/vec4 v0x61b7eddcfaf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.8, 4;
    %load/vec4 v0x61b7eddcfaf0_0;
    %pushi/vec4 2882400000, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 2 138 "$display", "PASS: Multiple addresses work independently" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 140 "$display", "FAIL: Address independence failed. Expected %08x, got %08x", 32'b10101011110011011110111100000000, v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.7 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 147 "$display", "\012--- Test 6: Data Overwrite ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 154 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Overwrite", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %vpi_call 2 158 "$display", "PASS: Data overwrite works correctly" {0 0 0};
    %jmp T_3.10;
T_3.9 ;
    %vpi_call 2 160 "$display", "FAIL: Overwrite failed. Expected FFFFFFFF, got %08x", v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.10 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 166 "$display", "\012--- Test 7: Boundary Address Access ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 174 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Addr 0", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %vpi_call 2 178 "$display", "PASS: Address 0 works correctly" {0 0 0};
    %jmp T_3.12;
T_3.11 ;
    %vpi_call 2 180 "$display", "FAIL: Address 0 failed. Expected 00000001, got %08x", v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 1023, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 270773197, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 190 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Addr 1023", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 270773197, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %vpi_call 2 194 "$display", "PASS: Large valid address works correctly" {0 0 0};
    %jmp T_3.14;
T_3.13 ;
    %vpi_call 2 196 "$display", "FAIL: Large address failed. Expected 1023ABCD, got %08x", v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.14 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 202 "$display", "\012--- Test 8: Rapid Operations ---" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 286331153, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %vpi_call 2 210 "$display", "PASS: Rapid operation 1 successful" {0 0 0};
T_3.15 ;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 572662306, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %vpi_call 2 218 "$display", "PASS: Rapid operation 2 successful" {0 0 0};
T_3.17 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 223 "$display", "\012--- Test 9: Reset During Write ---" {0 0 0};
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 3134958848, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfc30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 234 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Reset+Write", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %vpi_call 2 237 "$display", "INFO: Reset behavior during write tested" {0 0 0};
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 241 "$display", "\012--- Test 10: Clock Edge Timing ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0x61b7eddcf730_0, 0, 32;
    %pushi/vec4 3435973836, 0, 32;
    %store/vec4 v0x61b7eddcf8b0_0, 0, 32;
    %wait E_0x61b7edda1e50;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcf980_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 253 "$display", "%0t\011%b\011%b\011%08x\011%08x\011%08x\011Clock Edge", $time, v0x61b7eddcfc30_0, v0x61b7eddcf980_0, v0x61b7eddcf730_0, v0x61b7eddcf8b0_0, v0x61b7eddcf810_0 {0 0 0};
    %load/vec4 v0x61b7eddcf810_0;
    %cmpi/e 3435973836, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %vpi_call 2 257 "$display", "PASS: Write occurs on positive clock edge" {0 0 0};
    %jmp T_3.20;
T_3.19 ;
    %vpi_call 2 259 "$display", "FAIL: Clock edge timing issue. Expected CCCCCCCC, got %08x", v0x61b7eddcf810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b7eddcfdc0_0, 0, 1;
T_3.20 ;
    %load/vec4 v0x61b7eddcfd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b7eddcfd00_0, 0, 32;
    %vpi_call 2 265 "$display", "\012=== Data_Memory Testbench Complete ===" {0 0 0};
    %load/vec4 v0x61b7eddcfdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %vpi_call 2 267 "$display", "ALL TESTS PASSED! (%0d/%0d)", v0x61b7eddcfd00_0, v0x61b7eddcfd00_0 {0 0 0};
    %jmp T_3.22;
T_3.21 ;
    %vpi_call 2 269 "$display", "SOME TESTS FAILED!" {0 0 0};
T_3.22 ;
    %delay 50000, 0;
    %vpi_call 2 273 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Data_Memory_tb.v";
    "../src/Data_Memory.v";
