// Seed: 2516411821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout logic [7:0] id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_16[1] = id_1 ? {id_2 ^ 1 < 1{id_4}} : -1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9,
    output tri1 id_10
);
  parameter id_12 = 1;
  logic id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_13[-1'b0] = 1;
endmodule
