// Seed: 894889544
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7,
    input wire id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wire id_11,
    input supply1 id_12,
    input uwire id_13,
    output supply1 id_14,
    input wand id_15,
    output tri1 id_16
);
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    output wand id_3,
    output wand id_4,
    input wand id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wand id_12,
    input supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    output uwire id_16,
    input wand id_17,
    input supply0 id_18,
    output wor id_19,
    input tri1 id_20,
    input uwire id_21,
    input tri1 id_22,
    output tri id_23,
    input uwire id_24,
    input tri id_25,
    input supply1 id_26,
    input wire id_27,
    input supply1 id_28,
    input tri0 id_29,
    input uwire id_30,
    input uwire id_31
    , id_41,
    input tri1 id_32,
    output supply1 id_33,
    output wand id_34,
    input supply0 id_35,
    input tri id_36,
    output tri id_37,
    input tri id_38,
    output uwire id_39
);
  integer id_42 = {-1, 1'd0, id_36, -1 - id_13};
  module_0 modCall_1 (
      id_14,
      id_23,
      id_17,
      id_18,
      id_9,
      id_7,
      id_37,
      id_32,
      id_5,
      id_39,
      id_29,
      id_10,
      id_5,
      id_27,
      id_3,
      id_36,
      id_4
  );
  logic id_43;
  ;
  assign id_12 = id_21 * -1;
endmodule
