#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 14 18:59:13 2019
# Process ID: 5476
# Current directory: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10700 C:\Users\Jesus Luciano\Desktop\MIPS_CPU\Final_1-12\Final_1-12.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 805.582 ; gain = 124.844
update_compile_order -fileset sources_1
set_property top CPU_TEST_MODULE_01 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_01' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_01_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sim_1/new/CPU_TEST_MODULE_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_01
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2a5774992ba64bd09f5f3e30e1c49067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_01_behav xil_defaultlib.CPU_TEST_MODULE_01 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_01
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_01_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 14 19:00:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 815.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_01_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_01} -tclbatch {CPU_TEST_MODULE_01.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_01.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
BREAK INSTRUCTION FETCHED  620.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   12345678    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   100100c0    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   00000000    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   00000000    |   R [ 31 ]   =   xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   xxxxxxxx
d M e m [ 3c4 ]   =   xxxxxxxx
d M e m [ 3c8 ]   =   xxxxxxxx
d M e m [ 3cc ]   =   xxxxxxxx
d M e m [ 3d0 ]   =   xxxxxxxx
d M e m [ 3d4 ]   =   xxxxxxxx
d M e m [ 3d8 ]   =   xxxxxxxx
d M e m [ 3dc ]   =   xxxxxxxx
d M e m [ 3e0 ]   =   xxxxxxxx
d M e m [ 3e4 ]   =   xxxxxxxx
d M e m [ 3e8 ]   =   xxxxxxxx
d M e m [ 3ec ]   =   xxxxxxxx
d M e m [ 3f0 ]   =   xxxxxxxx
d M e m [ 3f4 ]   =   xxxxxxxx
d M e m [ 3f8 ]   =   00000000
d M e m [ 3fc ]   =   xxxxxxxx
$finish called at time : 620 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MCU.v" Line 789
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_01_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 840.867 ; gain = 28.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST_MODULE_01' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_MODULE_01_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sim_1/new/CPU_TEST_MODULE_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST_MODULE_01
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2a5774992ba64bd09f5f3e30e1c49067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_MODULE_01_behav xil_defaultlib.CPU_TEST_MODULE_01 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_TEST_MODULE_01
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_MODULE_01_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_MODULE_01_behav -key {Behavioral:sim_1:Functional:CPU_TEST_MODULE_01} -tclbatch {CPU_TEST_MODULE_01.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_TEST_MODULE_01.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
BREAK INSTRUCTION FETCHED  620.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   12345678    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   100100c0    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   00000000    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   00000000    |   R [ 31 ]   =   xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 0c0 ]   =   12345678
d M e m [ 0c4 ]   =   xxxxxxxx
d M e m [ 0c8 ]   =   xxxxxxxx
d M e m [ 0cc ]   =   xxxxxxxx
d M e m [ 0d0 ]   =   xxxxxxxx
d M e m [ 0d4 ]   =   xxxxxxxx
d M e m [ 0d8 ]   =   xxxxxxxx
d M e m [ 0dc ]   =   xxxxxxxx
d M e m [ 0e0 ]   =   xxxxxxxx
d M e m [ 0e4 ]   =   xxxxxxxx
d M e m [ 0e8 ]   =   xxxxxxxx
d M e m [ 0ec ]   =   xxxxxxxx
d M e m [ 0f0 ]   =   xxxxxxxx
d M e m [ 0f4 ]   =   xxxxxxxx
d M e m [ 0f8 ]   =   xxxxxxxx
d M e m [ 0fc ]   =   xxxxxxxx
$finish called at time : 620 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Final_1-12/Final_1-12.srcs/sources_1/new/MCU.v" Line 789
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_MODULE_01_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 846.641 ; gain = 5.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 19:10:17 2019...
