{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550832173909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550832173909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 11:42:53 2019 " "Processing started: Fri Feb 22 11:42:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550832173909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832173909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis " "Command: quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832173909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550832174487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550832174487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta.v 1 1 " "Found 1 design units, including 1 entities, in source file theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 Theta " "Found entity 1: Theta" {  } { { "Theta.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tau.v 1 1 " "Found 1 design units, including 1 entities, in source file tau.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tau " "Found entity 1: Tau" {  } { { "Tau.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sbox " "Found entity 1: Sbox" {  } { { "Sbox.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi.v 1 1 " "Found 1 design units, including 1 entities, in source file pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pi " "Found entity 1: Pi" {  } { { "Pi.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication_tb " "Found entity 1: Multiplication_tb" {  } { { "Multiplication_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "Multiplication.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamma.v 1 1 " "Found 1 design units, including 1 entities, in source file gamma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gamma " "Found entity 1: Gamma" {  } { { "Gamma.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Round_Key " "Found entity 1: Add_Round_Key" {  } { { "Add_Round_Key.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Key.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omega.v 1 1 " "Found 1 design units, including 1 entities, in source file omega.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omega " "Found entity 1: Omega" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omega_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file omega_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omega_tb " "Found entity 1: Omega_tb" {  } { { "Omega_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file round_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 Round_Constants " "Found entity 1: Round_Constants" {  } { { "Round_Constants.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_constants_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file round_constants_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Round_Constants_tb " "Found entity 1: Round_Constants_tb" {  } { { "Round_Constants_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file key_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Schedule " "Found entity 1: Key_Schedule" {  } { { "Key_Schedule.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fi.v 1 1 " "Found 1 design units, including 1 entities, in source file fi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fi " "Found entity 1: Fi" {  } { { "Fi.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fi_tb " "Found entity 1: Fi_tb" {  } { { "Fi_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Round_Constants " "Found entity 1: Add_Round_Constants" {  } { { "Add_Round_Constants.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Constants.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psi.v 1 1 " "Found 1 design units, including 1 entities, in source file psi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Psi " "Found entity 1: Psi" {  } { { "Psi.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Psi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamma_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file gamma_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gamma_tb " "Found entity 1: Gamma_tb" {  } { { "Gamma_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tau_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tau_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tau_tb " "Found entity 1: Tau_tb" {  } { { "Tau_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file theta_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Theta_tb " "Found entity 1: Theta_tb" {  } { { "Theta_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pi_tb " "Found entity 1: Pi_tb" {  } { { "Pi_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Anubis.v(48) " "Verilog HDL information at Anubis.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "Anubis.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anubis.v 1 1 " "Found 1 design units, including 1 entities, in source file anubis.v" { { "Info" "ISGN_ENTITY_NAME" "1 Anubis " "Found entity 1: Anubis" {  } { { "Anubis.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anubis_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file anubis_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Anubis_tb " "Found entity 1: Anubis_tb" {  } { { "Anubis_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Anubis_2.v(58) " "Verilog HDL information at Anubis_2.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "Anubis_2.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anubis_2.v 1 1 " "Found 1 design units, including 1 entities, in source file anubis_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Anubis_2 " "Found entity 1: Anubis_2" {  } { { "Anubis_2.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_schedule_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file key_schedule_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Schedule_tb " "Found entity 1: Key_Schedule_tb" {  } { { "Key_Schedule_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p.v 1 1 " "Found 1 design units, including 1 entities, in source file p.v" { { "Info" "ISGN_ENTITY_NAME" "1 P " "Found entity 1: P" {  } { { "P.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q.v 1 1 " "Found 1 design units, including 1 entities, in source file q.v" { { "Info" "ISGN_ENTITY_NAME" "1 Q " "Found entity 1: Q" {  } { { "Q.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832185909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832185909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Anubis_2 " "Elaborating entity \"Anubis_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550832185971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gamma Gamma:sub " "Elaborating entity \"Gamma\" for hierarchy \"Gamma:sub\"" {  } { { "Anubis_2.v" "sub" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550832185987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sbox Gamma:sub\|Sbox:sboxes\[0\].s16 " "Elaborating entity \"Sbox\" for hierarchy \"Gamma:sub\|Sbox:sboxes\[0\].s16\"" {  } { { "Gamma.v" "sboxes\[0\].s16" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550832185987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "data_out Sbox.v(17) " "Verilog HDL Port Connection error at Sbox.v(17): output or inout port \"data_out\" must be connected to a structural net expression" {  } { { "Sbox.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v" 17 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1550832185987 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Gamma:sub\|Sbox:sboxes\[0\].s16 " "Can't elaborate user hierarchy \"Gamma:sub\|Sbox:sboxes\[0\].s16\"" {  } { { "Gamma.v" "sboxes\[0\].s16" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v" 13 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550832185987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/output_files/Anubis.map.smsg " "Generated suppressed messages file C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/output_files/Anubis.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832186018 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550832186096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 22 11:43:06 2019 " "Processing ended: Fri Feb 22 11:43:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550832186096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550832186096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550832186096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832186096 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832186752 ""}
