Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,2677
design__instance__area,18057.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.013433311134576797
power__switching__total,0.016504516825079918
power__leakage__total,1.943953620298089E-8
power__total,0.029937846586108208
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2627590996934785
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2593165755525108
timing__hold__ws__corner:nom_tt_025C_1v80,0.333063197560085
timing__setup__ws__corner:nom_tt_025C_1v80,6.468064489304611
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.333063
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.275522
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,19
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2707376899300215
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26626521185998
timing__hold__ws__corner:nom_ss_100C_1v60,0.8678112918344537
timing__setup__ws__corner:nom_ss_100C_1v60,-1.9463666784757392
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-10.967843832472226
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.9463666784757392
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.867811
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.229640
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2600479627462433
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2569444174598563
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1212747714356039
timing__setup__ws__corner:nom_ff_n40C_1v95,9.815283086340159
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.121275
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.794588
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,28
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25862082651887675
clock__skew__worst_setup,0.25613284440590245
timing__hold__ws,0.11741391524712622
timing__setup__ws,-2.1900029076741836
timing__hold__tns,0.0
timing__setup__tns,-12.42505156153428
timing__hold__wns,0
timing__setup__wns,-2.1900029076741836
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117414
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,12.107175
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2677
design__instance__area__stdcell,18057.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.527139
design__instance__utilization__stdcell,0.527139
design__instance__count__class:buffer,3
design__instance__count__class:inverter,44
design__instance__count__class:sequential_cell,42
design__instance__count__class:multi_input_combinational_cell,2022
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2462
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41731.8
design__violations,0
design__instance__count__class:timing_repair_buffer,103
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,34
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2238
route__net__special,2
route__drc_errors__iter:1,698
route__wirelength__iter:1,45910
route__drc_errors__iter:2,344
route__wirelength__iter:2,45542
route__drc_errors__iter:3,333
route__wirelength__iter:3,45610
route__drc_errors__iter:4,33
route__wirelength__iter:4,45547
route__drc_errors__iter:5,0
route__wirelength__iter:5,45554
route__drc_errors,0
route__wirelength,45554
route__vias,15038
route__vias__singlecut,15038
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,251.45
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2610670920005209
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25824004776623677
timing__hold__ws__corner:min_tt_025C_1v80,0.3291012555623563
timing__setup__ws__corner:min_tt_025C_1v80,6.573863417473068
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.329101
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.297798
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26883404596700927
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26498118338453497
timing__hold__ws__corner:min_ss_100C_1v60,0.8624685654219475
timing__setup__ws__corner:min_ss_100C_1v60,-1.7505233313930335
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-9.795753818695468
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.7505233313930335
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862469
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.343484
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25862082651887675
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25613284440590245
timing__hold__ws__corner:min_ff_n40C_1v95,0.11741391524712622
timing__setup__ws__corner:min_ff_n40C_1v95,9.883889542131799
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.117414
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.808945
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2655046257998741
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26026334601911205
timing__hold__ws__corner:max_tt_025C_1v80,0.33634990189513964
timing__setup__ws__corner:max_tt_025C_1v80,6.333839410009705
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.336350
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.250072
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,28
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27363348472705
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2673246422111913
timing__hold__ws__corner:max_ss_100C_1v60,0.8735074022456926
timing__setup__ws__corner:max_ss_100C_1v60,-2.1900029076741836
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-12.42505156153428
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.1900029076741836
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873507
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.107175
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26254180128583815
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25765701412836556
timing__hold__ws__corner:max_ff_n40C_1v95,0.12556478434638782
timing__setup__ws__corner:max_ff_n40C_1v95,9.72935715087454
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.125565
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.777699
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79066
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79972
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00933594
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0086782
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000256581
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0086782
design_powergrid__voltage__worst,0.0086782
design_powergrid__voltage__worst__net:VPWR,1.79066
design_powergrid__drop__worst,0.00933594
design_powergrid__drop__worst__net:VPWR,0.00933594
design_powergrid__voltage__worst__net:VGND,0.0086782
design_powergrid__drop__worst__net:VGND,0.0086782
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.000279999999999999975471010049687947685015387833118438720703125
ir__drop__worst,0.00933999999999999934441330395884506287984549999237060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
