// Seed: 579446576
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5
    , id_19,
    output wor id_6,
    output wire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    input supply0 id_15,
    input tri0 id_16,
    output supply1 id_17
);
  assign id_6 = 1;
  always @(negedge 1 && 1 & -1 or id_8);
  parameter id_20 = 1'd0;
  wire id_21, id_22;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4
    , id_28,
    output wand id_5,
    input supply1 id_6,
    input wor id_7,
    inout wor id_8,
    input wire id_9,
    input wand id_10,
    output wand id_11,
    output tri id_12,
    output wand id_13,
    output wand id_14,
    input tri0 id_15,
    input wire id_16,
    input wor id_17,
    output wire id_18,
    input supply1 id_19
    , id_29,
    input supply1 id_20,
    input wand id_21,
    input wor id_22,
    input tri id_23,
    input tri0 id_24
    , id_30,
    input tri id_25,
    inout wand id_26
);
  logic id_31 = id_30;
  module_0 modCall_1 (
      id_6,
      id_26,
      id_5,
      id_15,
      id_10,
      id_22,
      id_8,
      id_14,
      id_6,
      id_5,
      id_8,
      id_21,
      id_21,
      id_21,
      id_16,
      id_20,
      id_23,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
