#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019c93f1a260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019c93f1a580 .scope module, "gaussian_pyramid_tb" "gaussian_pyramid_tb" 3 10;
 .timescale -9 -12;
P_0000019c93e3df80 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0000019c93e3dfb8 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_0000019c93e3dff0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v0000019c93f8d0c0_0 .net "O1L1_pixel_in", 7 0, v0000019c93f88450_0;  1 drivers
v0000019c93f8c800_0 .net "O1L1_write_addr", 11 0, v0000019c93f881d0_0;  1 drivers
v0000019c93f8ec40_0 .net "O1L1_write_valid", 0 0, v0000019c93f89c10_0;  1 drivers
v0000019c93f8da20_0 .net "O1L2_pixel_in", 7 0, v0000019c93f88b30_0;  1 drivers
v0000019c93f8d480_0 .net "O1L2_write_addr", 11 0, v0000019c93f89530_0;  1 drivers
v0000019c93f8dc00_0 .net "O1L2_write_valid", 0 0, v0000019c93f884f0_0;  1 drivers
v0000019c93f8cee0_0 .net "O1L3_pixel_in", 7 0, v0000019c93f88590_0;  1 drivers
v0000019c93f8ce40_0 .net "O1L3_write_addr", 11 0, v0000019c93f895d0_0;  1 drivers
v0000019c93f8ee20_0 .net "O1L3_write_valid", 0 0, v0000019c93f88f90_0;  1 drivers
v0000019c93f8ed80_0 .net "O2L1_pixel_in", 7 0, v0000019c93f8b150_0;  1 drivers
v0000019c93f8eb00_0 .net "O2L1_write_addr", 9 0, v0000019c93f8b650_0;  1 drivers
v0000019c93f8d980_0 .net "O2L1_write_valid", 0 0, v0000019c93f8bd30_0;  1 drivers
v0000019c93f8d700_0 .net "O2L2_pixel_in", 7 0, v0000019c93f8ab10_0;  1 drivers
v0000019c93f8cda0_0 .net "O2L2_write_addr", 9 0, v0000019c93f8bdd0_0;  1 drivers
v0000019c93f8e740_0 .net "O2L2_write_valid", 0 0, v0000019c93f8abb0_0;  1 drivers
v0000019c93f8e920_0 .net "O2L3_pixel_in", 7 0, v0000019c93f8a890_0;  1 drivers
v0000019c93f8cbc0_0 .net "O2L3_write_addr", 9 0, v0000019c93f8b330_0;  1 drivers
v0000019c93f8dd40_0 .net "O2L3_write_valid", 0 0, v0000019c93f8ac50_0;  1 drivers
v0000019c93f8ece0_0 .net "O3L1_pixel_in", 7 0, v0000019c93f90040_0;  1 drivers
v0000019c93f8d8e0_0 .net "O3L1_write_addr", 7 0, v0000019c93f8f960_0;  1 drivers
v0000019c93f8dac0_0 .net "O3L1_write_valid", 0 0, v0000019c93f8fa00_0;  1 drivers
v0000019c93f8e2e0_0 .net "O3L2_pixel_in", 7 0, v0000019c93f90220_0;  1 drivers
v0000019c93f8cf80_0 .net "O3L2_write_addr", 7 0, v0000019c93f8fd20_0;  1 drivers
v0000019c93f8e100_0 .net "O3L2_write_valid", 0 0, v0000019c93f90540_0;  1 drivers
v0000019c93f8e380_0 .net "O3L3_pixel_in", 7 0, v0000019c93f8f460_0;  1 drivers
v0000019c93f8d020_0 .net "O3L3_write_addr", 7 0, v0000019c93f900e0_0;  1 drivers
v0000019c93f8e420_0 .net "O3L3_write_valid", 0 0, v0000019c93f8ffa0_0;  1 drivers
v0000019c93f8e6a0_0 .var "clk_in", 0 0;
v0000019c93f8d5c0_0 .net "pixel_in", 7 0, L_0000019c93ef2b40;  1 drivers
v0000019c93f8df20_0 .net "pyramid_done", 0 0, v0000019c93f8f1e0_0;  1 drivers
v0000019c93f8eba0_0 .net "read_addr", 11 0, v0000019c93f8fdc0_0;  1 drivers
v0000019c93f8c940_0 .net "read_addr_valid", 0 0, v0000019c93f8fe60_0;  1 drivers
v0000019c93f8c6c0_0 .var "rst_in", 0 0;
v0000019c93f8ea60_0 .var "start_pyramid", 0 0;
S_0000019c93e2f060 .scope module, "image" "xilinx_single_port_ram_read_first" 3 68, 4 10 0, S_0000019c93f1a580;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000019c93ded210 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_0000019c93ded248 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019c93ded280 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000019c93ded2b8 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v0000019c93ee0340 .array "BRAM", 0 4095, 7 0;
v0000019c93ee0de0_0 .net "addra", 11 0, v0000019c93f8fdc0_0;  alias, 1 drivers
v0000019c93edf580_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  1 drivers
L_0000019c93f94688 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000019c93ee0840_0 .net "dina", 7 0, L_0000019c93f94688;  1 drivers
v0000019c93edfb20_0 .net "douta", 7 0, L_0000019c93ef2b40;  alias, 1 drivers
v0000019c93edfe40_0 .net "ena", 0 0, v0000019c93f8fe60_0;  alias, 1 drivers
v0000019c93edfee0_0 .var "ram_data", 7 0;
L_0000019c93f94718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93edfbc0_0 .net "regcea", 0 0, L_0000019c93f94718;  1 drivers
v0000019c93ee03e0_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  1 drivers
L_0000019c93f946d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93ee0a20_0 .net "wea", 0 0, L_0000019c93f946d0;  1 drivers
S_0000019c93e2f1f0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0000019c93e2f060;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93e2f1f0
v0000019c93ee02a0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000019c93ee02a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000019c93ee02a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93ee02a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000019c93da95d0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0000019c93e2f060;
 .timescale -9 -12;
L_0000019c93ef2b40 .functor BUFZ 8, v0000019c93edf620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93edf620_0 .var "douta_reg", 7 0;
E_0000019c93ece770 .event posedge, v0000019c93edf580_0;
S_0000019c93da9760 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0000019c93e2f060;
 .timescale -9 -12;
S_0000019c93d9ad70 .scope module, "pyramid" "gaussian_pyramid" 3 83, 5 5 0, S_0000019c93f1a580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_0000019c93e3e660 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0000019c93e3e698 .param/l "TOP_HEIGHT" 0 5 8, +C4<00000000000000000000000001000000>;
P_0000019c93e3e6d0 .param/l "TOP_WIDTH" 0 5 7, +C4<00000000000000000000000001000000>;
enum0000019c93e491c0 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v0000019c93f89490_0 .net "O12_resize_done", 0 0, v0000019c93f77240_0;  1 drivers
v0000019c93f89990_0 .var "O12_start_resizing", 0 0;
v0000019c93f8a4d0_0 .var "O1Buffer1_pixel_in", 7 0;
v0000019c93f88310_0 .net "O1Buffer1_pixel_out", 7 0, L_0000019c93ef2440;  1 drivers
v0000019c93f88ef0_0 .var "O1Buffer1_read_addr", 11 0;
v0000019c93f8a610_0 .var "O1Buffer1_read_addr_valid", 0 0;
v0000019c93f88090_0 .var "O1Buffer1_write_addr", 11 0;
v0000019c93f89b70_0 .var "O1Buffer1_write_valid", 0 0;
v0000019c93f88a90_0 .var "O1Buffer2_pixel_in", 7 0;
v0000019c93f889f0_0 .net "O1Buffer2_pixel_out", 7 0, L_0000019c93ef2600;  1 drivers
v0000019c93f8a6b0_0 .var "O1Buffer2_read_addr", 11 0;
v0000019c93f883b0_0 .var "O1Buffer2_read_addr_valid", 0 0;
v0000019c93f88130_0 .var "O1Buffer2_write_addr", 11 0;
v0000019c93f88bd0_0 .var "O1Buffer2_write_valid", 0 0;
v0000019c93f88450_0 .var "O1L1_pixel_out", 7 0;
v0000019c93f881d0_0 .var "O1L1_write_addr", 11 0;
v0000019c93f89c10_0 .var "O1L1_write_valid", 0 0;
v0000019c93f88b30_0 .var "O1L2_pixel_out", 7 0;
v0000019c93f89530_0 .var "O1L2_write_addr", 11 0;
v0000019c93f884f0_0 .var "O1L2_write_valid", 0 0;
v0000019c93f88590_0 .var "O1L3_pixel_out", 7 0;
v0000019c93f895d0_0 .var "O1L3_write_addr", 11 0;
v0000019c93f88f90_0 .var "O1L3_write_valid", 0 0;
v0000019c93f89670_0 .net "O1_blur_done", 0 0, v0000019c93f73280_0;  1 drivers
v0000019c93f897b0_0 .var "O1_blur_pixel_in", 7 0;
v0000019c93f89030_0 .net "O1_blur_pixel_out", 7 0, L_0000019c93ef1330;  1 drivers
v0000019c93f88d10_0 .net "O1_blur_read_addr", 11 0, v0000019c93f735a0_0;  1 drivers
v0000019c93f88630_0 .net "O1_blur_read_addr_valid", 0 0, v0000019c93f736e0_0;  1 drivers
v0000019c93f886d0_0 .net "O1_blur_write_addr", 11 0, L_0000019c93f8c760;  1 drivers
v0000019c93f88770_0 .net "O1_blur_write_valid", 0 0, L_0000019c93ef12c0;  1 drivers
v0000019c93f88810_0 .var "O1_resize_pixel_in", 7 0;
v0000019c93f89850_0 .net "O1_resize_read_addr", 11 0, L_0000019c93f8d7a0;  1 drivers
v0000019c93f888b0_0 .net "O1_resize_read_addr_valid", 0 0, v0000019c93f777e0_0;  1 drivers
v0000019c93f89a30_0 .var "O1_start_blurring", 0 0;
v0000019c93f898f0_0 .net "O23_resize_done", 0 0, v0000019c93f834c0_0;  1 drivers
v0000019c93f89d50_0 .var "O23_start_resizing", 0 0;
v0000019c93f88c70_0 .var "O2Buffer1_pixel_in", 7 0;
v0000019c93f89e90_0 .net "O2Buffer1_pixel_out", 7 0, L_0000019c93ef29f0;  1 drivers
v0000019c93f89f30_0 .var "O2Buffer1_read_addr", 9 0;
v0000019c93f8b290_0 .var "O2Buffer1_read_addr_valid", 0 0;
v0000019c93f8b470_0 .var "O2Buffer1_write_addr", 9 0;
v0000019c93f8b8d0_0 .var "O2Buffer1_write_valid", 0 0;
v0000019c93f8ad90_0 .var "O2Buffer2_pixel_in", 7 0;
v0000019c93f8ae30_0 .net "O2Buffer2_pixel_out", 7 0, L_0000019c93ef2c90;  1 drivers
v0000019c93f8a9d0_0 .var "O2Buffer2_read_addr", 9 0;
v0000019c93f8a930_0 .var "O2Buffer2_read_addr_valid", 0 0;
v0000019c93f8b0b0_0 .var "O2Buffer2_write_addr", 9 0;
v0000019c93f8aa70_0 .var "O2Buffer2_write_valid", 0 0;
v0000019c93f8b150_0 .var "O2L1_pixel_out", 7 0;
v0000019c93f8b650_0 .var "O2L1_write_addr", 9 0;
v0000019c93f8bd30_0 .var "O2L1_write_valid", 0 0;
v0000019c93f8ab10_0 .var "O2L2_pixel_out", 7 0;
v0000019c93f8bdd0_0 .var "O2L2_write_addr", 9 0;
v0000019c93f8abb0_0 .var "O2L2_write_valid", 0 0;
v0000019c93f8a890_0 .var "O2L3_pixel_out", 7 0;
v0000019c93f8b330_0 .var "O2L3_write_addr", 9 0;
v0000019c93f8ac50_0 .var "O2L3_write_valid", 0 0;
v0000019c93f8acf0_0 .net "O2_blur_done", 0 0, v0000019c93f7f040_0;  1 drivers
v0000019c93f8aed0_0 .var "O2_blur_pixel_in", 7 0;
v0000019c93f8b510_0 .net "O2_blur_pixel_out", 7 0, L_0000019c93ef2d00;  1 drivers
v0000019c93f8af70_0 .net "O2_blur_read_addr", 9 0, v0000019c93f7f0e0_0;  1 drivers
v0000019c93f8b010_0 .net "O2_blur_read_addr_valid", 0 0, v0000019c93f7ee60_0;  1 drivers
v0000019c93f8be70_0 .net "O2_blur_write_addr", 9 0, L_0000019c93f8d660;  1 drivers
v0000019c93f8b6f0_0 .net "O2_blur_write_valid", 0 0, L_0000019c93ef24b0;  1 drivers
v0000019c93f8b830_0 .var "O2_resize_pixel_in", 7 0;
v0000019c93f8b3d0_0 .net "O2_resize_pixel_out", 7 0, v0000019c93f772e0_0;  1 drivers
v0000019c93f8bf10_0 .net "O2_resize_read_addr", 9 0, L_0000019c93f8e560;  1 drivers
v0000019c93f8b790_0 .net "O2_resize_read_addr_valid", 0 0, v0000019c93f83600_0;  1 drivers
v0000019c93f8b1f0_0 .net "O2_resize_write_addr", 9 0, v0000019c93f767a0_0;  1 drivers
v0000019c93f8b5b0_0 .net "O2_resize_write_addr_valid", 0 0, v0000019c93f76480_0;  1 drivers
v0000019c93f8b970_0 .var "O2_start_blurring", 0 0;
v0000019c93f8ba10_0 .var "O3Buffer1_pixel_in", 7 0;
v0000019c93f8bab0_0 .net "O3Buffer1_pixel_out", 7 0, L_0000019c93ef2830;  1 drivers
v0000019c93f8bb50_0 .var "O3Buffer1_read_addr", 7 0;
v0000019c93f8bbf0_0 .var "O3Buffer1_read_addr_valid", 0 0;
v0000019c93f8bc90_0 .var "O3Buffer1_write_addr", 7 0;
v0000019c93f8f000_0 .var "O3Buffer1_write_valid", 0 0;
v0000019c93f8f0a0_0 .var "O3Buffer2_pixel_in", 7 0;
v0000019c93f8fc80_0 .net "O3Buffer2_pixel_out", 7 0, L_0000019c93ef2a60;  1 drivers
v0000019c93f8f780_0 .var "O3Buffer2_read_addr", 7 0;
v0000019c93f90180_0 .var "O3Buffer2_read_addr_valid", 0 0;
v0000019c93f8f640_0 .var "O3Buffer2_write_addr", 7 0;
v0000019c93f8ff00_0 .var "O3Buffer2_write_valid", 0 0;
v0000019c93f90040_0 .var "O3L1_pixel_out", 7 0;
v0000019c93f8f960_0 .var "O3L1_write_addr", 7 0;
v0000019c93f8fa00_0 .var "O3L1_write_valid", 0 0;
v0000019c93f90220_0 .var "O3L2_pixel_out", 7 0;
v0000019c93f8fd20_0 .var "O3L2_write_addr", 7 0;
v0000019c93f90540_0 .var "O3L2_write_valid", 0 0;
v0000019c93f8f460_0 .var "O3L3_pixel_out", 7 0;
v0000019c93f900e0_0 .var "O3L3_write_addr", 7 0;
v0000019c93f8ffa0_0 .var "O3L3_write_valid", 0 0;
v0000019c93f8f6e0_0 .net "O3_blur_done", 0 0, v0000019c93f8a2f0_0;  1 drivers
v0000019c93f8faa0_0 .var "O3_blur_pixel_in", 7 0;
v0000019c93f8ef60_0 .net "O3_blur_pixel_out", 7 0, L_0000019c93ef1560;  1 drivers
v0000019c93f8f8c0_0 .net "O3_blur_read_addr", 7 0, v0000019c93f8a430_0;  1 drivers
v0000019c93f8fb40_0 .net "O3_blur_read_addr_valid", 0 0, v0000019c93f89210_0;  1 drivers
v0000019c93f8fbe0_0 .net "O3_blur_write_addr", 7 0, L_0000019c93f8d2a0;  1 drivers
v0000019c93f8f500_0 .net "O3_blur_write_valid", 0 0, L_0000019c93ef2670;  1 drivers
v0000019c93f90360_0 .net "O3_resize_pixel_out", 7 0, v0000019c93f7ef00_0;  1 drivers
v0000019c93f8f5a0_0 .net "O3_resize_write_addr", 7 0, v0000019c93f7e0a0_0;  1 drivers
v0000019c93f902c0_0 .net "O3_resize_write_addr_valid", 0 0, v0000019c93f7f360_0;  1 drivers
v0000019c93f90400_0 .var "O3_start_blurring", 0 0;
v0000019c93f8f140_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f8f820_0 .net "ext_pixel_in", 7 0, L_0000019c93ef2b40;  alias, 1 drivers
v0000019c93f8fdc0_0 .var "ext_read_addr", 11 0;
v0000019c93f8fe60_0 .var "ext_read_addr_valid", 0 0;
v0000019c93f904a0_0 .var "ext_read_addr_valid_pipe_0", 0 0;
v0000019c93f8eec0_0 .var "ext_read_addr_valid_pipe_1", 0 0;
v0000019c93f8f1e0_0 .var "pyramid_done", 0 0;
v0000019c93f8f280_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f8f320_0 .net "start_in", 0 0, v0000019c93f8ea60_0;  1 drivers
v0000019c93f8f3c0_0 .var "start_read_original", 0 0;
v0000019c93f8c8a0_0 .var/2s "state", 31 0;
v0000019c93f8d3e0_0 .var "state_initialized", 0 0;
E_0000019c93ecdfb0/0 .event anyedge, v0000019c93f8c8a0_0, v0000019c93ee0de0_0, v0000019c93f8eec0_0, v0000019c93edfb20_0;
E_0000019c93ecdfb0/1 .event anyedge, v0000019c93f735a0_0, v0000019c93f736e0_0, v0000019c93ea8090_0, v0000019c93f738c0_0;
E_0000019c93ecdfb0/2 .event anyedge, v0000019c93f73a00_0, v0000019c93f73fa0_0, v0000019c93e649b0_0, v0000019c93f75c60_0;
E_0000019c93ecdfb0/3 .event anyedge, v0000019c93f777e0_0, v0000019c93f767a0_0, v0000019c93f76480_0, v0000019c93f772e0_0;
E_0000019c93ecdfb0/4 .event anyedge, v0000019c93f7f0e0_0, v0000019c93f7ee60_0, v0000019c93f7a680_0, v0000019c93f7f720_0;
E_0000019c93ecdfb0/5 .event anyedge, v0000019c93f7e280_0, v0000019c93f7e960_0, v0000019c93f7a220_0, v0000019c93f820c0_0;
E_0000019c93ecdfb0/6 .event anyedge, v0000019c93f83600_0, v0000019c93f7e0a0_0, v0000019c93f7f360_0, v0000019c93f7ef00_0;
E_0000019c93ecdfb0/7 .event anyedge, v0000019c93f8a430_0, v0000019c93f89210_0, v0000019c93f83880_0, v0000019c93f8a1b0_0;
E_0000019c93ecdfb0/8 .event anyedge, v0000019c93f89170_0, v0000019c93f8a750_0, v0000019c93f85a00_0;
E_0000019c93ecdfb0 .event/or E_0000019c93ecdfb0/0, E_0000019c93ecdfb0/1, E_0000019c93ecdfb0/2, E_0000019c93ecdfb0/3, E_0000019c93ecdfb0/4, E_0000019c93ecdfb0/5, E_0000019c93ecdfb0/6, E_0000019c93ecdfb0/7, E_0000019c93ecdfb0/8;
S_0000019c93d93450 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 70, 6 10 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c93da98f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c93da9928 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019c93da9960 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c93da9998 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c93ee0ac0 .array "BRAM", 0 4095, 7 0;
v0000019c93ee0ca0_0 .net "addra", 11 0, v0000019c93f88090_0;  1 drivers
v0000019c93ee0b60_0 .net "addrb", 11 0, v0000019c93f88ef0_0;  1 drivers
v0000019c93edef40_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93edf080_0 .net "clkb", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93edf300_0 .net "dina", 7 0, v0000019c93f8a4d0_0;  1 drivers
o0000019c93f1ae28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c93edf3a0_0 .net "dinb", 7 0, o0000019c93f1ae28;  0 drivers
v0000019c93edf440_0 .net "douta", 7 0, L_0000019c93ef2bb0;  1 drivers
v0000019c93ea8090_0 .net "doutb", 7 0, L_0000019c93ef2440;  alias, 1 drivers
L_0000019c93f947a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93ea7a50_0 .net "ena", 0 0, L_0000019c93f947a8;  1 drivers
v0000019c93ea7410_0 .net "enb", 0 0, v0000019c93f8a610_0;  1 drivers
v0000019c93ea7690_0 .var/i "idx", 31 0;
v0000019c93ea6790_0 .var "ram_data_a", 7 0;
v0000019c93ea84f0_0 .var "ram_data_b", 7 0;
L_0000019c93f947f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93ea6e70_0 .net "regcea", 0 0, L_0000019c93f947f0;  1 drivers
L_0000019c93f94838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93ea68d0_0 .net "regceb", 0 0, L_0000019c93f94838;  1 drivers
v0000019c93ea6bf0_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93ea7cd0_0 .net "rstb", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93ea7050_0 .net "wea", 0 0, v0000019c93f89b70_0;  1 drivers
L_0000019c93f94760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93ea70f0_0 .net "web", 0 0, L_0000019c93f94760;  1 drivers
S_0000019c93d935e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c93d93450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93d935e0
v0000019c93edefe0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000019c93edefe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000019c93edefe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93edefe0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000019c93de1250 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c93d93450;
 .timescale -9 -12;
v0000019c93ee08e0_0 .var/i "ram_index", 31 0;
S_0000019c93de13e0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c93d93450;
 .timescale -9 -12;
L_0000019c93ef2bb0 .functor BUFZ 8, v0000019c93ee0480_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c93ef2440 .functor BUFZ 8, v0000019c93ee0c00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93ee0480_0 .var "douta_reg", 7 0;
v0000019c93ee0c00_0 .var "doutb_reg", 7 0;
S_0000019c93db2680 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 98, 6 10 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c93de1570 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c93de15a8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019c93de15e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c93de1618 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c93ea7f50 .array "BRAM", 0 4095, 7 0;
v0000019c93ea7550_0 .net "addra", 11 0, v0000019c93f88130_0;  1 drivers
v0000019c93ea7730_0 .net "addrb", 11 0, v0000019c93f8a6b0_0;  1 drivers
v0000019c93ea81d0_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93ea8270_0 .net "clkb", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93e65810_0 .net "dina", 7 0, v0000019c93f88a90_0;  1 drivers
o0000019c93f1b4e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c93e64e10_0 .net "dinb", 7 0, o0000019c93f1b4e8;  0 drivers
v0000019c93e656d0_0 .net "douta", 7 0, L_0000019c93ef1640;  1 drivers
v0000019c93e649b0_0 .net "doutb", 7 0, L_0000019c93ef2600;  alias, 1 drivers
L_0000019c93f948c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93e64d70_0 .net "ena", 0 0, L_0000019c93f948c8;  1 drivers
v0000019c93e65310_0 .net "enb", 0 0, v0000019c93f883b0_0;  1 drivers
v0000019c93e653b0_0 .var/i "idx", 31 0;
v0000019c93e64c30_0 .var "ram_data_a", 7 0;
v0000019c93e65770_0 .var "ram_data_b", 7 0;
L_0000019c93f94910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93e64ff0_0 .net "regcea", 0 0, L_0000019c93f94910;  1 drivers
L_0000019c93f94958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93e65090_0 .net "regceb", 0 0, L_0000019c93f94958;  1 drivers
v0000019c93e65130_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93e651d0_0 .net "rstb", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f733c0_0 .net "wea", 0 0, v0000019c93f88bd0_0;  1 drivers
L_0000019c93f94880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93f72f60_0 .net "web", 0 0, L_0000019c93f94880;  1 drivers
S_0000019c93db2810 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c93db2680;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93db2810
v0000019c93ea7e10_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000019c93ea7e10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000019c93ea7e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93ea7e10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000019c93dc4900 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c93db2680;
 .timescale -9 -12;
v0000019c93ea7eb0_0 .var/i "ram_index", 31 0;
S_0000019c93dc4a90 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c93db2680;
 .timescale -9 -12;
L_0000019c93ef1640 .functor BUFZ 8, v0000019c93ea8130_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c93ef2600 .functor BUFZ 8, v0000019c93ea7190_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93ea8130_0 .var "douta_reg", 7 0;
v0000019c93ea7190_0 .var "doutb_reg", 7 0;
S_0000019c93d52ce0 .scope module, "O1_blur" "blur_img" 5 242, 7 4 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_0000019c93e3e240 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000019c93e3e278 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_0000019c93e3e2b0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_0000019c93ef12c0 .functor BUFZ 1, v0000019c93f72a60_0, C4<0>, C4<0>, C4<0>;
L_0000019c93ef1330 .functor BUFZ 8, v0000019c93f73be0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f72d80_0 .net *"_ivl_0", 31 0, L_0000019c93f8dde0;  1 drivers
v0000019c93f73dc0_0 .net *"_ivl_11", 31 0, L_0000019c93f8cd00;  1 drivers
v0000019c93f73f00_0 .net *"_ivl_12", 31 0, L_0000019c93f8c9e0;  1 drivers
L_0000019c93f94e20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f72e20_0 .net *"_ivl_3", 25 0, L_0000019c93f94e20;  1 drivers
v0000019c93f72ec0_0 .net *"_ivl_4", 31 0, L_0000019c93f8cc60;  1 drivers
L_0000019c93f94e68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f73000_0 .net *"_ivl_7", 25 0, L_0000019c93f94e68;  1 drivers
L_0000019c93f94eb0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f730a0_0 .net/2u *"_ivl_8", 31 0, L_0000019c93f94eb0;  1 drivers
v0000019c93f73780_0 .var "blur_data_valid_in", 0 0;
v0000019c93f742c0_0 .net "blur_data_valid_out", 0 0, v0000019c93f72a60_0;  1 drivers
v0000019c93f73280_0 .var "blur_done", 0 0;
v0000019c93f74540_0 .net "blur_out", 7 0, v0000019c93f73be0_0;  1 drivers
v0000019c93f73140_0 .var "busy", 0 0;
v0000019c93f73960_0 .var "center_addr_x", 5 0;
v0000019c93f731e0_0 .var "center_addr_x_prev", 5 0;
v0000019c93f73320_0 .var "center_addr_y", 5 0;
v0000019c93f73460_0 .var "center_addr_y_prev", 5 0;
v0000019c93f744a0_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f73500_0 .net "ext_pixel_in", 7 0, v0000019c93f897b0_0;  1 drivers
v0000019c93f73fa0_0 .net "ext_pixel_out", 7 0, L_0000019c93ef1330;  alias, 1 drivers
v0000019c93f735a0_0 .var "ext_read_addr", 11 0;
v0000019c93f736e0_0 .var "ext_read_addr_valid", 0 0;
v0000019c93f73820_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c93f738c0_0 .net "ext_write_addr", 11 0, L_0000019c93f8c760;  alias, 1 drivers
v0000019c93f73a00_0 .net "ext_write_valid", 0 0, L_0000019c93ef12c0;  alias, 1 drivers
v0000019c93f73aa0_0 .var "kernel_ind", 3 0;
v0000019c93f73b40 .array "kernel_ind_pipe", 0 1, 3 0;
v0000019c93f73e60_0 .var "row1", 23 0;
v0000019c93f74040_0 .var "row2", 23 0;
v0000019c93f768e0_0 .var "row3", 23 0;
v0000019c93f76700_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f763e0_0 .net "start_in", 0 0, v0000019c93f89a30_0;  1 drivers
L_0000019c93f8dde0 .concat [ 6 26 0 0], v0000019c93f731e0_0, L_0000019c93f94e20;
L_0000019c93f8cc60 .concat [ 6 26 0 0], v0000019c93f73460_0, L_0000019c93f94e68;
L_0000019c93f8cd00 .arith/mult 32, L_0000019c93f8cc60, L_0000019c93f94eb0;
L_0000019c93f8c9e0 .arith/sum 32, L_0000019c93f8dde0, L_0000019c93f8cd00;
L_0000019c93f8c760 .part L_0000019c93f8c9e0, 0, 12;
S_0000019c93f75010 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_0000019c93d52ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000019c93ece1b0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v0000019c93f74680_0 .var "busy_out", 0 0;
v0000019c93f74720_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f73be0_0 .var "data_out", 7 0;
v0000019c93f747c0_0 .net "data_valid_in", 0 0, v0000019c93f73780_0;  1 drivers
v0000019c93f72a60_0 .var "data_valid_out", 0 0;
v0000019c93f73c80_0 .var "error_out", 0 0;
v0000019c93f74860_0 .var/i "i", 31 0;
v0000019c93f72ba0 .array "kernel", 0 8, 7 0;
v0000019c93f72b00_0 .net "r0_data_in", 23 0, v0000019c93f73e60_0;  1 drivers
v0000019c93f72c40_0 .net "r1_data_in", 23 0, v0000019c93f74040_0;  1 drivers
v0000019c93f74220_0 .net "r2_data_in", 23 0, v0000019c93f768e0_0;  1 drivers
v0000019c93f73d20_0 .net "rowdata", 71 0, L_0000019c93f8e9c0;  1 drivers
v0000019c93f745e0_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f74360 .array "stage1_data", 0 8, 10 0;
v0000019c93f740e0 .array "stage1_data_reg", 0 8, 10 0;
v0000019c93f72ce0_0 .var "stage1_reg_valid", 0 0;
v0000019c93f74400_0 .var "stage1_valid", 0 0;
v0000019c93f729c0_0 .var "stage2_accumulator", 11 0;
v0000019c93f74180_0 .var "stage2_data", 11 0;
v0000019c93f73640_0 .var "stage2_valid", 0 0;
v0000019c93f740e0_0 .array/port v0000019c93f740e0, 0;
v0000019c93f740e0_1 .array/port v0000019c93f740e0, 1;
v0000019c93f740e0_2 .array/port v0000019c93f740e0, 2;
v0000019c93f740e0_3 .array/port v0000019c93f740e0, 3;
E_0000019c93ecf130/0 .event anyedge, v0000019c93f740e0_0, v0000019c93f740e0_1, v0000019c93f740e0_2, v0000019c93f740e0_3;
v0000019c93f740e0_4 .array/port v0000019c93f740e0, 4;
v0000019c93f740e0_5 .array/port v0000019c93f740e0, 5;
v0000019c93f740e0_6 .array/port v0000019c93f740e0, 6;
v0000019c93f740e0_7 .array/port v0000019c93f740e0, 7;
E_0000019c93ecf130/1 .event anyedge, v0000019c93f740e0_4, v0000019c93f740e0_5, v0000019c93f740e0_6, v0000019c93f740e0_7;
v0000019c93f740e0_8 .array/port v0000019c93f740e0, 8;
E_0000019c93ecf130/2 .event anyedge, v0000019c93f740e0_8;
E_0000019c93ecf130 .event/or E_0000019c93ecf130/0, E_0000019c93ecf130/1, E_0000019c93ecf130/2;
L_0000019c93f8e9c0 .concat [ 24 24 24 0], v0000019c93f768e0_0, v0000019c93f74040_0, v0000019c93f73e60_0;
S_0000019c93f757e0 .scope module, "O1_to_O2" "image_half_full" 5 308, 9 4 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_0000019c93e3e7c0 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_0000019c93e3e7f8 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_0000019c93e3e830 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v0000019c93f76980_0 .net *"_ivl_0", 31 0, L_0000019c93f8d340;  1 drivers
v0000019c93f76ac0_0 .net *"_ivl_11", 31 0, L_0000019c93f8d520;  1 drivers
v0000019c93f75da0_0 .net *"_ivl_12", 31 0, L_0000019c93f8e880;  1 drivers
L_0000019c93f950a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f75a80_0 .net *"_ivl_3", 25 0, L_0000019c93f950a8;  1 drivers
v0000019c93f76c00_0 .net *"_ivl_4", 31 0, L_0000019c93f8e4c0;  1 drivers
L_0000019c93f950f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f776a0_0 .net *"_ivl_7", 25 0, L_0000019c93f950f0;  1 drivers
L_0000019c93f95138 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f77060_0 .net/2u *"_ivl_8", 31 0, L_0000019c93f95138;  1 drivers
v0000019c93f75bc0_0 .var "busy", 0 0;
v0000019c93f77740_0 .var "center_addr_x", 5 0;
v0000019c93f75b20_0 .var "center_addr_y", 5 0;
v0000019c93f759e0_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f76b60_0 .net "ext_pixel_in", 7 0, v0000019c93f88810_0;  1 drivers
v0000019c93f76660_0 .net "ext_pixel_out", 7 0, v0000019c93f772e0_0;  alias, 1 drivers
v0000019c93f75c60_0 .net "ext_read_addr", 11 0, L_0000019c93f8d7a0;  alias, 1 drivers
v0000019c93f777e0_0 .var "ext_read_addr_valid", 0 0;
v0000019c93f77560_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c93f76840_0 .net "ext_write_addr", 9 0, v0000019c93f767a0_0;  alias, 1 drivers
v0000019c93f76de0_0 .net "ext_write_valid", 0 0, v0000019c93f76480_0;  alias, 1 drivers
v0000019c93f76a20_0 .var "old_center_addr_x_used", 5 0;
v0000019c93f75ee0_0 .var "old_center_addr_y_used", 5 0;
v0000019c93f77240_0 .var "resize_done", 0 0;
v0000019c93f77380_0 .var "resize_in", 7 0;
v0000019c93f76ca0_0 .var "resize_in_valid", 0 0;
v0000019c93f76d40_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f75e40_0 .net "start_in", 0 0, v0000019c93f89990_0;  1 drivers
L_0000019c93f8d340 .concat [ 6 26 0 0], v0000019c93f77740_0, L_0000019c93f950a8;
L_0000019c93f8e4c0 .concat [ 6 26 0 0], v0000019c93f75b20_0, L_0000019c93f950f0;
L_0000019c93f8d520 .arith/mult 32, L_0000019c93f8e4c0, L_0000019c93f95138;
L_0000019c93f8e880 .arith/sum 32, L_0000019c93f8d340, L_0000019c93f8d520;
L_0000019c93f8d7a0 .part L_0000019c93f8e880, 0, 12;
S_0000019c93f749d0 .scope module, "downsizer" "image_half" 9 98, 10 4 0, S_0000019c93f757e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000019c93e4b670 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000019c93e4b6a8 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v0000019c93f76020_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f767a0_0 .var "data_addr_out", 9 0;
v0000019c93f77880_0 .net "data_in", 7 0, v0000019c93f77380_0;  1 drivers
v0000019c93f772e0_0 .var "data_out", 7 0;
v0000019c93f77600_0 .net "data_valid_in", 0 0, v0000019c93f76ca0_0;  1 drivers
v0000019c93f76480_0 .var "data_valid_out", 0 0;
v0000019c93f765c0_0 .net "data_x_in", 5 0, v0000019c93f76a20_0;  1 drivers
v0000019c93f77420_0 .net "data_y_in", 5 0, v0000019c93f75ee0_0;  1 drivers
v0000019c93f76520_0 .var "done_out", 0 0;
v0000019c93f774c0_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
S_0000019c93f74b60 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 127, 6 10 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c93db29a0 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c93db29d8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000019c93db2a10 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c93db2a48 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c93f76f20 .array "BRAM", 0 1023, 7 0;
v0000019c93f76fc0_0 .net "addra", 9 0, v0000019c93f8b470_0;  1 drivers
v0000019c93f77100_0 .net "addrb", 9 0, v0000019c93f89f30_0;  1 drivers
v0000019c93f760c0_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f76160_0 .net "clkb", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f762a0_0 .net "dina", 7 0, v0000019c93f88c70_0;  1 drivers
o0000019c93f1d0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c93f76340_0 .net "dinb", 7 0, o0000019c93f1d0a8;  0 drivers
v0000019c93f7acc0_0 .net "douta", 7 0, L_0000019c93ef2c20;  1 drivers
v0000019c93f7a680_0 .net "doutb", 7 0, L_0000019c93ef29f0;  alias, 1 drivers
L_0000019c93f949e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f7a180_0 .net "ena", 0 0, L_0000019c93f949e8;  1 drivers
v0000019c93f7b3a0_0 .net "enb", 0 0, v0000019c93f8b290_0;  1 drivers
v0000019c93f7b440_0 .var/i "idx", 31 0;
v0000019c93f7ad60_0 .var "ram_data_a", 7 0;
v0000019c93f7a720_0 .var "ram_data_b", 7 0;
L_0000019c93f94a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f7aae0_0 .net "regcea", 0 0, L_0000019c93f94a30;  1 drivers
L_0000019c93f94a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f7a040_0 .net "regceb", 0 0, L_0000019c93f94a78;  1 drivers
v0000019c93f7a9a0_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f7b4e0_0 .net "rstb", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f79b40_0 .net "wea", 0 0, v0000019c93f8b8d0_0;  1 drivers
L_0000019c93f949a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93f7ae00_0 .net "web", 0 0, L_0000019c93f949a0;  1 drivers
S_0000019c93f751a0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c93f74b60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93f751a0
v0000019c93f75d00_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000019c93f75d00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000019c93f75d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93f75d00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000019c93f74e80 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c93f74b60;
 .timescale -9 -12;
v0000019c93f75f80_0 .var/i "ram_index", 31 0;
S_0000019c93f74cf0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c93f74b60;
 .timescale -9 -12;
L_0000019c93ef2c20 .functor BUFZ 8, v0000019c93f76e80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c93ef29f0 .functor BUFZ 8, v0000019c93f76200_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f76e80_0 .var "douta_reg", 7 0;
v0000019c93f76200_0 .var "doutb_reg", 7 0;
S_0000019c93f75330 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 155, 6 10 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c93d93770 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c93d937a8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0000019c93d937e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c93d93818 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c93f7b300 .array "BRAM", 0 1023, 7 0;
v0000019c93f7b800_0 .net "addra", 9 0, v0000019c93f8b0b0_0;  1 drivers
v0000019c93f79c80_0 .net "addrb", 9 0, v0000019c93f8a9d0_0;  1 drivers
v0000019c93f7a7c0_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f79aa0_0 .net "clkb", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f7b580_0 .net "dina", 7 0, v0000019c93f8ad90_0;  1 drivers
o0000019c93f1d768 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c93f7a860_0 .net "dinb", 7 0, o0000019c93f1d768;  0 drivers
v0000019c93f7b6c0_0 .net "douta", 7 0, L_0000019c93ef1950;  1 drivers
v0000019c93f7a220_0 .net "doutb", 7 0, L_0000019c93ef2c90;  alias, 1 drivers
L_0000019c93f94b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f7b080_0 .net "ena", 0 0, L_0000019c93f94b08;  1 drivers
v0000019c93f7a400_0 .net "enb", 0 0, v0000019c93f8a930_0;  1 drivers
v0000019c93f79fa0_0 .var/i "idx", 31 0;
v0000019c93f7b8a0_0 .var "ram_data_a", 7 0;
v0000019c93f79a00_0 .var "ram_data_b", 7 0;
L_0000019c93f94b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f79d20_0 .net "regcea", 0 0, L_0000019c93f94b50;  1 drivers
L_0000019c93f94b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f79dc0_0 .net "regceb", 0 0, L_0000019c93f94b98;  1 drivers
v0000019c93f7a900_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f7aa40_0 .net "rstb", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f7aea0_0 .net "wea", 0 0, v0000019c93f8aa70_0;  1 drivers
L_0000019c93f94ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93f79e60_0 .net "web", 0 0, L_0000019c93f94ac0;  1 drivers
S_0000019c93f754c0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c93f75330;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93f754c0
v0000019c93f7a5e0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000019c93f7a5e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000019c93f7a5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93f7a5e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000019c93f75650 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c93f75330;
 .timescale -9 -12;
v0000019c93f7afe0_0 .var/i "ram_index", 31 0;
S_0000019c93f7d580 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c93f75330;
 .timescale -9 -12;
L_0000019c93ef1950 .functor BUFZ 8, v0000019c93f7a2c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c93ef2c90 .functor BUFZ 8, v0000019c93f79be0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f7a2c0_0 .var "douta_reg", 7 0;
v0000019c93f79be0_0 .var "doutb_reg", 7 0;
S_0000019c93f7cc20 .scope module, "O2_blur" "blur_img" 5 264, 7 4 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_0000019c93e3eb30 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000019c93e3eb68 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_0000019c93e3eba0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_0000019c93ef24b0 .functor BUFZ 1, v0000019c93f7ab80_0, C4<0>, C4<0>, C4<0>;
L_0000019c93ef2d00 .functor BUFZ 8, v0000019c93f7b620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f7eaa0_0 .net *"_ivl_0", 31 0, L_0000019c93f8db60;  1 drivers
v0000019c93f7e640_0 .net *"_ivl_11", 31 0, L_0000019c93f8cb20;  1 drivers
v0000019c93f7f7c0_0 .net *"_ivl_12", 31 0, L_0000019c93f8de80;  1 drivers
L_0000019c93f94ef8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f7fb80_0 .net *"_ivl_3", 26 0, L_0000019c93f94ef8;  1 drivers
v0000019c93f7f5e0_0 .net *"_ivl_4", 31 0, L_0000019c93f8dca0;  1 drivers
L_0000019c93f94f40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f7e500_0 .net *"_ivl_7", 26 0, L_0000019c93f94f40;  1 drivers
L_0000019c93f94f88 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000019c93f7ed20_0 .net/2u *"_ivl_8", 31 0, L_0000019c93f94f88;  1 drivers
v0000019c93f7f9a0_0 .var "blur_data_valid_in", 0 0;
v0000019c93f7e820_0 .net "blur_data_valid_out", 0 0, v0000019c93f7ab80_0;  1 drivers
v0000019c93f7f040_0 .var "blur_done", 0 0;
v0000019c93f7e8c0_0 .net "blur_out", 7 0, v0000019c93f7b620_0;  1 drivers
v0000019c93f7e320_0 .var "busy", 0 0;
v0000019c93f7f540_0 .var "center_addr_x", 4 0;
v0000019c93f7f680_0 .var "center_addr_x_prev", 4 0;
v0000019c93f7ebe0_0 .var "center_addr_y", 4 0;
v0000019c93f7e140_0 .var "center_addr_y_prev", 4 0;
v0000019c93f7edc0_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f7fae0_0 .net "ext_pixel_in", 7 0, v0000019c93f8aed0_0;  1 drivers
v0000019c93f7e960_0 .net "ext_pixel_out", 7 0, L_0000019c93ef2d00;  alias, 1 drivers
v0000019c93f7f0e0_0 .var "ext_read_addr", 9 0;
v0000019c93f7ee60_0 .var "ext_read_addr_valid", 0 0;
v0000019c93f7fa40_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c93f7f720_0 .net "ext_write_addr", 9 0, L_0000019c93f8d660;  alias, 1 drivers
v0000019c93f7e280_0 .net "ext_write_valid", 0 0, L_0000019c93ef24b0;  alias, 1 drivers
v0000019c93f7f2c0_0 .var "kernel_ind", 3 0;
v0000019c93f7ea00 .array "kernel_ind_pipe", 0 1, 3 0;
v0000019c93f7f4a0_0 .var "row1", 23 0;
v0000019c93f7fc20_0 .var "row2", 23 0;
v0000019c93f7eb40_0 .var "row3", 23 0;
v0000019c93f7f900_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f7e000_0 .net "start_in", 0 0, v0000019c93f8b970_0;  1 drivers
L_0000019c93f8db60 .concat [ 5 27 0 0], v0000019c93f7f680_0, L_0000019c93f94ef8;
L_0000019c93f8dca0 .concat [ 5 27 0 0], v0000019c93f7e140_0, L_0000019c93f94f40;
L_0000019c93f8cb20 .arith/mult 32, L_0000019c93f8dca0, L_0000019c93f94f88;
L_0000019c93f8de80 .arith/sum 32, L_0000019c93f8db60, L_0000019c93f8cb20;
L_0000019c93f8d660 .part L_0000019c93f8de80, 0, 10;
S_0000019c93f7da30 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_0000019c93f7cc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000019c93ed15b0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v0000019c93f7a360_0 .var "busy_out", 0 0;
v0000019c93f7a4a0_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f7b620_0 .var "data_out", 7 0;
v0000019c93f7a0e0_0 .net "data_valid_in", 0 0, v0000019c93f7f9a0_0;  1 drivers
v0000019c93f7ab80_0 .var "data_valid_out", 0 0;
v0000019c93f7ac20_0 .var "error_out", 0 0;
v0000019c93f7a540_0 .var/i "i", 31 0;
v0000019c93f7af40 .array "kernel", 0 8, 7 0;
v0000019c93f7b120_0 .net "r0_data_in", 23 0, v0000019c93f7f4a0_0;  1 drivers
v0000019c93f7b1c0_0 .net "r1_data_in", 23 0, v0000019c93f7fc20_0;  1 drivers
v0000019c93f7b260_0 .net "r2_data_in", 23 0, v0000019c93f7eb40_0;  1 drivers
v0000019c93f7b760_0 .net "rowdata", 71 0, L_0000019c93f8ca80;  1 drivers
v0000019c93f7f860_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f7e5a0 .array "stage1_data", 0 8, 10 0;
v0000019c93f7e6e0 .array "stage1_data_reg", 0 8, 10 0;
v0000019c93f7e460_0 .var "stage1_reg_valid", 0 0;
v0000019c93f7f220_0 .var "stage1_valid", 0 0;
v0000019c93f7e780_0 .var "stage2_accumulator", 11 0;
v0000019c93f7efa0_0 .var "stage2_data", 11 0;
v0000019c93f7ec80_0 .var "stage2_valid", 0 0;
v0000019c93f7e6e0_0 .array/port v0000019c93f7e6e0, 0;
v0000019c93f7e6e0_1 .array/port v0000019c93f7e6e0, 1;
v0000019c93f7e6e0_2 .array/port v0000019c93f7e6e0, 2;
v0000019c93f7e6e0_3 .array/port v0000019c93f7e6e0, 3;
E_0000019c93ed20b0/0 .event anyedge, v0000019c93f7e6e0_0, v0000019c93f7e6e0_1, v0000019c93f7e6e0_2, v0000019c93f7e6e0_3;
v0000019c93f7e6e0_4 .array/port v0000019c93f7e6e0, 4;
v0000019c93f7e6e0_5 .array/port v0000019c93f7e6e0, 5;
v0000019c93f7e6e0_6 .array/port v0000019c93f7e6e0, 6;
v0000019c93f7e6e0_7 .array/port v0000019c93f7e6e0, 7;
E_0000019c93ed20b0/1 .event anyedge, v0000019c93f7e6e0_4, v0000019c93f7e6e0_5, v0000019c93f7e6e0_6, v0000019c93f7e6e0_7;
v0000019c93f7e6e0_8 .array/port v0000019c93f7e6e0, 8;
E_0000019c93ed20b0/2 .event anyedge, v0000019c93f7e6e0_8;
E_0000019c93ed20b0 .event/or E_0000019c93ed20b0/0, E_0000019c93ed20b0/1, E_0000019c93ed20b0/2;
L_0000019c93f8ca80 .concat [ 24 24 24 0], v0000019c93f7eb40_0, v0000019c93f7fc20_0, v0000019c93f7f4a0_0;
S_0000019c93f7ca90 .scope module, "O2_to_O3" "image_half_full" 5 332, 9 4 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_0000019c93e3e710 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_0000019c93e3e748 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_0000019c93e3e780 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0000019c93f7e3c0_0 .net *"_ivl_0", 31 0, L_0000019c93f8e600;  1 drivers
v0000019c93f82020_0 .net *"_ivl_11", 31 0, L_0000019c93f8d840;  1 drivers
v0000019c93f822a0_0 .net *"_ivl_12", 31 0, L_0000019c93f8e240;  1 drivers
L_0000019c93f95180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f82700_0 .net *"_ivl_3", 26 0, L_0000019c93f95180;  1 drivers
v0000019c93f81f80_0 .net *"_ivl_4", 31 0, L_0000019c93f8e1a0;  1 drivers
L_0000019c93f951c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f836a0_0 .net *"_ivl_7", 26 0, L_0000019c93f951c8;  1 drivers
L_0000019c93f95210 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000019c93f81e40_0 .net/2u *"_ivl_8", 31 0, L_0000019c93f95210;  1 drivers
v0000019c93f837e0_0 .var "busy", 0 0;
v0000019c93f82ac0_0 .var "center_addr_x", 4 0;
v0000019c93f827a0_0 .var "center_addr_y", 4 0;
v0000019c93f82a20_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f82d40_0 .net "ext_pixel_in", 7 0, v0000019c93f8b830_0;  1 drivers
v0000019c93f832e0_0 .net "ext_pixel_out", 7 0, v0000019c93f7ef00_0;  alias, 1 drivers
v0000019c93f820c0_0 .net "ext_read_addr", 9 0, L_0000019c93f8e560;  alias, 1 drivers
v0000019c93f83600_0 .var "ext_read_addr_valid", 0 0;
v0000019c93f82b60_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c93f82980_0 .net "ext_write_addr", 7 0, v0000019c93f7e0a0_0;  alias, 1 drivers
v0000019c93f82c00_0 .net "ext_write_valid", 0 0, v0000019c93f7f360_0;  alias, 1 drivers
v0000019c93f82840_0 .var "old_center_addr_x_used", 4 0;
v0000019c93f828e0_0 .var "old_center_addr_y_used", 4 0;
v0000019c93f834c0_0 .var "resize_done", 0 0;
v0000019c93f83740_0 .var "resize_in", 7 0;
v0000019c93f82de0_0 .var "resize_in_valid", 0 0;
v0000019c93f825c0_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f82e80_0 .net "start_in", 0 0, v0000019c93f89d50_0;  1 drivers
L_0000019c93f8e600 .concat [ 5 27 0 0], v0000019c93f82ac0_0, L_0000019c93f95180;
L_0000019c93f8e1a0 .concat [ 5 27 0 0], v0000019c93f827a0_0, L_0000019c93f951c8;
L_0000019c93f8d840 .arith/mult 32, L_0000019c93f8e1a0, L_0000019c93f95210;
L_0000019c93f8e240 .arith/sum 32, L_0000019c93f8e600, L_0000019c93f8d840;
L_0000019c93f8e560 .part L_0000019c93f8e240, 0, 10;
S_0000019c93f7c770 .scope module, "downsizer" "image_half" 9 98, 10 4 0, S_0000019c93f7ca90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000019c93e4b7f0 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0000019c93e4b828 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v0000019c93f7fcc0_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f7e0a0_0 .var "data_addr_out", 7 0;
v0000019c93f7de20_0 .net "data_in", 7 0, v0000019c93f83740_0;  1 drivers
v0000019c93f7ef00_0 .var "data_out", 7 0;
v0000019c93f7f180_0 .net "data_valid_in", 0 0, v0000019c93f82de0_0;  1 drivers
v0000019c93f7f360_0 .var "data_valid_out", 0 0;
v0000019c93f7f400_0 .net "data_x_in", 4 0, v0000019c93f82840_0;  1 drivers
v0000019c93f7dec0_0 .net "data_y_in", 4 0, v0000019c93f828e0_0;  1 drivers
v0000019c93f7e1e0_0 .var "done_out", 0 0;
v0000019c93f7df60_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
S_0000019c93f7d710 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 184, 6 10 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c93d53080 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c93d530b8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000019c93d530f0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c93d53128 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c93f82160 .array "BRAM", 0 255, 7 0;
v0000019c93f83ba0_0 .net "addra", 7 0, v0000019c93f8bc90_0;  1 drivers
v0000019c93f83b00_0 .net "addrb", 7 0, v0000019c93f8bb50_0;  1 drivers
v0000019c93f82200_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f83ce0_0 .net "clkb", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f83420_0 .net "dina", 7 0, v0000019c93f8ba10_0;  1 drivers
o0000019c93f1f328 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c93f82660_0 .net "dinb", 7 0, o0000019c93f1f328;  0 drivers
v0000019c93f82fc0_0 .net "douta", 7 0, L_0000019c93ef18e0;  1 drivers
v0000019c93f83880_0 .net "doutb", 7 0, L_0000019c93ef2830;  alias, 1 drivers
L_0000019c93f94c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f83560_0 .net "ena", 0 0, L_0000019c93f94c28;  1 drivers
v0000019c93f83c40_0 .net "enb", 0 0, v0000019c93f8bbf0_0;  1 drivers
v0000019c93f83060_0 .var/i "idx", 31 0;
v0000019c93f83920_0 .var "ram_data_a", 7 0;
v0000019c93f82520_0 .var "ram_data_b", 7 0;
L_0000019c93f94c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f82480_0 .net "regcea", 0 0, L_0000019c93f94c70;  1 drivers
L_0000019c93f94cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f839c0_0 .net "regceb", 0 0, L_0000019c93f94cb8;  1 drivers
v0000019c93f81ee0_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f823e0_0 .net "rstb", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f83100_0 .net "wea", 0 0, v0000019c93f8f000_0;  1 drivers
L_0000019c93f94be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93f83240_0 .net "web", 0 0, L_0000019c93f94be0;  1 drivers
S_0000019c93f7cf40 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c93f7d710;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93f7cf40
v0000019c93f83a60_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000019c93f83a60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000019c93f83a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93f83a60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000019c93f7c2c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c93f7d710;
 .timescale -9 -12;
v0000019c93f831a0_0 .var/i "ram_index", 31 0;
S_0000019c93f7d260 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c93f7d710;
 .timescale -9 -12;
L_0000019c93ef18e0 .functor BUFZ 8, v0000019c93f82f20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c93ef2830 .functor BUFZ 8, v0000019c93f82340_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f82f20_0 .var "douta_reg", 7 0;
v0000019c93f82340_0 .var "doutb_reg", 7 0;
S_0000019c93f7d8a0 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000019c93f19f80 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000019c93f19fb8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0000019c93f19ff0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000019c93f1a028 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000019c93f84060 .array "BRAM", 0 255, 7 0;
v0000019c93f853c0_0 .net "addra", 7 0, v0000019c93f8f640_0;  1 drivers
v0000019c93f85960_0 .net "addrb", 7 0, v0000019c93f8f780_0;  1 drivers
v0000019c93f84880_0 .net "clka", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f85640_0 .net "clkb", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f84740_0 .net "dina", 7 0, v0000019c93f8f0a0_0;  1 drivers
o0000019c93f1f9e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c93f851e0_0 .net "dinb", 7 0, o0000019c93f1f9e8;  0 drivers
v0000019c93f844c0_0 .net "douta", 7 0, L_0000019c93ef1f70;  1 drivers
v0000019c93f85a00_0 .net "doutb", 7 0, L_0000019c93ef2a60;  alias, 1 drivers
L_0000019c93f94d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f85460_0 .net "ena", 0 0, L_0000019c93f94d48;  1 drivers
v0000019c93f84ec0_0 .net "enb", 0 0, v0000019c93f90180_0;  1 drivers
v0000019c93f850a0_0 .var/i "idx", 31 0;
v0000019c93f856e0_0 .var "ram_data_a", 7 0;
v0000019c93f847e0_0 .var "ram_data_b", 7 0;
L_0000019c93f94d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f842e0_0 .net "regcea", 0 0, L_0000019c93f94d90;  1 drivers
L_0000019c93f94dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c93f84380_0 .net "regceb", 0 0, L_0000019c93f94dd8;  1 drivers
v0000019c93f85aa0_0 .net "rsta", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f84920_0 .net "rstb", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f84c40_0 .net "wea", 0 0, v0000019c93f8ff00_0;  1 drivers
L_0000019c93f94d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c93f85780_0 .net "web", 0 0, L_0000019c93f94d00;  1 drivers
S_0000019c93f7dbc0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000019c93f7d8a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019c93f7dbc0
v0000019c93f846a0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000019c93f846a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000019c93f846a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019c93f846a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000019c93f7bfa0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000019c93f7d8a0;
 .timescale -9 -12;
v0000019c93f85000_0 .var/i "ram_index", 31 0;
S_0000019c93f7be10 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000019c93f7d8a0;
 .timescale -9 -12;
L_0000019c93ef1f70 .functor BUFZ 8, v0000019c93f84240_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019c93ef2a60 .functor BUFZ 8, v0000019c93f855a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f84240_0 .var "douta_reg", 7 0;
v0000019c93f855a0_0 .var "doutb_reg", 7 0;
S_0000019c93f7c130 .scope module, "O3_blur" "blur_img" 5 286, 7 4 0, S_0000019c93d9ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_0000019c93f86a10 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000019c93f86a48 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_0000019c93f86a80 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0000019c93ef2670 .functor BUFZ 1, v0000019c93f849c0_0, C4<0>, C4<0>, C4<0>;
L_0000019c93ef1560 .functor BUFZ 8, v0000019c93f85140_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019c93f84560_0 .net *"_ivl_0", 31 0, L_0000019c93f8e060;  1 drivers
v0000019c93f85e60_0 .net *"_ivl_11", 31 0, L_0000019c93f8d200;  1 drivers
v0000019c93f84600_0 .net *"_ivl_12", 31 0, L_0000019c93f8e7e0;  1 drivers
L_0000019c93f94fd0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f85f00_0 .net *"_ivl_3", 27 0, L_0000019c93f94fd0;  1 drivers
v0000019c93f841a0_0 .net *"_ivl_4", 31 0, L_0000019c93f8d160;  1 drivers
L_0000019c93f95018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c93f84ba0_0 .net *"_ivl_7", 27 0, L_0000019c93f95018;  1 drivers
L_0000019c93f95060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000019c93f88db0_0 .net/2u *"_ivl_8", 31 0, L_0000019c93f95060;  1 drivers
v0000019c93f89710_0 .var "blur_data_valid_in", 0 0;
v0000019c93f8a070_0 .net "blur_data_valid_out", 0 0, v0000019c93f849c0_0;  1 drivers
v0000019c93f8a2f0_0 .var "blur_done", 0 0;
v0000019c93f89ad0_0 .net "blur_out", 7 0, v0000019c93f85140_0;  1 drivers
v0000019c93f89cb0_0 .var "busy", 0 0;
v0000019c93f88950_0 .var "center_addr_x", 3 0;
v0000019c93f8a570_0 .var "center_addr_x_prev", 3 0;
v0000019c93f88270_0 .var "center_addr_y", 3 0;
v0000019c93f89fd0_0 .var "center_addr_y_prev", 3 0;
v0000019c93f8a390_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f8a110_0 .net "ext_pixel_in", 7 0, v0000019c93f8faa0_0;  1 drivers
v0000019c93f8a750_0 .net "ext_pixel_out", 7 0, L_0000019c93ef1560;  alias, 1 drivers
v0000019c93f8a430_0 .var "ext_read_addr", 7 0;
v0000019c93f89210_0 .var "ext_read_addr_valid", 0 0;
v0000019c93f890d0_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019c93f8a1b0_0 .net "ext_write_addr", 7 0, L_0000019c93f8d2a0;  alias, 1 drivers
v0000019c93f89170_0 .net "ext_write_valid", 0 0, L_0000019c93ef2670;  alias, 1 drivers
v0000019c93f893f0_0 .var "kernel_ind", 3 0;
v0000019c93f88e50 .array "kernel_ind_pipe", 0 1, 3 0;
v0000019c93f892b0_0 .var "row1", 23 0;
v0000019c93f89df0_0 .var "row2", 23 0;
v0000019c93f89350_0 .var "row3", 23 0;
v0000019c93f8a250_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f8a7f0_0 .net "start_in", 0 0, v0000019c93f90400_0;  1 drivers
L_0000019c93f8e060 .concat [ 4 28 0 0], v0000019c93f8a570_0, L_0000019c93f94fd0;
L_0000019c93f8d160 .concat [ 4 28 0 0], v0000019c93f89fd0_0, L_0000019c93f95018;
L_0000019c93f8d200 .arith/mult 32, L_0000019c93f8d160, L_0000019c93f95060;
L_0000019c93f8e7e0 .arith/sum 32, L_0000019c93f8e060, L_0000019c93f8d200;
L_0000019c93f8d2a0 .part L_0000019c93f8e7e0, 0, 8;
S_0000019c93f7c450 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_0000019c93f7c130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0000019c93ed3470 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v0000019c93f85820_0 .var "busy_out", 0 0;
v0000019c93f84e20_0 .net "clk_in", 0 0, v0000019c93f8e6a0_0;  alias, 1 drivers
v0000019c93f85140_0 .var "data_out", 7 0;
v0000019c93f84100_0 .net "data_valid_in", 0 0, v0000019c93f89710_0;  1 drivers
v0000019c93f849c0_0 .var "data_valid_out", 0 0;
v0000019c93f84d80_0 .var "error_out", 0 0;
v0000019c93f84a60_0 .var/i "i", 31 0;
v0000019c93f85320 .array "kernel", 0 8, 7 0;
v0000019c93f84ce0_0 .net "r0_data_in", 23 0, v0000019c93f892b0_0;  1 drivers
v0000019c93f858c0_0 .net "r1_data_in", 23 0, v0000019c93f89df0_0;  1 drivers
v0000019c93f84420_0 .net "r2_data_in", 23 0, v0000019c93f89350_0;  1 drivers
v0000019c93f85b40_0 .net "rowdata", 71 0, L_0000019c93f8dfc0;  1 drivers
v0000019c93f85d20_0 .net "rst_in", 0 0, v0000019c93f8c6c0_0;  alias, 1 drivers
v0000019c93f84f60 .array "stage1_data", 0 8, 10 0;
v0000019c93f85be0 .array "stage1_data_reg", 0 8, 10 0;
v0000019c93f85280_0 .var "stage1_reg_valid", 0 0;
v0000019c93f85c80_0 .var "stage1_valid", 0 0;
v0000019c93f84b00_0 .var "stage2_accumulator", 11 0;
v0000019c93f85500_0 .var "stage2_data", 11 0;
v0000019c93f85dc0_0 .var "stage2_valid", 0 0;
v0000019c93f85be0_0 .array/port v0000019c93f85be0, 0;
v0000019c93f85be0_1 .array/port v0000019c93f85be0, 1;
v0000019c93f85be0_2 .array/port v0000019c93f85be0, 2;
v0000019c93f85be0_3 .array/port v0000019c93f85be0, 3;
E_0000019c93ed40f0/0 .event anyedge, v0000019c93f85be0_0, v0000019c93f85be0_1, v0000019c93f85be0_2, v0000019c93f85be0_3;
v0000019c93f85be0_4 .array/port v0000019c93f85be0, 4;
v0000019c93f85be0_5 .array/port v0000019c93f85be0, 5;
v0000019c93f85be0_6 .array/port v0000019c93f85be0, 6;
v0000019c93f85be0_7 .array/port v0000019c93f85be0, 7;
E_0000019c93ed40f0/1 .event anyedge, v0000019c93f85be0_4, v0000019c93f85be0_5, v0000019c93f85be0_6, v0000019c93f85be0_7;
v0000019c93f85be0_8 .array/port v0000019c93f85be0, 8;
E_0000019c93ed40f0/2 .event anyedge, v0000019c93f85be0_8;
E_0000019c93ed40f0 .event/or E_0000019c93ed40f0/0, E_0000019c93ed40f0/1, E_0000019c93ed40f0/2;
L_0000019c93f8dfc0 .concat [ 24 24 24 0], v0000019c93f89350_0, v0000019c93f89df0_0, v0000019c93f892b0_0;
    .scope S_0000019c93da9760;
T_7 ;
    %vpi_call/w 4 33 "$readmemh", P_0000019c93ded210, v0000019c93ee0340, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000019c93da95d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93edf620_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0000019c93da95d0;
T_9 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93ee03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93edf620_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019c93edfbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000019c93edfee0_0;
    %assign/vec4 v0000019c93edf620_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019c93e2f060;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93edfee0_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0000019c93e2f060;
T_11 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93edfe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000019c93ee0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000019c93ee0840_0;
    %load/vec4 v0000019c93ee0de0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93ee0340, 0, 4;
T_11.2 ;
    %load/vec4 v0000019c93ee0de0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c93ee0340, 4;
    %assign/vec4 v0000019c93edfee0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000019c93de1250;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93ee08e0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000019c93ee08e0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c93ee08e0_0;
    %store/vec4a v0000019c93ee0ac0, 4, 0;
    %load/vec4 v0000019c93ee08e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93ee08e0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000019c93de13e0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93ee0480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93ee0c00_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_0000019c93de13e0;
T_14 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93ea6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93ee0480_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000019c93ea6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000019c93ea6790_0;
    %assign/vec4 v0000019c93ee0480_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000019c93de13e0;
T_15 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93ea7cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93ee0c00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000019c93ea68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000019c93ea84f0_0;
    %assign/vec4 v0000019c93ee0c00_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000019c93d93450;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93ea6790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93ea84f0_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0000019c93d93450;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93ea7690_0, 0, 32;
T_17.0 ;
    %load/vec4 v0000019c93ea7690_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_17.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c93ee0ac0, v0000019c93ea7690_0 > {0 0 0};
    %load/vec4 v0000019c93ea7690_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93ea7690_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0000019c93d93450;
T_18 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93ea7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000019c93ea7050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000019c93edf300_0;
    %load/vec4 v0000019c93ee0ca0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93ee0ac0, 0, 4;
T_18.2 ;
    %load/vec4 v0000019c93ee0ca0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c93ee0ac0, 4;
    %assign/vec4 v0000019c93ea6790_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000019c93d93450;
T_19 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93ea7410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000019c93ea70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000019c93edf3a0_0;
    %load/vec4 v0000019c93ee0b60_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93ee0ac0, 0, 4;
T_19.2 ;
    %load/vec4 v0000019c93ee0b60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c93ee0ac0, 4;
    %assign/vec4 v0000019c93ea84f0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000019c93dc4900;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93ea7eb0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000019c93ea7eb0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c93ea7eb0_0;
    %store/vec4a v0000019c93ea7f50, 4, 0;
    %load/vec4 v0000019c93ea7eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93ea7eb0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0000019c93dc4a90;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93ea8130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93ea7190_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0000019c93dc4a90;
T_22 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93e65130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93ea8130_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000019c93e64ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000019c93e64c30_0;
    %assign/vec4 v0000019c93ea8130_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000019c93dc4a90;
T_23 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93e651d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93ea7190_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000019c93e65090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000019c93e65770_0;
    %assign/vec4 v0000019c93ea7190_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000019c93db2680;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93e64c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93e65770_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_0000019c93db2680;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93e653b0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0000019c93e653b0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c93ea7f50, v0000019c93e653b0_0 > {0 0 0};
    %load/vec4 v0000019c93e653b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93e653b0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0000019c93db2680;
T_26 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93e64d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000019c93f733c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000019c93e65810_0;
    %load/vec4 v0000019c93ea7550_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93ea7f50, 0, 4;
T_26.2 ;
    %load/vec4 v0000019c93ea7550_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c93ea7f50, 4;
    %assign/vec4 v0000019c93e64c30_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000019c93db2680;
T_27 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93e65310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000019c93f72f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000019c93e64e10_0;
    %load/vec4 v0000019c93ea7730_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93ea7f50, 0, 4;
T_27.2 ;
    %load/vec4 v0000019c93ea7730_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019c93ea7f50, 4;
    %assign/vec4 v0000019c93e65770_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000019c93f74e80;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f75f80_0, 0, 32;
T_28.0 ;
    %load/vec4 v0000019c93f75f80_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c93f75f80_0;
    %store/vec4a v0000019c93f76f20, 4, 0;
    %load/vec4 v0000019c93f75f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f75f80_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_0000019c93f74cf0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f76e80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f76200_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0000019c93f74cf0;
T_30 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f76e80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000019c93f7aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000019c93f7ad60_0;
    %assign/vec4 v0000019c93f76e80_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000019c93f74cf0;
T_31 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f76200_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000019c93f7a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000019c93f7a720_0;
    %assign/vec4 v0000019c93f76200_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000019c93f74b60;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f7ad60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f7a720_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0000019c93f74b60;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7b440_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000019c93f7b440_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_33.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c93f76f20, v0000019c93f7b440_0 > {0 0 0};
    %load/vec4 v0000019c93f7b440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7b440_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0000019c93f74b60;
T_34 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000019c93f79b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000019c93f762a0_0;
    %load/vec4 v0000019c93f76fc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f76f20, 0, 4;
T_34.2 ;
    %load/vec4 v0000019c93f76fc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c93f76f20, 4;
    %assign/vec4 v0000019c93f7ad60_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000019c93f74b60;
T_35 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000019c93f7ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000019c93f76340_0;
    %load/vec4 v0000019c93f77100_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f76f20, 0, 4;
T_35.2 ;
    %load/vec4 v0000019c93f77100_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c93f76f20, 4;
    %assign/vec4 v0000019c93f7a720_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000019c93f75650;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7afe0_0, 0, 32;
T_36.0 ;
    %load/vec4 v0000019c93f7afe0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c93f7afe0_0;
    %store/vec4a v0000019c93f7b300, 4, 0;
    %load/vec4 v0000019c93f7afe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7afe0_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_0000019c93f7d580;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f7a2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f79be0_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_0000019c93f7d580;
T_38 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f7a2c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000019c93f79d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000019c93f7b8a0_0;
    %assign/vec4 v0000019c93f7a2c0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000019c93f7d580;
T_39 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f79be0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000019c93f79dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000019c93f79a00_0;
    %assign/vec4 v0000019c93f79be0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000019c93f75330;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f7b8a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f79a00_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0000019c93f75330;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f79fa0_0, 0, 32;
T_41.0 ;
    %load/vec4 v0000019c93f79fa0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_41.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c93f7b300, v0000019c93f79fa0_0 > {0 0 0};
    %load/vec4 v0000019c93f79fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f79fa0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_0000019c93f75330;
T_42 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000019c93f7aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0000019c93f7b580_0;
    %load/vec4 v0000019c93f7b800_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7b300, 0, 4;
T_42.2 ;
    %load/vec4 v0000019c93f7b800_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c93f7b300, 4;
    %assign/vec4 v0000019c93f7b8a0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000019c93f75330;
T_43 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000019c93f79e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000019c93f7a860_0;
    %load/vec4 v0000019c93f79c80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7b300, 0, 4;
T_43.2 ;
    %load/vec4 v0000019c93f79c80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019c93f7b300, 4;
    %assign/vec4 v0000019c93f79a00_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000019c93f7c2c0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f831a0_0, 0, 32;
T_44.0 ;
    %load/vec4 v0000019c93f831a0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c93f831a0_0;
    %store/vec4a v0000019c93f82160, 4, 0;
    %load/vec4 v0000019c93f831a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f831a0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_0000019c93f7d260;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f82f20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f82340_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_0000019c93f7d260;
T_46 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f81ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f82f20_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000019c93f82480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0000019c93f83920_0;
    %assign/vec4 v0000019c93f82f20_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000019c93f7d260;
T_47 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f823e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f82340_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000019c93f839c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000019c93f82520_0;
    %assign/vec4 v0000019c93f82340_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000019c93f7d710;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f83920_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f82520_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_0000019c93f7d710;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f83060_0, 0, 32;
T_49.0 ;
    %load/vec4 v0000019c93f83060_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_49.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c93f82160, v0000019c93f83060_0 > {0 0 0};
    %load/vec4 v0000019c93f83060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f83060_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_0000019c93f7d710;
T_50 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f83560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000019c93f83100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000019c93f83420_0;
    %load/vec4 v0000019c93f83ba0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f82160, 0, 4;
T_50.2 ;
    %load/vec4 v0000019c93f83ba0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c93f82160, 4;
    %assign/vec4 v0000019c93f83920_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000019c93f7d710;
T_51 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f83c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000019c93f83240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0000019c93f82660_0;
    %load/vec4 v0000019c93f83b00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f82160, 0, 4;
T_51.2 ;
    %load/vec4 v0000019c93f83b00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c93f82160, 4;
    %assign/vec4 v0000019c93f82520_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000019c93f7bfa0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f85000_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000019c93f85000_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019c93f85000_0;
    %store/vec4a v0000019c93f84060, 4, 0;
    %load/vec4 v0000019c93f85000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f85000_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_0000019c93f7be10;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f84240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f855a0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0000019c93f7be10;
T_54 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f85aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f84240_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000019c93f842e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000019c93f856e0_0;
    %assign/vec4 v0000019c93f84240_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000019c93f7be10;
T_55 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f84920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f855a0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000019c93f84380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000019c93f847e0_0;
    %assign/vec4 v0000019c93f855a0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000019c93f7d8a0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f856e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019c93f847e0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_0000019c93f7d8a0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f850a0_0, 0, 32;
T_57.0 ;
    %load/vec4 v0000019c93f850a0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_57.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000019c93f84060, v0000019c93f850a0_0 > {0 0 0};
    %load/vec4 v0000019c93f850a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f850a0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0000019c93f7d8a0;
T_58 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f85460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0000019c93f84c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000019c93f84740_0;
    %load/vec4 v0000019c93f853c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f84060, 0, 4;
T_58.2 ;
    %load/vec4 v0000019c93f853c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c93f84060, 4;
    %assign/vec4 v0000019c93f856e0_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000019c93f7d8a0;
T_59 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f84ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0000019c93f85780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000019c93f851e0_0;
    %load/vec4 v0000019c93f85960_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f84060, 0, 4;
T_59.2 ;
    %load/vec4 v0000019c93f85960_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000019c93f84060, 4;
    %assign/vec4 v0000019c93f847e0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000019c93f75010;
T_60 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f72ba0, 4, 0;
    %end;
    .thread T_60;
    .scope S_0000019c93f75010;
T_61 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f745e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f74400_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
T_61.2 ;
    %load/vec4 v0000019c93f74860_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c93f74860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f74360, 0, 4;
    %load/vec4 v0000019c93f74860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000019c93f747c0_0;
    %assign/vec4 v0000019c93f74400_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
T_61.4 ;
    %load/vec4 v0000019c93f74860_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.5, 5;
    %ix/getv/s 4, v0000019c93f74860_0;
    %load/vec4a v0000019c93f72ba0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019c93f73d20_0;
    %load/vec4 v0000019c93f74860_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000019c93f74860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f74360, 0, 4;
    %load/vec4 v0000019c93f74860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000019c93f75010;
T_62 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f745e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f72ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
T_62.2 ;
    %load/vec4 v0000019c93f74860_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c93f74860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f740e0, 0, 4;
    %load/vec4 v0000019c93f74860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000019c93f74400_0;
    %assign/vec4 v0000019c93f72ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
T_62.4 ;
    %load/vec4 v0000019c93f74860_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.5, 5;
    %ix/getv/s 4, v0000019c93f74860_0;
    %load/vec4a v0000019c93f74360, 4;
    %ix/getv/s 3, v0000019c93f74860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f740e0, 0, 4;
    %load/vec4 v0000019c93f74860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
    %jmp T_62.4;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000019c93f75010;
T_63 ;
Ewait_0 .event/or E_0000019c93ecf130, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c93f729c0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
T_63.0 ;
    %load/vec4 v0000019c93f74860_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_63.1, 5;
    %load/vec4 v0000019c93f729c0_0;
    %ix/getv/s 4, v0000019c93f74860_0;
    %load/vec4a v0000019c93f740e0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000019c93f729c0_0, 0, 12;
    %load/vec4 v0000019c93f74860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f74860_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0000019c93f75010;
T_64 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f745e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c93f74180_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000019c93f72ce0_0;
    %assign/vec4 v0000019c93f73640_0, 0;
    %load/vec4 v0000019c93f729c0_0;
    %assign/vec4 v0000019c93f74180_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000019c93f75010;
T_65 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f745e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f72a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f73be0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000019c93f73640_0;
    %assign/vec4 v0000019c93f72a60_0, 0;
    %load/vec4 v0000019c93f74180_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000019c93f73be0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000019c93d52ce0;
T_66 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f736e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f73820_0, 4, 5;
    %load/vec4 v0000019c93f73820_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f73820_0, 4, 5;
    %load/vec4 v0000019c93f73aa0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f73b40, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c93f73b40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f73b40, 0, 4;
    %jmp T_66;
    .thread T_66;
    .scope S_0000019c93d52ce0;
T_67 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c93f73960_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c93f73320_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f73780_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f73e60_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f74040_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f768e0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c93f73aa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f73280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f73140_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0000019c93d52ce0;
T_68 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f76700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73960_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73320_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f731e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f73aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73140_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000019c93f736e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f736e0_0, 0;
T_68.2 ;
    %load/vec4 v0000019c93f73780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73780_0, 0;
T_68.4 ;
    %load/vec4 v0000019c93f73280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73280_0, 0;
T_68.6 ;
    %load/vec4 v0000019c93f73140_0;
    %flag_set/vec4 8;
    %jmp/1 T_68.10, 8;
    %load/vec4 v0000019c93f763e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.10;
    %jmp/0xz  T_68.8, 8;
    %load/vec4 v0000019c93f73820_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_68.13, 8;
    %load/vec4 v0000019c93f763e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.13;
    %jmp/0xz  T_68.11, 8;
    %load/vec4 v0000019c93f763e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c93f73b40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.24, 6;
    %jmp T_68.25;
T_68.16 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f73e60_0, 4, 5;
    %jmp T_68.25;
T_68.17 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f73e60_0, 4, 5;
    %jmp T_68.25;
T_68.18 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f73e60_0, 4, 5;
    %jmp T_68.25;
T_68.19 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f74040_0, 4, 5;
    %jmp T_68.25;
T_68.20 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f74040_0, 4, 5;
    %jmp T_68.25;
T_68.21 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f74040_0, 4, 5;
    %jmp T_68.25;
T_68.22 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f768e0_0, 4, 5;
    %jmp T_68.25;
T_68.23 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f768e0_0, 4, 5;
    %jmp T_68.25;
T_68.24 ;
    %load/vec4 v0000019c93f73500_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f768e0_0, 4, 5;
    %jmp T_68.25;
T_68.25 ;
    %pop/vec4 1;
    %jmp T_68.15;
T_68.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f73140_0, 0;
T_68.15 ;
    %load/vec4 v0000019c93f73aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.34, 6;
    %jmp T_68.35;
T_68.26 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.36, 8;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %jmp/1 T_68.37, 8;
T_68.36 ; End of true expr.
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.37, 8;
 ; End of false expr.
    %blend;
T_68.37;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.38, 8;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %jmp/1 T_68.39, 8;
T_68.38 ; End of true expr.
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.39, 8;
 ; End of false expr.
    %blend;
T_68.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.27 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.40, 8;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %jmp/1 T_68.41, 8;
T_68.40 ; End of true expr.
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.41, 8;
 ; End of false expr.
    %blend;
T_68.41;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.28 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.42, 8;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %jmp/1 T_68.43, 8;
T_68.42 ; End of true expr.
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.43, 8;
 ; End of false expr.
    %blend;
T_68.43;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.44, 8;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %jmp/1 T_68.45, 8;
T_68.44 ; End of true expr.
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.45, 8;
 ; End of false expr.
    %blend;
T_68.45;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.29 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.46, 8;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %jmp/1 T_68.47, 8;
T_68.46 ; End of true expr.
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.47, 8;
 ; End of false expr.
    %blend;
T_68.47;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.30 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.31 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.48, 8;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %jmp/1 T_68.49, 8;
T_68.48 ; End of true expr.
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.49, 8;
 ; End of false expr.
    %blend;
T_68.49;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.32 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.50, 8;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %jmp/1 T_68.51, 8;
T_68.50 ; End of true expr.
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.51, 8;
 ; End of false expr.
    %blend;
T_68.51;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.52, 8;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %jmp/1 T_68.53, 8;
T_68.52 ; End of true expr.
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.53, 8;
 ; End of false expr.
    %blend;
T_68.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.33 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.54, 8;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %jmp/1 T_68.55, 8;
T_68.54 ; End of true expr.
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.55, 8;
 ; End of false expr.
    %blend;
T_68.55;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.34 ;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.56, 8;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %jmp/1 T_68.57, 8;
T_68.56 ; End of true expr.
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.57, 8;
 ; End of false expr.
    %blend;
T_68.57;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.58, 8;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %jmp/1 T_68.59, 8;
T_68.58 ; End of true expr.
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.59, 8;
 ; End of false expr.
    %blend;
T_68.59;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019c93f735a0_0, 0;
    %jmp T_68.35;
T_68.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f736e0_0, 0;
    %load/vec4 v0000019c93f73aa0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_68.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f73780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f73aa0_0, 0;
    %load/vec4 v0000019c93f73960_0;
    %assign/vec4 v0000019c93f731e0_0, 0;
    %load/vec4 v0000019c93f73320_0;
    %assign/vec4 v0000019c93f73460_0, 0;
    %load/vec4 v0000019c93f73960_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.62, 4;
    %load/vec4 v0000019c93f73320_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f73280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73960_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73320_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f731e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f73aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f73140_0, 0;
    %jmp T_68.65;
T_68.64 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f73960_0, 0;
    %load/vec4 v0000019c93f73320_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c93f73320_0, 0;
T_68.65 ;
    %jmp T_68.63;
T_68.62 ;
    %load/vec4 v0000019c93f73960_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c93f73960_0, 0;
T_68.63 ;
    %jmp T_68.61;
T_68.60 ;
    %load/vec4 v0000019c93f73aa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c93f73aa0_0, 0;
T_68.61 ;
T_68.11 ;
T_68.8 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000019c93f7da30;
T_69 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f7af40, 4, 0;
    %end;
    .thread T_69;
    .scope S_0000019c93f7da30;
T_70 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f220_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
T_70.2 ;
    %load/vec4 v0000019c93f7a540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c93f7a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7e5a0, 0, 4;
    %load/vec4 v0000019c93f7a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000019c93f7a0e0_0;
    %assign/vec4 v0000019c93f7f220_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
T_70.4 ;
    %load/vec4 v0000019c93f7a540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.5, 5;
    %ix/getv/s 4, v0000019c93f7a540_0;
    %load/vec4a v0000019c93f7af40, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019c93f7b760_0;
    %load/vec4 v0000019c93f7a540_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000019c93f7a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7e5a0, 0, 4;
    %load/vec4 v0000019c93f7a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
    %jmp T_70.4;
T_70.5 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000019c93f7da30;
T_71 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7e460_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
T_71.2 ;
    %load/vec4 v0000019c93f7a540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c93f7a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7e6e0, 0, 4;
    %load/vec4 v0000019c93f7a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0000019c93f7f220_0;
    %assign/vec4 v0000019c93f7e460_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
T_71.4 ;
    %load/vec4 v0000019c93f7a540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.5, 5;
    %ix/getv/s 4, v0000019c93f7a540_0;
    %load/vec4a v0000019c93f7e5a0, 4;
    %ix/getv/s 3, v0000019c93f7a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7e6e0, 0, 4;
    %load/vec4 v0000019c93f7a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000019c93f7da30;
T_72 ;
Ewait_1 .event/or E_0000019c93ed20b0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c93f7e780_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
T_72.0 ;
    %load/vec4 v0000019c93f7a540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0000019c93f7e780_0;
    %ix/getv/s 4, v0000019c93f7a540_0;
    %load/vec4a v0000019c93f7e6e0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000019c93f7e780_0, 0, 12;
    %load/vec4 v0000019c93f7a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f7a540_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000019c93f7da30;
T_73 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7ec80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c93f7efa0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000019c93f7e460_0;
    %assign/vec4 v0000019c93f7ec80_0, 0;
    %load/vec4 v0000019c93f7e780_0;
    %assign/vec4 v0000019c93f7efa0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000019c93f7da30;
T_74 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7ab80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f7b620_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000019c93f7ec80_0;
    %assign/vec4 v0000019c93f7ab80_0, 0;
    %load/vec4 v0000019c93f7efa0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000019c93f7b620_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000019c93f7cc20;
T_75 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7ee60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7fa40_0, 4, 5;
    %load/vec4 v0000019c93f7fa40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7fa40_0, 4, 5;
    %load/vec4 v0000019c93f7f2c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7ea00, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c93f7ea00, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f7ea00, 0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_0000019c93f7cc20;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c93f7f540_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c93f7ebe0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f7f9a0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f7f4a0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f7fc20_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f7eb40_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c93f7f2c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f7f040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f7e320_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0000019c93f7cc20;
T_77 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7f540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7ebe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7f680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f7f2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7e320_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000019c93f7ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7ee60_0, 0;
T_77.2 ;
    %load/vec4 v0000019c93f7f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f9a0_0, 0;
T_77.4 ;
    %load/vec4 v0000019c93f7f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f040_0, 0;
T_77.6 ;
    %load/vec4 v0000019c93f7e320_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.10, 8;
    %load/vec4 v0000019c93f7e000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.10;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v0000019c93f7fa40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_77.13, 8;
    %load/vec4 v0000019c93f7e000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.13;
    %jmp/0xz  T_77.11, 8;
    %load/vec4 v0000019c93f7e000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c93f7ea00, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.24, 6;
    %jmp T_77.25;
T_77.16 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7f4a0_0, 4, 5;
    %jmp T_77.25;
T_77.17 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7f4a0_0, 4, 5;
    %jmp T_77.25;
T_77.18 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7f4a0_0, 4, 5;
    %jmp T_77.25;
T_77.19 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7fc20_0, 4, 5;
    %jmp T_77.25;
T_77.20 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7fc20_0, 4, 5;
    %jmp T_77.25;
T_77.21 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7fc20_0, 4, 5;
    %jmp T_77.25;
T_77.22 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7eb40_0, 4, 5;
    %jmp T_77.25;
T_77.23 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7eb40_0, 4, 5;
    %jmp T_77.25;
T_77.24 ;
    %load/vec4 v0000019c93f7fae0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f7eb40_0, 4, 5;
    %jmp T_77.25;
T_77.25 ;
    %pop/vec4 1;
    %jmp T_77.15;
T_77.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f7e320_0, 0;
T_77.15 ;
    %load/vec4 v0000019c93f7f2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.34, 6;
    %jmp T_77.35;
T_77.26 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.36, 8;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %jmp/1 T_77.37, 8;
T_77.36 ; End of true expr.
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.37, 8;
 ; End of false expr.
    %blend;
T_77.37;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.38, 8;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %jmp/1 T_77.39, 8;
T_77.38 ; End of true expr.
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.39, 8;
 ; End of false expr.
    %blend;
T_77.39;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.27 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.40, 8;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %jmp/1 T_77.41, 8;
T_77.40 ; End of true expr.
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.41, 8;
 ; End of false expr.
    %blend;
T_77.41;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.28 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.42, 8;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %jmp/1 T_77.43, 8;
T_77.42 ; End of true expr.
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.43, 8;
 ; End of false expr.
    %blend;
T_77.43;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.44, 8;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %jmp/1 T_77.45, 8;
T_77.44 ; End of true expr.
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.45, 8;
 ; End of false expr.
    %blend;
T_77.45;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.29 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.46, 8;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %jmp/1 T_77.47, 8;
T_77.46 ; End of true expr.
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.47, 8;
 ; End of false expr.
    %blend;
T_77.47;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.30 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.31 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.48, 8;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %jmp/1 T_77.49, 8;
T_77.48 ; End of true expr.
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.49, 8;
 ; End of false expr.
    %blend;
T_77.49;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.32 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.50, 8;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %jmp/1 T_77.51, 8;
T_77.50 ; End of true expr.
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.51, 8;
 ; End of false expr.
    %blend;
T_77.51;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.52, 8;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %jmp/1 T_77.53, 8;
T_77.52 ; End of true expr.
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.53, 8;
 ; End of false expr.
    %blend;
T_77.53;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.33 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.54, 8;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %jmp/1 T_77.55, 8;
T_77.54 ; End of true expr.
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.55, 8;
 ; End of false expr.
    %blend;
T_77.55;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.34 ;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.56, 8;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %jmp/1 T_77.57, 8;
T_77.56 ; End of true expr.
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.57, 8;
 ; End of false expr.
    %blend;
T_77.57;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.58, 8;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %jmp/1 T_77.59, 8;
T_77.58 ; End of true expr.
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.59, 8;
 ; End of false expr.
    %blend;
T_77.59;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f7f0e0_0, 0;
    %jmp T_77.35;
T_77.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f7ee60_0, 0;
    %load/vec4 v0000019c93f7f2c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_77.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f7f9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f7f2c0_0, 0;
    %load/vec4 v0000019c93f7f540_0;
    %assign/vec4 v0000019c93f7f680_0, 0;
    %load/vec4 v0000019c93f7ebe0_0;
    %assign/vec4 v0000019c93f7e140_0, 0;
    %load/vec4 v0000019c93f7f540_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.62, 4;
    %load/vec4 v0000019c93f7ebe0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f7f040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7f540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7ebe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7f680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f7f2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7e320_0, 0;
    %jmp T_77.65;
T_77.64 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f7f540_0, 0;
    %load/vec4 v0000019c93f7ebe0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c93f7ebe0_0, 0;
T_77.65 ;
    %jmp T_77.63;
T_77.62 ;
    %load/vec4 v0000019c93f7f540_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c93f7f540_0, 0;
T_77.63 ;
    %jmp T_77.61;
T_77.60 ;
    %load/vec4 v0000019c93f7f2c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c93f7f2c0_0, 0;
T_77.61 ;
T_77.11 ;
T_77.8 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000019c93f7c450;
T_78 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019c93f85320, 4, 0;
    %end;
    .thread T_78;
    .scope S_0000019c93f7c450;
T_79 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f85c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
T_79.2 ;
    %load/vec4 v0000019c93f84a60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c93f84a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f84f60, 0, 4;
    %load/vec4 v0000019c93f84a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000019c93f84100_0;
    %assign/vec4 v0000019c93f85c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
T_79.4 ;
    %load/vec4 v0000019c93f84a60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.5, 5;
    %ix/getv/s 4, v0000019c93f84a60_0;
    %load/vec4a v0000019c93f85320, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019c93f85b40_0;
    %load/vec4 v0000019c93f84a60_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v0000019c93f84a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f84f60, 0, 4;
    %load/vec4 v0000019c93f84a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
    %jmp T_79.4;
T_79.5 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000019c93f7c450;
T_80 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f85280_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
T_80.2 ;
    %load/vec4 v0000019c93f84a60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0000019c93f84a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f85be0, 0, 4;
    %load/vec4 v0000019c93f84a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000019c93f85c80_0;
    %assign/vec4 v0000019c93f85280_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
T_80.4 ;
    %load/vec4 v0000019c93f84a60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.5, 5;
    %ix/getv/s 4, v0000019c93f84a60_0;
    %load/vec4a v0000019c93f84f60, 4;
    %ix/getv/s 3, v0000019c93f84a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f85be0, 0, 4;
    %load/vec4 v0000019c93f84a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
    %jmp T_80.4;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000019c93f7c450;
T_81 ;
Ewait_2 .event/or E_0000019c93ed40f0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000019c93f84b00_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
T_81.0 ;
    %load/vec4 v0000019c93f84a60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_81.1, 5;
    %load/vec4 v0000019c93f84b00_0;
    %ix/getv/s 4, v0000019c93f84a60_0;
    %load/vec4a v0000019c93f85be0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v0000019c93f84b00_0, 0, 12;
    %load/vec4 v0000019c93f84a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c93f84a60_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000019c93f7c450;
T_82 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f85dc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c93f85500_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000019c93f85280_0;
    %assign/vec4 v0000019c93f85dc0_0, 0;
    %load/vec4 v0000019c93f84b00_0;
    %assign/vec4 v0000019c93f85500_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000019c93f7c450;
T_83 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f849c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f85140_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000019c93f85dc0_0;
    %assign/vec4 v0000019c93f849c0_0, 0;
    %load/vec4 v0000019c93f85500_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000019c93f85140_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000019c93f7c130;
T_84 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f89210_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f890d0_0, 4, 5;
    %load/vec4 v0000019c93f890d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f890d0_0, 4, 5;
    %load/vec4 v0000019c93f893f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f88e50, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c93f88e50, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c93f88e50, 0, 4;
    %jmp T_84;
    .thread T_84;
    .scope S_0000019c93f7c130;
T_85 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c93f88950_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c93f88270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f89710_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f892b0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f89df0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019c93f89350_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c93f893f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8a2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f89cb0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0000019c93f7c130;
T_86 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f8a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f88950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f88270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f8a570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f89fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89cb0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000019c93f89210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89210_0, 0;
T_86.2 ;
    %load/vec4 v0000019c93f89710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89710_0, 0;
T_86.4 ;
    %load/vec4 v0000019c93f8a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8a2f0_0, 0;
T_86.6 ;
    %load/vec4 v0000019c93f89cb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.10, 8;
    %load/vec4 v0000019c93f8a7f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.10;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v0000019c93f890d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_86.13, 8;
    %load/vec4 v0000019c93f8a7f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.13;
    %jmp/0xz  T_86.11, 8;
    %load/vec4 v0000019c93f8a7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000019c93f88e50, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.24, 6;
    %jmp T_86.25;
T_86.16 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f892b0_0, 4, 5;
    %jmp T_86.25;
T_86.17 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f892b0_0, 4, 5;
    %jmp T_86.25;
T_86.18 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f892b0_0, 4, 5;
    %jmp T_86.25;
T_86.19 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f89df0_0, 4, 5;
    %jmp T_86.25;
T_86.20 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f89df0_0, 4, 5;
    %jmp T_86.25;
T_86.21 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f89df0_0, 4, 5;
    %jmp T_86.25;
T_86.22 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f89350_0, 4, 5;
    %jmp T_86.25;
T_86.23 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f89350_0, 4, 5;
    %jmp T_86.25;
T_86.24 ;
    %load/vec4 v0000019c93f8a110_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f89350_0, 4, 5;
    %jmp T_86.25;
T_86.25 ;
    %pop/vec4 1;
    %jmp T_86.15;
T_86.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89cb0_0, 0;
T_86.15 ;
    %load/vec4 v0000019c93f893f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.34, 6;
    %jmp T_86.35;
T_86.26 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.36, 8;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %jmp/1 T_86.37, 8;
T_86.36 ; End of true expr.
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.37, 8;
 ; End of false expr.
    %blend;
T_86.37;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.38, 8;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %jmp/1 T_86.39, 8;
T_86.38 ; End of true expr.
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.39, 8;
 ; End of false expr.
    %blend;
T_86.39;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.27 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.40, 8;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %jmp/1 T_86.41, 8;
T_86.40 ; End of true expr.
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.41, 8;
 ; End of false expr.
    %blend;
T_86.41;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.28 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.42, 8;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %jmp/1 T_86.43, 8;
T_86.42 ; End of true expr.
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.43, 8;
 ; End of false expr.
    %blend;
T_86.43;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.44, 8;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %jmp/1 T_86.45, 8;
T_86.44 ; End of true expr.
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.45, 8;
 ; End of false expr.
    %blend;
T_86.45;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.29 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.46, 8;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %jmp/1 T_86.47, 8;
T_86.46 ; End of true expr.
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.47, 8;
 ; End of false expr.
    %blend;
T_86.47;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.30 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.31 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.48, 8;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %jmp/1 T_86.49, 8;
T_86.48 ; End of true expr.
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.49, 8;
 ; End of false expr.
    %blend;
T_86.49;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.32 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.50, 8;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %jmp/1 T_86.51, 8;
T_86.50 ; End of true expr.
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.51, 8;
 ; End of false expr.
    %blend;
T_86.51;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.52, 8;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %jmp/1 T_86.53, 8;
T_86.52 ; End of true expr.
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.53, 8;
 ; End of false expr.
    %blend;
T_86.53;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.33 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.54, 8;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %jmp/1 T_86.55, 8;
T_86.54 ; End of true expr.
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.55, 8;
 ; End of false expr.
    %blend;
T_86.55;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.34 ;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.56, 8;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %jmp/1 T_86.57, 8;
T_86.56 ; End of true expr.
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.57, 8;
 ; End of false expr.
    %blend;
T_86.57;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.58, 8;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %jmp/1 T_86.59, 8;
T_86.58 ; End of true expr.
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.59, 8;
 ; End of false expr.
    %blend;
T_86.59;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f8a430_0, 0;
    %jmp T_86.35;
T_86.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89210_0, 0;
    %load/vec4 v0000019c93f893f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_86.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f893f0_0, 0;
    %load/vec4 v0000019c93f88950_0;
    %assign/vec4 v0000019c93f8a570_0, 0;
    %load/vec4 v0000019c93f88270_0;
    %assign/vec4 v0000019c93f89fd0_0, 0;
    %load/vec4 v0000019c93f88950_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.62, 4;
    %load/vec4 v0000019c93f88270_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8a2f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f88950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f88270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f8a570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f89fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89cb0_0, 0;
    %jmp T_86.65;
T_86.64 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c93f88950_0, 0;
    %load/vec4 v0000019c93f88270_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c93f88270_0, 0;
T_86.65 ;
    %jmp T_86.63;
T_86.62 ;
    %load/vec4 v0000019c93f88950_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c93f88950_0, 0;
T_86.63 ;
    %jmp T_86.61;
T_86.60 ;
    %load/vec4 v0000019c93f893f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019c93f893f0_0, 0;
T_86.61 ;
T_86.11 ;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000019c93f749d0;
T_87 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f774c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f772e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000019c93f767a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f76480_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000019c93f77600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0000019c93f765c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.6, 4;
    %load/vec4 v0000019c93f77420_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0000019c93f77880_0;
    %assign/vec4 v0000019c93f772e0_0, 0;
    %load/vec4 v0000019c93f77420_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v0000019c93f765c0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v0000019c93f767a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f76480_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f76480_0, 0;
T_87.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f76520_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f76480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f76520_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000019c93f757e0;
T_88 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f777e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f77560_0, 4, 5;
    %load/vec4 v0000019c93f77560_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f77560_0, 4, 5;
    %jmp T_88;
    .thread T_88;
    .scope S_0000019c93f757e0;
T_89 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c93f77740_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c93f75b20_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c93f76a20_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000019c93f75ee0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f77240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f75bc0_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0000019c93f757e0;
T_90 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f76d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f77740_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f75b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f75bc0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000019c93f777e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f777e0_0, 0;
T_90.2 ;
    %load/vec4 v0000019c93f77240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f77240_0, 0;
T_90.4 ;
    %load/vec4 v0000019c93f76ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f76ca0_0, 0;
T_90.6 ;
    %load/vec4 v0000019c93f75e40_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.10, 8;
    %load/vec4 v0000019c93f75bc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.10;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v0000019c93f75e40_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.13, 8;
    %load/vec4 v0000019c93f77560_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.13;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v0000019c93f75e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f75bc0_0, 0;
    %jmp T_90.15;
T_90.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f76ca0_0, 0;
    %load/vec4 v0000019c93f76b60_0;
    %assign/vec4 v0000019c93f77380_0, 0;
    %load/vec4 v0000019c93f77740_0;
    %assign/vec4 v0000019c93f76a20_0, 0;
    %load/vec4 v0000019c93f75b20_0;
    %assign/vec4 v0000019c93f75ee0_0, 0;
    %load/vec4 v0000019c93f77740_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.16, 4;
    %load/vec4 v0000019c93f75b20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f77240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f75bc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f77740_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f75b20_0, 0;
    %jmp T_90.19;
T_90.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019c93f77740_0, 0;
    %load/vec4 v0000019c93f75b20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c93f75b20_0, 0;
T_90.19 ;
    %jmp T_90.17;
T_90.16 ;
    %load/vec4 v0000019c93f77740_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019c93f77740_0, 0;
T_90.17 ;
T_90.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f777e0_0, 0;
T_90.11 ;
T_90.8 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000019c93f7c770;
T_91 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f7df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f7ef00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019c93f7e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f360_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0000019c93f7f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0000019c93f7f400_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_91.6, 4;
    %load/vec4 v0000019c93f7dec0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0000019c93f7de20_0;
    %assign/vec4 v0000019c93f7ef00_0, 0;
    %load/vec4 v0000019c93f7dec0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v0000019c93f7f400_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v0000019c93f7e0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f7f360_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f360_0, 0;
T_91.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f7e1e0_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f7e1e0_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0000019c93f7ca90;
T_92 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f83600_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f82b60_0, 4, 5;
    %load/vec4 v0000019c93f82b60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019c93f82b60_0, 4, 5;
    %jmp T_92;
    .thread T_92;
    .scope S_0000019c93f7ca90;
T_93 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c93f82ac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c93f827a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c93f82840_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019c93f828e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f834c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f837e0_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0000019c93f7ca90;
T_94 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f825c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f82ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f827a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f837e0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000019c93f83600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f83600_0, 0;
T_94.2 ;
    %load/vec4 v0000019c93f834c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f834c0_0, 0;
T_94.4 ;
    %load/vec4 v0000019c93f82de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f82de0_0, 0;
T_94.6 ;
    %load/vec4 v0000019c93f82e80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.10, 8;
    %load/vec4 v0000019c93f837e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.10;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0000019c93f82e80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.13, 8;
    %load/vec4 v0000019c93f82b60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.13;
    %jmp/0xz  T_94.11, 8;
    %load/vec4 v0000019c93f82e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f837e0_0, 0;
    %jmp T_94.15;
T_94.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f82de0_0, 0;
    %load/vec4 v0000019c93f82d40_0;
    %assign/vec4 v0000019c93f83740_0, 0;
    %load/vec4 v0000019c93f82ac0_0;
    %assign/vec4 v0000019c93f82840_0, 0;
    %load/vec4 v0000019c93f827a0_0;
    %assign/vec4 v0000019c93f828e0_0, 0;
    %load/vec4 v0000019c93f82ac0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.16, 4;
    %load/vec4 v0000019c93f827a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f834c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f837e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f82ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f827a0_0, 0;
    %jmp T_94.19;
T_94.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c93f82ac0_0, 0;
    %load/vec4 v0000019c93f827a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c93f827a0_0, 0;
T_94.19 ;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v0000019c93f82ac0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000019c93f82ac0_0, 0;
T_94.17 ;
T_94.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f83600_0, 0;
T_94.11 ;
T_94.8 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000019c93d9ad70;
T_95 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f8fe60_0;
    %assign/vec4 v0000019c93f904a0_0, 0;
    %load/vec4 v0000019c93f904a0_0;
    %assign/vec4 v0000019c93f8eec0_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0000019c93d9ad70;
T_96 ;
    %wait E_0000019c93ece770;
    %load/vec4 v0000019c93f8f280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8f3c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000019c93f8fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8fe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8f1e0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0000019c93f8f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8f1e0_0, 0;
T_96.2 ;
    %load/vec4 v0000019c93f8fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8fe60_0, 0;
T_96.4 ;
    %load/vec4 v0000019c93f8f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8f3c0_0, 0;
T_96.6 ;
    %load/vec4 v0000019c93f8c8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_96.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_96.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_96.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_96.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_96.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_96.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_96.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_96.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_96.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_96.17, 6;
    %jmp T_96.18;
T_96.8 ;
    %load/vec4 v0000019c93f8f320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8f3c0_0, 0;
T_96.19 ;
    %jmp T_96.18;
T_96.9 ;
    %load/vec4 v0000019c93f8eec0_0;
    %flag_set/vec4 8;
    %jmp/1 T_96.23, 8;
    %load/vec4 v0000019c93f8f3c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_96.23;
    %jmp/0xz  T_96.21, 8;
    %load/vec4 v0000019c93f8fdc0_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_96.24, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.25;
T_96.24 ;
    %load/vec4 v0000019c93f8fdc0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000019c93f8fdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8fe60_0, 0;
T_96.25 ;
T_96.21 ;
    %jmp T_96.18;
T_96.10 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.27;
T_96.26 ;
    %load/vec4 v0000019c93f89a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89a30_0, 0;
T_96.28 ;
    %load/vec4 v0000019c93f89670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.30, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.30 ;
T_96.27 ;
    %jmp T_96.18;
T_96.11 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.33;
T_96.32 ;
    %load/vec4 v0000019c93f89a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89a30_0, 0;
T_96.34 ;
    %load/vec4 v0000019c93f89670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.36, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.36 ;
T_96.33 ;
    %jmp T_96.18;
T_96.12 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.39;
T_96.38 ;
    %load/vec4 v0000019c93f89990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89990_0, 0;
T_96.40 ;
    %load/vec4 v0000019c93f89490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.42, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.42 ;
T_96.39 ;
    %jmp T_96.18;
T_96.13 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.44, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.45;
T_96.44 ;
    %load/vec4 v0000019c93f8b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8b970_0, 0;
T_96.46 ;
    %load/vec4 v0000019c93f8acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.48, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.48 ;
T_96.45 ;
    %jmp T_96.18;
T_96.14 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.50, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.51;
T_96.50 ;
    %load/vec4 v0000019c93f8b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.52, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8b970_0, 0;
T_96.52 ;
    %load/vec4 v0000019c93f8acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.54, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.54 ;
T_96.51 ;
    %jmp T_96.18;
T_96.15 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.56, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f89d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.57;
T_96.56 ;
    %load/vec4 v0000019c93f89d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f89d50_0, 0;
T_96.58 ;
    %load/vec4 v0000019c93f898f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.60, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.60 ;
T_96.57 ;
    %jmp T_96.18;
T_96.16 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f90400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.63;
T_96.62 ;
    %load/vec4 v0000019c93f90400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f90400_0, 0;
T_96.64 ;
    %load/vec4 v0000019c93f8f6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.66, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
T_96.66 ;
T_96.63 ;
    %jmp T_96.18;
T_96.17 ;
    %load/vec4 v0000019c93f8d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f90400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %jmp T_96.69;
T_96.68 ;
    %load/vec4 v0000019c93f90400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f90400_0, 0;
T_96.70 ;
    %load/vec4 v0000019c93f8f6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.72, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c93f8c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c93f8d3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c93f8f1e0_0, 0;
T_96.72 ;
T_96.69 ;
    %jmp T_96.18;
T_96.18 ;
    %pop/vec4 1;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000019c93d9ad70;
T_97 ;
Ewait_3 .event/or E_0000019c93ecdfb0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000019c93f8c8a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_97.8, 6;
    %jmp T_97.9;
T_97.0 ;
    %load/vec4 v0000019c93f8fdc0_0;
    %store/vec4 v0000019c93f88090_0, 0, 12;
    %load/vec4 v0000019c93f8eec0_0;
    %store/vec4 v0000019c93f89b70_0, 0, 1;
    %load/vec4 v0000019c93f8f820_0;
    %store/vec4 v0000019c93f8a4d0_0, 0, 8;
    %load/vec4 v0000019c93f8fdc0_0;
    %store/vec4 v0000019c93f881d0_0, 0, 12;
    %load/vec4 v0000019c93f8eec0_0;
    %store/vec4 v0000019c93f89c10_0, 0, 1;
    %load/vec4 v0000019c93f8f820_0;
    %store/vec4 v0000019c93f88450_0, 0, 8;
    %jmp T_97.9;
T_97.1 ;
    %load/vec4 v0000019c93f88d10_0;
    %store/vec4 v0000019c93f88ef0_0, 0, 12;
    %load/vec4 v0000019c93f88630_0;
    %store/vec4 v0000019c93f8a610_0, 0, 1;
    %load/vec4 v0000019c93f88310_0;
    %store/vec4 v0000019c93f897b0_0, 0, 8;
    %load/vec4 v0000019c93f886d0_0;
    %store/vec4 v0000019c93f88130_0, 0, 12;
    %load/vec4 v0000019c93f88770_0;
    %store/vec4 v0000019c93f88bd0_0, 0, 1;
    %load/vec4 v0000019c93f89030_0;
    %store/vec4 v0000019c93f88a90_0, 0, 8;
    %load/vec4 v0000019c93f886d0_0;
    %store/vec4 v0000019c93f89530_0, 0, 12;
    %load/vec4 v0000019c93f88770_0;
    %store/vec4 v0000019c93f884f0_0, 0, 1;
    %load/vec4 v0000019c93f89030_0;
    %store/vec4 v0000019c93f88b30_0, 0, 8;
    %jmp T_97.9;
T_97.2 ;
    %load/vec4 v0000019c93f88d10_0;
    %store/vec4 v0000019c93f8a6b0_0, 0, 12;
    %load/vec4 v0000019c93f88630_0;
    %store/vec4 v0000019c93f883b0_0, 0, 1;
    %load/vec4 v0000019c93f889f0_0;
    %store/vec4 v0000019c93f897b0_0, 0, 8;
    %load/vec4 v0000019c93f886d0_0;
    %store/vec4 v0000019c93f88090_0, 0, 12;
    %load/vec4 v0000019c93f88770_0;
    %store/vec4 v0000019c93f89b70_0, 0, 1;
    %load/vec4 v0000019c93f89030_0;
    %store/vec4 v0000019c93f8a4d0_0, 0, 8;
    %load/vec4 v0000019c93f886d0_0;
    %store/vec4 v0000019c93f895d0_0, 0, 12;
    %load/vec4 v0000019c93f88770_0;
    %store/vec4 v0000019c93f88f90_0, 0, 1;
    %load/vec4 v0000019c93f89030_0;
    %store/vec4 v0000019c93f88590_0, 0, 8;
    %jmp T_97.9;
T_97.3 ;
    %load/vec4 v0000019c93f89850_0;
    %store/vec4 v0000019c93f88ef0_0, 0, 12;
    %load/vec4 v0000019c93f888b0_0;
    %store/vec4 v0000019c93f8a610_0, 0, 1;
    %load/vec4 v0000019c93f88310_0;
    %store/vec4 v0000019c93f88810_0, 0, 8;
    %load/vec4 v0000019c93f8b1f0_0;
    %store/vec4 v0000019c93f8b470_0, 0, 10;
    %load/vec4 v0000019c93f8b5b0_0;
    %store/vec4 v0000019c93f8b8d0_0, 0, 1;
    %load/vec4 v0000019c93f8b3d0_0;
    %store/vec4 v0000019c93f88c70_0, 0, 8;
    %load/vec4 v0000019c93f8b1f0_0;
    %store/vec4 v0000019c93f8b650_0, 0, 10;
    %load/vec4 v0000019c93f8b5b0_0;
    %store/vec4 v0000019c93f8bd30_0, 0, 1;
    %load/vec4 v0000019c93f8b3d0_0;
    %store/vec4 v0000019c93f8b150_0, 0, 8;
    %jmp T_97.9;
T_97.4 ;
    %load/vec4 v0000019c93f8af70_0;
    %store/vec4 v0000019c93f89f30_0, 0, 10;
    %load/vec4 v0000019c93f8b010_0;
    %store/vec4 v0000019c93f8b290_0, 0, 1;
    %load/vec4 v0000019c93f89e90_0;
    %store/vec4 v0000019c93f8aed0_0, 0, 8;
    %load/vec4 v0000019c93f8be70_0;
    %store/vec4 v0000019c93f8b0b0_0, 0, 10;
    %load/vec4 v0000019c93f8b6f0_0;
    %store/vec4 v0000019c93f8aa70_0, 0, 1;
    %load/vec4 v0000019c93f8b510_0;
    %store/vec4 v0000019c93f8ad90_0, 0, 8;
    %load/vec4 v0000019c93f8be70_0;
    %store/vec4 v0000019c93f8bdd0_0, 0, 10;
    %load/vec4 v0000019c93f8b6f0_0;
    %store/vec4 v0000019c93f8abb0_0, 0, 1;
    %load/vec4 v0000019c93f8b510_0;
    %store/vec4 v0000019c93f8ab10_0, 0, 8;
    %jmp T_97.9;
T_97.5 ;
    %load/vec4 v0000019c93f8af70_0;
    %store/vec4 v0000019c93f8a9d0_0, 0, 10;
    %load/vec4 v0000019c93f8b010_0;
    %store/vec4 v0000019c93f8a930_0, 0, 1;
    %load/vec4 v0000019c93f8ae30_0;
    %store/vec4 v0000019c93f8aed0_0, 0, 8;
    %load/vec4 v0000019c93f8be70_0;
    %store/vec4 v0000019c93f8b470_0, 0, 10;
    %load/vec4 v0000019c93f8b6f0_0;
    %store/vec4 v0000019c93f8b8d0_0, 0, 1;
    %load/vec4 v0000019c93f8b510_0;
    %store/vec4 v0000019c93f88c70_0, 0, 8;
    %load/vec4 v0000019c93f8be70_0;
    %store/vec4 v0000019c93f8b330_0, 0, 10;
    %load/vec4 v0000019c93f8b6f0_0;
    %store/vec4 v0000019c93f8ac50_0, 0, 1;
    %load/vec4 v0000019c93f8b510_0;
    %store/vec4 v0000019c93f8a890_0, 0, 8;
    %jmp T_97.9;
T_97.6 ;
    %load/vec4 v0000019c93f8bf10_0;
    %store/vec4 v0000019c93f89f30_0, 0, 10;
    %load/vec4 v0000019c93f8b790_0;
    %store/vec4 v0000019c93f8b290_0, 0, 1;
    %load/vec4 v0000019c93f89e90_0;
    %store/vec4 v0000019c93f8b830_0, 0, 8;
    %load/vec4 v0000019c93f8f5a0_0;
    %store/vec4 v0000019c93f8bc90_0, 0, 8;
    %load/vec4 v0000019c93f902c0_0;
    %store/vec4 v0000019c93f8f000_0, 0, 1;
    %load/vec4 v0000019c93f90360_0;
    %store/vec4 v0000019c93f8ba10_0, 0, 8;
    %load/vec4 v0000019c93f8f5a0_0;
    %store/vec4 v0000019c93f8f960_0, 0, 8;
    %load/vec4 v0000019c93f902c0_0;
    %store/vec4 v0000019c93f8fa00_0, 0, 1;
    %load/vec4 v0000019c93f90360_0;
    %store/vec4 v0000019c93f90040_0, 0, 8;
    %jmp T_97.9;
T_97.7 ;
    %load/vec4 v0000019c93f8f8c0_0;
    %store/vec4 v0000019c93f8bb50_0, 0, 8;
    %load/vec4 v0000019c93f8fb40_0;
    %store/vec4 v0000019c93f8bbf0_0, 0, 1;
    %load/vec4 v0000019c93f8bab0_0;
    %store/vec4 v0000019c93f8faa0_0, 0, 8;
    %load/vec4 v0000019c93f8fbe0_0;
    %store/vec4 v0000019c93f8f640_0, 0, 8;
    %load/vec4 v0000019c93f8f500_0;
    %store/vec4 v0000019c93f8ff00_0, 0, 1;
    %load/vec4 v0000019c93f8ef60_0;
    %store/vec4 v0000019c93f8f0a0_0, 0, 8;
    %load/vec4 v0000019c93f8fbe0_0;
    %store/vec4 v0000019c93f8fd20_0, 0, 8;
    %load/vec4 v0000019c93f8f500_0;
    %store/vec4 v0000019c93f90540_0, 0, 1;
    %load/vec4 v0000019c93f8ef60_0;
    %store/vec4 v0000019c93f90220_0, 0, 8;
    %jmp T_97.9;
T_97.8 ;
    %load/vec4 v0000019c93f8f8c0_0;
    %store/vec4 v0000019c93f8f780_0, 0, 8;
    %load/vec4 v0000019c93f8fb40_0;
    %store/vec4 v0000019c93f90180_0, 0, 1;
    %load/vec4 v0000019c93f8fc80_0;
    %store/vec4 v0000019c93f8faa0_0, 0, 8;
    %load/vec4 v0000019c93f8fbe0_0;
    %store/vec4 v0000019c93f8bc90_0, 0, 8;
    %load/vec4 v0000019c93f8f500_0;
    %store/vec4 v0000019c93f8f000_0, 0, 1;
    %load/vec4 v0000019c93f8ef60_0;
    %store/vec4 v0000019c93f8ba10_0, 0, 8;
    %load/vec4 v0000019c93f8fbe0_0;
    %store/vec4 v0000019c93f900e0_0, 0, 8;
    %load/vec4 v0000019c93f8f500_0;
    %store/vec4 v0000019c93f8ffa0_0, 0, 1;
    %load/vec4 v0000019c93f8ef60_0;
    %store/vec4 v0000019c93f8f460_0, 0, 8;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0000019c93f1a580;
T_98 ;
    %delay 5000, 0;
    %load/vec4 v0000019c93f8e6a0_0;
    %nor/r;
    %store/vec4 v0000019c93f8e6a0_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0000019c93f1a580;
T_99 ;
    %vpi_call/w 3 124 "$dumpfile", "pyramid.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019c93f1a580 {0 0 0};
    %vpi_call/w 3 126 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8c6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8ea60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c93f8e6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c93f8c6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8c6c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019c93f8ea60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019c93f8ea60_0, 0, 1;
    %delay 4000000000, 0;
    %vpi_call/w 3 143 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_99;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_pyramid_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/gaussian_pyramid.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
