
# TCL File Generated by Component Editor 22.1
# Mon Apr 17 12:36:59 BST 2023
# DO NOT MODIFY


# 
# pps_load_tod "pps_load_tod" v1.0
# Markos Papadonikolakis 2023.04.17.12:36:59
# It loads the SecondsH & SecondsL information of the ToD Master to a ToD Slave on the rising edge of 1PPS, adjusted for the next seconds and the ToD period clock cycle.
# 

# 
# request TCL package from ACDS 22.1
# 
package require -exact qsys 22.1


# 
# module pps_load_tod
# 
set_module_property DESCRIPTION "It loads the SecondsH & SecondsL information of the ToD Master to a ToD Slave on the rising edge of 1PPS, adjusted for the next seconds and the ToD period clock cycle."
set_module_property NAME pps_load_tod
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Markos Papadonikolakis"
set_module_property DISPLAY_NAME pps_load_tod
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pps_load_tod
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file pps_load_tod.v VERILOG PATH pps_load_tod.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point period_clock
# 
add_interface period_clock clock end
set_interface_property period_clock ENABLED true
set_interface_property period_clock EXPORT_OF ""
set_interface_property period_clock PORT_NAME_MAP ""
set_interface_property period_clock CMSIS_SVD_VARIABLES ""
set_interface_property period_clock SVD_ADDRESS_GROUP ""
set_interface_property period_clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port period_clock period_clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock period_clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""
set_interface_property reset IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset reset reset Input 1


# 
# connection point csr_clock
# 
add_interface csr_clock clock end
set_interface_property csr_clock ENABLED true
set_interface_property csr_clock EXPORT_OF ""
set_interface_property csr_clock PORT_NAME_MAP ""
set_interface_property csr_clock CMSIS_SVD_VARIABLES ""
set_interface_property csr_clock SVD_ADDRESS_GROUP ""
set_interface_property csr_clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port csr_clock csr_clock clk Input 1


# 
# connection point csr_reset
# 
add_interface csr_reset reset end
set_interface_property csr_reset associatedClock period_clock
set_interface_property csr_reset synchronousEdges DEASSERT
set_interface_property csr_reset ENABLED true
set_interface_property csr_reset EXPORT_OF ""
set_interface_property csr_reset PORT_NAME_MAP ""
set_interface_property csr_reset CMSIS_SVD_VARIABLES ""
set_interface_property csr_reset SVD_ADDRESS_GROUP ""
set_interface_property csr_reset IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port csr_reset csr_reset reset Input 1


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressGroup 0
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock csr_clock
set_interface_property csr associatedReset csr_reset
set_interface_property csr bitsPerSymbol 8
set_interface_property csr bridgedAddressOffset ""
set_interface_property csr bridgesToMaster ""
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr minimumResponseLatency 1
set_interface_property csr readLatency 1
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr transparentBridge false
set_interface_property csr waitrequestAllowance 0
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""
set_interface_property csr IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port csr csr_readdata readdata Output 32
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_read read Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_waitrequest waitrequest Output 1
add_interface_port csr csr_address address Input 6
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pps_interface
# 
add_interface pps_interface conduit end
set_interface_property pps_interface associatedClock period_clock
set_interface_property pps_interface associatedReset reset
set_interface_property pps_interface ENABLED true
set_interface_property pps_interface EXPORT_OF ""
set_interface_property pps_interface PORT_NAME_MAP ""
set_interface_property pps_interface CMSIS_SVD_VARIABLES ""
set_interface_property pps_interface SVD_ADDRESS_GROUP ""
set_interface_property pps_interface IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port pps_interface pps_pulse_per_second pulse_per_second Input 1


# 
# connection point time_of_day_96b
# 
add_interface time_of_day_96b conduit end
set_interface_property time_of_day_96b associatedClock ""
set_interface_property time_of_day_96b associatedReset ""
set_interface_property time_of_day_96b ENABLED true
set_interface_property time_of_day_96b EXPORT_OF ""
set_interface_property time_of_day_96b PORT_NAME_MAP ""
set_interface_property time_of_day_96b CMSIS_SVD_VARIABLES ""
set_interface_property time_of_day_96b SVD_ADDRESS_GROUP ""
set_interface_property time_of_day_96b IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port time_of_day_96b time_of_day_96b data Input 96


# 
# connection point time_of_data_96b_load
# 
add_interface time_of_data_96b_load conduit end
set_interface_property time_of_data_96b_load associatedClock ""
set_interface_property time_of_data_96b_load associatedReset ""
set_interface_property time_of_data_96b_load ENABLED true
set_interface_property time_of_data_96b_load EXPORT_OF ""
set_interface_property time_of_data_96b_load PORT_NAME_MAP ""
set_interface_property time_of_data_96b_load CMSIS_SVD_VARIABLES ""
set_interface_property time_of_data_96b_load SVD_ADDRESS_GROUP ""
set_interface_property time_of_data_96b_load IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port time_of_data_96b_load time_of_data_96b_load_data data Output 96
add_interface_port time_of_data_96b_load time_of_data_96b_load_valid valid Output 1


# 
# connection point pps_irq
# 
add_interface pps_irq interrupt end
set_interface_property pps_irq associatedAddressablePoint csr
set_interface_property pps_irq associatedClock csr_clock
set_interface_property pps_irq associatedReset csr_clock_reset
set_interface_property pps_irq bridgedReceiverOffset ""
set_interface_property pps_irq bridgesToReceiver ""
set_interface_property pps_irq ENABLED true
set_interface_property pps_irq EXPORT_OF ""
set_interface_property pps_irq PORT_NAME_MAP ""
set_interface_property pps_irq CMSIS_SVD_VARIABLES ""
set_interface_property pps_irq SVD_ADDRESS_GROUP ""
set_interface_property pps_irq IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port pps_irq pps_irq irq Output 1
# | 
# +-----------------------------------
