--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 09 20:59:54 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Key_Board
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets Clk_c]
            2018 items scored, 1611 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.474ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             R_cache_i0_i11  (from Clk_c +)
   Destination:    FD1P3AX    D              key_get_i0_i1  (to Clk_c +)

   Delay:                  13.314ns  (29.3% logic, 70.7% route), 8 logic levels.

 Constraint Details:

     13.314ns data_path R_cache_i0_i11 to key_get_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.474ns

 Path Details: R_cache_i0_i11 to key_get_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              R_cache_i0_i11 (from Clk_c)
Route         8   e 1.598                                  R_cache[11]
LUT4        ---     0.493              C to Z              i1_2_lut_rep_9_3_lut
Route         3   e 1.258                                  n2055
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_2
Route         2   e 1.141                                  n1872
LUT4        ---     0.493              D to Z              i2_4_lut_adj_5
Route         3   e 1.258                                  n1712
LUT4        ---     0.493              A to Z              i2_2_lut_3_lut
Route         2   e 1.141                                  n913
LUT4        ---     0.493              A to Z              i745_4_lut
Route         1   e 0.941                                  n1081
LUT4        ---     0.493              B to Z              i1582_4_lut
Route         2   e 1.141                                  n1931
LUT4        ---     0.493              A to Z              i2_4_lut_adj_15
Route         1   e 0.941                                  key_get_4__N_81[1]
                  --------
                   13.314  (29.3% logic, 70.7% route), 8 logic levels.


Error:  The following path violates requirements by 8.474ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             R_cache_i0_i11  (from Clk_c +)
   Destination:    FD1P3AX    D              key_get_i0_i3  (to Clk_c +)

   Delay:                  13.314ns  (29.3% logic, 70.7% route), 8 logic levels.

 Constraint Details:

     13.314ns data_path R_cache_i0_i11 to key_get_i0_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.474ns

 Path Details: R_cache_i0_i11 to key_get_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              R_cache_i0_i11 (from Clk_c)
Route         8   e 1.598                                  R_cache[11]
LUT4        ---     0.493              C to Z              i1_2_lut_rep_9_3_lut
Route         3   e 1.258                                  n2055
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_2
Route         2   e 1.141                                  n1872
LUT4        ---     0.493              D to Z              i2_4_lut_adj_5
Route         3   e 1.258                                  n1712
LUT4        ---     0.493              A to Z              i2_2_lut_3_lut
Route         2   e 1.141                                  n913
LUT4        ---     0.493              A to Z              i745_4_lut
Route         1   e 0.941                                  n1081
LUT4        ---     0.493              B to Z              i1582_4_lut
Route         2   e 1.141                                  n1931
LUT4        ---     0.493              C to Z              i2_4_lut_adj_7
Route         1   e 0.941                                  key_get_4__N_81[3]
                  --------
                   13.314  (29.3% logic, 70.7% route), 8 logic levels.


Error:  The following path violates requirements by 8.357ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             R_cache_i0_i11  (from Clk_c +)
   Destination:    FD1P3AX    D              key_get_i0_i1  (to Clk_c +)

   Delay:                  13.197ns  (29.5% logic, 70.5% route), 8 logic levels.

 Constraint Details:

     13.197ns data_path R_cache_i0_i11 to key_get_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.357ns

 Path Details: R_cache_i0_i11 to key_get_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              R_cache_i0_i11 (from Clk_c)
Route         8   e 1.598                                  R_cache[11]
LUT4        ---     0.493              C to Z              i1_2_lut_rep_9_3_lut
Route         3   e 1.258                                  n2055
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_18
Route         2   e 1.141                                  n1817
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut_adj_29
Route         2   e 1.141                                  n1883
LUT4        ---     0.493              B to Z              i2_3_lut_adj_21
Route         2   e 1.141                                  n907
LUT4        ---     0.493              B to Z              i821_4_lut
Route         1   e 0.941                                  n1157
LUT4        ---     0.493              A to Z              i1_4_lut
Route         2   e 1.141                                  n1884
LUT4        ---     0.493              C to Z              i2_4_lut_adj_15
Route         1   e 0.941                                  key_get_4__N_81[1]
                  --------
                   13.197  (29.5% logic, 70.5% route), 8 logic levels.

Warning: 13.474 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clk_c]                   |     5.000 ns|    13.474 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n2052                                   |       4|     720|     44.69%
                                        |        |        |
n934                                    |      20|     500|     31.04%
                                        |        |        |
n472                                    |       2|     360|     22.35%
                                        |        |        |
n36                                     |       1|     288|     17.88%
                                        |        |        |
n1951                                   |       1|     288|     17.88%
                                        |        |        |
Clk_c_enable_23                         |       5|     280|     17.38%
                                        |        |        |
n526                                    |       5|     180|     11.17%
                                        |        |        |
key_get_temp_4__N_87                    |       8|     165|     10.24%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1611  Score: 5473370

Constraints cover  2018 paths, 205 nets, and 538 connections (90.9% coverage)


Peak memory: 85024768 bytes, TRCE: 1130496 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
