$comment
	File created using the following command:
		vcd file lab5Practice.msim.vcd -direction
$end
$date
	Thu Mar 10 17:33:02 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module demo_display_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_CLOCK_50 $end
$var wire 1 : ww_KEY [3] $end
$var wire 1 ; ww_KEY [2] $end
$var wire 1 < ww_KEY [1] $end
$var wire 1 = ww_KEY [0] $end
$var wire 1 > ww_LEDR [9] $end
$var wire 1 ? ww_LEDR [8] $end
$var wire 1 @ ww_LEDR [7] $end
$var wire 1 A ww_LEDR [6] $end
$var wire 1 B ww_LEDR [5] $end
$var wire 1 C ww_LEDR [4] $end
$var wire 1 D ww_LEDR [3] $end
$var wire 1 E ww_LEDR [2] $end
$var wire 1 F ww_LEDR [1] $end
$var wire 1 G ww_LEDR [0] $end
$var wire 1 H \KEY[1]~input_o\ $end
$var wire 1 I \KEY[2]~input_o\ $end
$var wire 1 J \KEY[3]~input_o\ $end
$var wire 1 K \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 L \CLOCK_50~input_o\ $end
$var wire 1 M \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 N \KEY[0]~input_o\ $end
$var wire 1 O \shiftReg|regval[0]~_wirecell_combout\ $end
$var wire 1 P \shiftReg|regval[1]~feeder_combout\ $end
$var wire 1 Q \shiftReg|regval[2]~feeder_combout\ $end
$var wire 1 R \shiftReg|regval[3]~feeder_combout\ $end
$var wire 1 S \shiftReg|regval[4]~feeder_combout\ $end
$var wire 1 T \shiftReg|regval[5]~feeder_combout\ $end
$var wire 1 U \shiftReg|regval[6]~feeder_combout\ $end
$var wire 1 V \shiftReg|regval[7]~feeder_combout\ $end
$var wire 1 W \shiftReg|regval[8]~feeder_combout\ $end
$var wire 1 X \shiftReg|regval[9]~feeder_combout\ $end
$var wire 1 Y \fourCnt|tempCount~3_combout\ $end
$var wire 1 Z \fourCnt|tempCount[3]~DUPLICATE_q\ $end
$var wire 1 [ \fourCnt|tempCount[0]~DUPLICATE_q\ $end
$var wire 1 \ \clk_10~combout\ $end
$var wire 1 ] \resetCount~q\ $end
$var wire 1 ^ \fourCnt|tempCount~0_combout\ $end
$var wire 1 _ \fourCnt|tempCount~1_combout\ $end
$var wire 1 ` \fourCnt|tempCount[1]~DUPLICATE_q\ $end
$var wire 1 a \fourCnt|tempCount~2_combout\ $end
$var wire 1 b \fourCnt|tempCount[2]~DUPLICATE_q\ $end
$var wire 1 c \s0~0_combout\ $end
$var wire 1 d \s0~q\ $end
$var wire 1 e \shiftReg|regval[8]~DUPLICATE_q\ $end
$var wire 1 f \shiftReg|regval[7]~DUPLICATE_q\ $end
$var wire 1 g \shiftReg|regval[2]~DUPLICATE_q\ $end
$var wire 1 h \shiftReg|regval[1]~DUPLICATE_q\ $end
$var wire 1 i \shiftReg|Mux9~0_combout\ $end
$var wire 1 j \shiftReg|regval[0]~DUPLICATE_q\ $end
$var wire 1 k \shiftReg|regval\ [9] $end
$var wire 1 l \shiftReg|regval\ [8] $end
$var wire 1 m \shiftReg|regval\ [7] $end
$var wire 1 n \shiftReg|regval\ [6] $end
$var wire 1 o \shiftReg|regval\ [5] $end
$var wire 1 p \shiftReg|regval\ [4] $end
$var wire 1 q \shiftReg|regval\ [3] $end
$var wire 1 r \shiftReg|regval\ [2] $end
$var wire 1 s \shiftReg|regval\ [1] $end
$var wire 1 t \shiftReg|regval\ [0] $end
$var wire 1 u \fourCnt|tempCount\ [3] $end
$var wire 1 v \fourCnt|tempCount\ [2] $end
$var wire 1 w \fourCnt|tempCount\ [1] $end
$var wire 1 x \fourCnt|tempCount\ [0] $end
$var wire 1 y \fourCnt|ALT_INV_tempCount[3]~DUPLICATE_q\ $end
$var wire 1 z \fourCnt|ALT_INV_tempCount[2]~DUPLICATE_q\ $end
$var wire 1 { \fourCnt|ALT_INV_tempCount[1]~DUPLICATE_q\ $end
$var wire 1 | \fourCnt|ALT_INV_tempCount[0]~DUPLICATE_q\ $end
$var wire 1 } \shiftReg|ALT_INV_regval[0]~DUPLICATE_q\ $end
$var wire 1 ~ \shiftReg|ALT_INV_regval[8]~DUPLICATE_q\ $end
$var wire 1 !! \shiftReg|ALT_INV_regval[7]~DUPLICATE_q\ $end
$var wire 1 "! \shiftReg|ALT_INV_regval[2]~DUPLICATE_q\ $end
$var wire 1 #! \shiftReg|ALT_INV_regval[1]~DUPLICATE_q\ $end
$var wire 1 $! \shiftReg|ALT_INV_regval[0]~_wirecell_combout\ $end
$var wire 1 %! \ALT_INV_resetCount~q\ $end
$var wire 1 &! \fourCnt|ALT_INV_tempCount\ [3] $end
$var wire 1 '! \fourCnt|ALT_INV_tempCount\ [2] $end
$var wire 1 (! \fourCnt|ALT_INV_tempCount\ [1] $end
$var wire 1 )! \fourCnt|ALT_INV_tempCount\ [0] $end
$var wire 1 *! \ALT_INV_s0~q\ $end
$var wire 1 +! \shiftReg|ALT_INV_regval\ [9] $end
$var wire 1 ,! \shiftReg|ALT_INV_regval\ [8] $end
$var wire 1 -! \shiftReg|ALT_INV_regval\ [7] $end
$var wire 1 .! \shiftReg|ALT_INV_regval\ [6] $end
$var wire 1 /! \shiftReg|ALT_INV_regval\ [5] $end
$var wire 1 0! \shiftReg|ALT_INV_regval\ [4] $end
$var wire 1 1! \shiftReg|ALT_INV_regval\ [3] $end
$var wire 1 2! \shiftReg|ALT_INV_regval\ [2] $end
$var wire 1 3! \shiftReg|ALT_INV_regval\ [1] $end
$var wire 1 4! \shiftReg|ALT_INV_regval\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
00
11
x2
13
14
15
16
17
18
09
0H
0I
0J
xK
0L
0M
1N
1O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
0$!
1%!
1*!
0"
0#
0$
1%
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1&!
1'!
1(!
1)!
1+!
x,!
x-!
1.!
1/!
10!
11!
x2!
x3!
14!
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
$end
#25000
1!
19
1L
1M
1t
1]
1h
1j
1s
0}
0#!
0%!
04!
0O
1^
1Q
1$!
1F
0G
0P
1.
0/
#50000
0!
09
0L
0M
#75000
1!
19
1L
1M
1[
1x
1g
0h
0s
1r
1#!
0"!
0)!
0|
0^
1_
1R
0Q
1E
0F
0.
1-
#100000
0!
09
0L
0M
#125000
1!
19
1L
1M
1w
0[
0x
1`
1q
0g
0r
1"!
01!
0{
1)!
1|
0(!
1^
1S
0R
0E
1D
0-
1,
#150000
0!
09
0L
0M
#175000
1!
19
1L
1M
1[
1x
1p
0q
11!
00!
0)!
0|
1a
0^
0_
1T
0S
0D
1C
0,
1+
#200000
0!
09
0L
0M
#225000
1!
19
1L
1M
1v
0w
0[
0x
0`
1b
1o
0p
10!
0/!
0z
1{
1)!
1|
1(!
0'!
1^
1U
0T
0C
1B
0+
1*
#250000
0!
09
0L
0M
#275000
1!
19
1L
1M
1[
1x
1n
0o
1/!
0.!
0)!
0|
0^
1_
1V
0U
0B
1A
0*
1)
#300000
0!
09
0L
0M
#325000
1!
19
1L
1M
1w
0[
0x
1`
1f
0n
1m
1.!
0!!
0{
1)!
1|
0(!
1^
1W
0V
1@
0A
0)
1(
#350000
0!
09
0L
0M
#375000
1!
19
1L
1M
1[
1x
1e
0f
0m
1l
1!!
0~
0)!
0|
0a
1Y
0^
0_
1X
0W
1?
0@
0(
1'
#400000
0!
09
0L
0M
#425000
1!
19
1L
1M
1u
0v
1Z
0w
0[
0x
0`
0b
1k
0e
0l
1~
0+!
1z
1{
1)!
1|
1(!
0y
1'!
0&!
1^
0i
0X
0?
1>
0'
1&
#450000
0!
09
0L
0M
#475000
1!
19
1L
1M
0t
1[
1x
0k
0j
1}
1+!
0)!
0|
14!
1O
0\
1c
0^
1_
1i
0$!
0>
1G
1P
0&
1/
#500000
0!
09
0L
0M
#525000
1!
19
1L
1M
1t
1w
0[
0]
0x
1`
1d
1h
1j
1s
0}
0#!
0*!
0{
1)!
1%!
1|
0(!
04!
0O
1\
0_
0Y
1Q
0i
1$!
1F
0G
0P
1.
0/
#550000
0!
09
0L
0M
#575000
1!
19
1L
1M
0t
0u
0Z
0w
1]
0`
0h
0j
0s
1}
1#!
1{
0%!
1(!
1y
1&!
14!
1O
1^
0Q
1i
0$!
0F
1G
1P
0.
1/
#600000
0!
09
0L
0M
#625000
1!
19
1L
1M
1t
1[
1x
1k
1j
0}
0+!
0)!
0|
04!
0O
0^
1_
1$!
1>
0G
0P
1&
0/
#650000
0!
09
0L
0M
#675000
1!
19
1L
1M
1w
0[
0x
1`
0k
1e
1l
0~
1+!
0{
1)!
1|
0(!
1^
1X
1?
0>
1'
0&
#700000
0!
09
0L
0M
#725000
1!
19
1L
1M
1[
1x
0e
1f
1m
0l
0!!
1~
0)!
0|
1a
0^
0_
0X
1W
0?
1@
1(
0'
#750000
0!
09
0L
0M
#775000
1!
19
1L
1M
1v
0w
0[
0x
0`
1b
0f
1n
0m
0.!
1!!
0z
1{
1)!
1|
1(!
0'!
1^
0W
1V
0@
1A
1)
0(
#800000
0!
09
0L
0M
#825000
1!
19
1L
1M
1[
1x
0n
1o
0/!
1.!
0)!
0|
0^
1_
0V
1U
1B
0A
1*
0)
#850000
0!
09
0L
0M
#875000
1!
19
1L
1M
1w
0[
0x
1`
0o
1p
00!
1/!
0{
1)!
1|
0(!
1^
0U
1T
1C
0B
1+
0*
#900000
0!
09
0L
0M
#925000
1!
19
1L
1M
1[
1x
0p
1q
01!
10!
0)!
0|
0a
1Y
0^
0_
0T
1S
1D
0C
1,
0+
#950000
0!
09
0L
0M
#975000
1!
19
1L
1M
1u
0v
1Z
0w
0[
0x
0`
0b
0q
1g
1r
0"!
11!
1z
1{
1)!
1|
1(!
0y
1'!
0&!
1^
0S
1R
1E
0D
1-
0,
#1000000
