# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -i -t ps source_work.tb_custom_master_slave 
# Start time: 17:27:14 on Dec 12,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "custom_master_slave(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mcu2(fast)".
# Loading sv_std.std
# Loading work.tb_custom_master_slave(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.on_chip_sram_wrapper(wrapper)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.simple_scale_mem(scaleable_memory)#1
add wave -position end  sim:/tb_custom_master_slave/tb_clk
add wave -position end  sim:/tb_custom_master_slave/tb_n_rst
add wave -position end  sim:/tb_custom_master_slave/DUT/fft_start
add wave -position end  sim:/tb_custom_master_slave/tb_slave_address
add wave -position end  sim:/tb_custom_master_slave/tb_slave_write
add wave -position end  sim:/tb_custom_master_slave/tb_slave_read
add wave -position end  sim:/tb_custom_master_slave/tb_slave_writedata
add wave -position end  sim:/tb_custom_master_slave/tb_slave_chipselect
add wave -position end  sim:/tb_custom_master_slave/f_address
add wave -position end  sim:/tb_custom_master_slave/f_rden
add wave -position end  sim:/tb_custom_master_slave/f_data
add wave -position 9  sim:/tb_custom_master_slave/f_wren
add wave -position end  sim:/tb_custom_master_slave/f_q
add wave -position end  sim:/tb_custom_master_slave/tb_master_address
add wave -position end  sim:/tb_custom_master_slave/tb_master_writedata
add wave -position end  sim:/tb_custom_master_slave/tb_master_read
add wave -position 12  sim:/tb_custom_master_slave/tb_master_write
add wave -position end  sim:/tb_custom_master_slave/tb_master_waitrequest
add wave -position 14  sim:/tb_custom_master_slave/tb_master_readdata
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_custom_master_slave/sram/MEM
# ** Info: Dumping Avalon Input
#    Time: 41030 ns  Scope: tb_custom_master_slave File: source/tb_custom_master_slave.sv Line: 199
# ** Info: Dumping FFT processed Data
#    Time: 960050 ns  Scope: tb_custom_master_slave File: source/tb_custom_master_slave.sv Line: 245
add wave -position end  sim:/tb_custom_master_slave/DUT/fft_done
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_custom_master_slave(fast)
run 1 ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_custom_master_slave/sram/MEM
# ** Info: Dumping Avalon Input
#    Time: 41030 ns  Scope: tb_custom_master_slave File: source/tb_custom_master_slave.sv Line: 199
# ** Info: Dumping FFT processed Data
#    Time: 960050 ns  Scope: tb_custom_master_slave File: source/tb_custom_master_slave.sv Line: 245
