Welcome to Xilinx CORE Generator.
Help system initialized.
Opening project file
/home/mcattin/projects/ddr3_ctrl_core/hdl/pfc/ip_cores/ipcore_dir/coregen.cgp.
Project, 'coregen', initialised from file
'/home/mcattin/projects/ddr3_ctrl_core/hdl/pfc/ip_cores/ipcore_dir/coregen.cgp'.
Closed project file.
Wrote file for project 'coregen'.
Wrote file for project 'coregen'.
Customize and GenerateCustomizing IP...
Cancelled Customization.
Customize and GenerateCustomizing IP...
Finished Customizing.
Generating metadata file...
Finished generating metadata file.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/ddr_controller_bank3_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching readme viewer...
Launched readme viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Closed project file.
