

================================================================
== Vitis HLS Report for 'Pooling2dMax_float_1_0_1036831949u_s'
================================================================
* Date:           Tue Jul  2 15:30:39 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      417|      417|  4.170 us|  4.170 us|  417|  417|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3  |      415|      415|        17|          1|          1|   400|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.60>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 21 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 22 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%g = alloca i32 1"   --->   Operation 23 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ch = alloca i32 1"   --->   Operation 25 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln96 = store i9 0, i9 %indvar_flatten72" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 27 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln96 = store i5 0, i5 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 28 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln96 = store i6 0, i6 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 29 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln96 = store i3 0, i3 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 30 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 0, i4 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 31 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln96 = store i3 0, i3 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 32 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 0, i4 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 33 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln96 = br void" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 34 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ch_2 = load i5 %ch"   --->   Operation 35 'load' 'ch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i9 %indvar_flatten72" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 36 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i5 %ch_2"   --->   Operation 37 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.66ns)   --->   "%icmp_ln96 = icmp_eq  i9 %indvar_flatten72_load, i9 400" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 38 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln96_2 = add i9 %indvar_flatten72_load, i9 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 39 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %._crit_edge15, void %._crit_edge20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 40 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln96 = add i5 %ch_2, i5 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 42 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.42ns)   --->   "%icmp_ln97 = icmp_eq  i6 %indvar_flatten_load, i6 25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 43 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_93 = trunc i5 %add_ln96" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 44 'trunc' 'empty_93' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.21ns)   --->   "%select_ln97_18 = select i1 %icmp_ln97, i5 %add_ln96, i5 %ch_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 45 'select' 'select_ln97_18' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %select_ln97_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 46 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (1.05ns) (grouped into DSP with root node empty_94)   --->   "%mul_ln97 = mul i11 %zext_ln97, i11 100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 47 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln97_3 = add i6 %indvar_flatten_load, i6 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 48 'add' 'add_ln97_3' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.18ns)   --->   "%select_ln97_26 = select i1 %icmp_ln97, i6 1, i6 %add_ln97_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 49 'select' 'select_ln97_26' <Predicate = (!icmp_ln96)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln96 = store i9 %add_ln96_2, i9 %indvar_flatten72" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 50 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln97 = store i5 %select_ln97_18, i5 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 51 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln97 = store i6 %select_ln97_26, i6 %indvar_flatten" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 52 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%g_2 = load i3 %g"   --->   Operation 53 'load' 'g_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ch_cast_cast5 = zext i4 %empty"   --->   Operation 54 'zext' 'ch_cast_cast5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty, i2 0"   --->   Operation 55 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %tmp_5"   --->   Operation 56 'zext' 'p_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%g_cast = zext i3 %g_2"   --->   Operation 57 'zext' 'g_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%tmp = add i5 %ch_cast_cast5, i5 %g_cast"   --->   Operation 58 'add' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp"   --->   Operation 59 'zext' 'tmp_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.82ns)   --->   "%empty_90 = add i7 %tmp_cast, i7 %p_cast"   --->   Operation 60 'add' 'empty_90' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 61 'load' 'k_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.98ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i3 0, i3 %g_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 62 'select' 'select_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln97_16 = select i1 %icmp_ln97, i4 %empty_93, i4 %empty" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 63 'select' 'select_ln97_16' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln97_16_cast = zext i4 %select_ln97_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 64 'zext' 'select_ln97_16_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_93, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 65 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i6 %p_mid" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 66 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln96 & icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln97_17 = select i1 %icmp_ln97, i6 %p_mid, i6 %tmp_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 67 'select' 'select_ln97_17' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln97_3 = zext i6 %select_ln97_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 68 'zext' 'zext_ln97_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node empty_94)   --->   "%mul_ln97 = mul i11 %zext_ln97, i11 100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 69 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_cast_mid136 = zext i4 %empty_93" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 70 'zext' 'tmp_cast_mid136' <Predicate = (!icmp_ln96 & icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%p_mid138 = add i7 %tmp_cast_mid136, i7 %p_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96]   --->   Operation 71 'add' 'p_mid138' <Predicate = (!icmp_ln96 & icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_2)   --->   "%select_ln97_19 = select i1 %icmp_ln97, i7 %p_mid138, i7 %empty_90" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 72 'select' 'select_ln97_19' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln97)   --->   "%xor_ln97 = xor i1 %icmp_ln97, i1 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 73 'xor' 'xor_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.13ns)   --->   "%icmp_ln98 = icmp_eq  i3 %k_load, i3 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 74 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln97 = and i1 %icmp_ln98, i1 %xor_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 75 'and' 'and_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.65ns)   --->   "%add_ln97 = add i3 %select_ln97, i3 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 76 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%g_cast_mid1 = zext i3 %add_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 77 'zext' 'g_cast_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_mid1 = add i5 %select_ln97_16_cast, i5 %g_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 78 'add' 'tmp_mid1' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp_cast_mid1 = zext i5 %tmp_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 79 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.82ns) (out node of the LUT)   --->   "%p_mid1 = add i7 %tmp_cast_mid1, i7 %zext_ln97_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 80 'add' 'p_mid1' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln85_2 = select i1 %and_ln97, i7 %p_mid1, i7 %select_ln97_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 81 'select' 'select_ln85_2' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.98ns)   --->   "%select_ln97_24 = select i1 %and_ln97, i3 %add_ln97, i3 %select_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 82 'select' 'select_ln97_24' <Predicate = (!icmp_ln96)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln97 = store i3 %select_ln97_24, i3 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 83 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.65>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r"   --->   Operation 84 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 85 'load' 'c_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.02ns)   --->   "%select_ln97_15 = select i1 %icmp_ln97, i4 0, i4 %r_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 86 'select' 'select_ln97_15' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node empty_94)   --->   "%mul_ln97 = mul i11 %zext_ln97, i11 100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 87 'mul' 'mul_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln97_2 = add i4 %select_ln97_15, i4 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 88 'add' 'add_ln97_2' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln85 = or i1 %and_ln97, i1 %icmp_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 89 'or' 'or_ln85' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.98ns)   --->   "%select_ln85 = select i1 %or_ln85, i3 0, i3 %k_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 90 'select' 'select_ln85' <Predicate = (!icmp_ln96)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.02ns)   --->   "%select_ln85_1 = select i1 %or_ln85, i4 0, i4 %c_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 91 'select' 'select_ln85_1' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln85_2, i2 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 92 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.02ns)   --->   "%select_ln97_25 = select i1 %and_ln97, i4 %add_ln97_2, i4 %select_ln97_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 93 'select' 'select_ln97_25' <Predicate = (!icmp_ln96)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%c_cast = zext i4 %select_ln85_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 94 'zext' 'c_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_94 = add i11 %c_cast, i11 %mul_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 95 'add' 'empty_94' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i3 %select_ln85" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 96 'zext' 'zext_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.87ns)   --->   "%add_ln100 = add i7 %select_ln85_2, i7 %zext_ln100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 97 'add' 'add_ln100' <Predicate = (!icmp_ln96)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %add_ln100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 98 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln100_1 = add i9 %zext_ln100_1, i9 %p_mid2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 99 'add' 'add_ln100_1' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.65ns)   --->   "%add_ln98 = add i3 %select_ln85, i3 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 100 'add' 'add_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln98_2 = add i4 %select_ln85_1, i4 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 101 'add' 'add_ln98_2' <Predicate = (!icmp_ln96)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln97 = store i4 %select_ln97_25, i4 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 102 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln98 = store i3 %add_ln98, i3 %k" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 103 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln98 = store i4 %add_ln98_2, i4 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98]   --->   Operation 104 'store' 'store_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.85>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %r_2, i1 0"   --->   Operation 105 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %r_2, i3 0"   --->   Operation 106 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_91 = or i4 %r_2, i4 1"   --->   Operation 107 'or' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_91, i1 0"   --->   Operation 108 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_91, i3 0"   --->   Operation 109 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln97 & !and_ln97)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_3)   --->   "%select_ln97_20 = select i1 %icmp_ln97, i5 0, i5 %tmp_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 111 'select' 'select_ln97_20' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_4)   --->   "%select_ln97_21 = select i1 %icmp_ln97, i7 0, i7 %tmp_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 112 'select' 'select_ln97_21' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_5)   --->   "%select_ln97_22 = select i1 %icmp_ln97, i5 2, i5 %tmp_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 113 'select' 'select_ln97_22' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_6)   --->   "%select_ln97_23 = select i1 %icmp_ln97, i7 8, i7 %tmp_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 114 'select' 'select_ln97_23' <Predicate = (!icmp_ln96 & !and_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_3)   --->   "%p_mid3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln97_2, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 115 'bitconcatenate' 'p_mid3' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln85_3 = select i1 %and_ln97, i5 %p_mid3, i5 %select_ln97_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 116 'select' 'select_ln85_3' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%select_ln85_3_cast = zext i5 %select_ln85_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 117 'zext' 'select_ln85_3_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_4)   --->   "%p_mid4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln97_2, i3 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 118 'bitconcatenate' 'p_mid4' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln85_4 = select i1 %and_ln97, i7 %p_mid4, i7 %select_ln97_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 119 'select' 'select_ln85_4' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%select_ln85_4_cast = zext i7 %select_ln85_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 120 'zext' 'select_ln85_4_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_mid114 = or i4 %add_ln97_2, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 121 'or' 'p_mid114' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_5)   --->   "%p_mid5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_mid114, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 122 'bitconcatenate' 'p_mid5' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln85_5 = select i1 %and_ln97, i5 %p_mid5, i5 %select_ln97_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 123 'select' 'select_ln85_5' <Predicate = (!icmp_ln96)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%select_ln85_5_cast = zext i5 %select_ln85_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 124 'zext' 'select_ln85_5_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_6)   --->   "%p_mid6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %p_mid114, i3 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97]   --->   Operation 125 'bitconcatenate' 'p_mid6' <Predicate = (!icmp_ln96 & and_ln97)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln85_6 = select i1 %and_ln97, i7 %p_mid6, i7 %select_ln97_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 126 'select' 'select_ln85_6' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%select_ln85_6_cast = zext i7 %select_ln85_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 127 'zext' 'select_ln85_6_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_94 = add i11 %c_cast, i11 %mul_ln97" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 128 'add' 'empty_94' <Predicate = (!icmp_ln96)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_3 = add i11 %select_ln85_3_cast, i11 %empty_94" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 129 'add' 'add_ln106_3' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i11 %add_ln106_3, i11 %select_ln85_4_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 130 'add' 'add_ln106' <Predicate = (!icmp_ln96)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_4 = add i11 %select_ln85_5_cast, i11 %empty_94" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 131 'add' 'add_ln106_4' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln106_2 = add i11 %add_ln106_4, i11 %select_ln85_6_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 132 'add' 'add_ln106_2' <Predicate = (!icmp_ln96)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i11 %add_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 133 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i32 %in_data, i32 0, i32 %zext_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 134 'getelementptr' 'in_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%in_data_load = load i11 %in_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 135 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln106 = or i11 %add_ln106, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 136 'or' 'or_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln106_5 = zext i11 %or_ln106" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 137 'zext' 'zext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%in_data_addr_4 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 138 'getelementptr' 'in_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "%in_data_load_4 = load i11 %in_data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 139 'load' 'in_data_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln106_6 = zext i11 %add_ln106_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 140 'zext' 'zext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%in_data_addr_5 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 141 'getelementptr' 'in_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (3.25ns)   --->   "%in_data_load_5 = load i11 %in_data_addr_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 142 'load' 'in_data_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln106_2 = or i11 %add_ln106_2, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 143 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln106_7 = zext i11 %or_ln106_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 144 'zext' 'zext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%in_data_addr_6 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106]   --->   Operation 145 'getelementptr' 'in_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (3.25ns)   --->   "%in_data_load_6 = load i11 %in_data_addr_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 146 'load' 'in_data_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 147 [1/2] (3.25ns)   --->   "%in_data_load = load i11 %in_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 147 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%in_data_load_4 = load i11 %in_data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 148 'load' 'in_data_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%in_data_load_5 = load i11 %in_data_addr_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 149 'load' 'in_data_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 150 [1/2] (3.25ns)   --->   "%in_data_load_6 = load i11 %in_data_addr_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 150 'load' 'in_data_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 151 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_ogt  i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 151 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.40>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %in_data_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 152 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 153 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %bitcast_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 154 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.55ns)   --->   "%icmp_ln107 = icmp_ne  i8 %tmp_s, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 155 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (2.44ns)   --->   "%icmp_ln107_14 = icmp_eq  i23 %trunc_ln107, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 156 'icmp' 'icmp_ln107_14' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %icmp_ln107_14, i1 %icmp_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 157 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_ogt  i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 158 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%and_ln107 = and i1 %or_ln107, i1 %tmp_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 159 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %and_ln107, i32 %in_data_load, i32 -255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 160 'select' 'select_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 161 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 161 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln107_7 = bitcast i32 %select_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 162 'bitcast' 'bitcast_ln107_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_7, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 163 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln107_7 = trunc i32 %bitcast_ln107_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 164 'trunc' 'trunc_ln107_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln107_8 = bitcast i32 %in_data_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 165 'bitcast' 'bitcast_ln107_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_8, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 166 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln107_8 = trunc i32 %bitcast_ln107_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 167 'trunc' 'trunc_ln107_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln107_15 = icmp_ne  i8 %tmp_13, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 168 'icmp' 'icmp_ln107_15' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln107_16 = icmp_eq  i23 %trunc_ln107_7, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 169 'icmp' 'icmp_ln107_16' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%or_ln107_7 = or i1 %icmp_ln107_16, i1 %icmp_ln107_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 170 'or' 'or_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln107_17 = icmp_ne  i8 %tmp_14, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 171 'icmp' 'icmp_ln107_17' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (2.44ns)   --->   "%icmp_ln107_18 = icmp_eq  i23 %trunc_ln107_8, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 172 'icmp' 'icmp_ln107_18' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%or_ln107_8 = or i1 %icmp_ln107_18, i1 %icmp_ln107_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 173 'or' 'or_ln107_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%and_ln107_7 = and i1 %or_ln107_7, i1 %or_ln107_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 174 'and' 'and_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 175 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_8 = and i1 %and_ln107_7, i1 %tmp_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 176 'and' 'and_ln107_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_4 = select i1 %and_ln107_8, i32 %in_data_load_4, i32 %select_ln107" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 177 'select' 'select_ln107_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 178 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_olt  i32 %select_ln107_4, i32 %in_data_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 178 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln107_9 = bitcast i32 %select_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 179 'bitcast' 'bitcast_ln107_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_9, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 180 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln107_9 = trunc i32 %bitcast_ln107_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 181 'trunc' 'trunc_ln107_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln107_10 = bitcast i32 %in_data_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 182 'bitcast' 'bitcast_ln107_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_10, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 183 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln107_10 = trunc i32 %bitcast_ln107_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 184 'trunc' 'trunc_ln107_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.55ns)   --->   "%icmp_ln107_19 = icmp_ne  i8 %tmp_16, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 185 'icmp' 'icmp_ln107_19' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (2.44ns)   --->   "%icmp_ln107_20 = icmp_eq  i23 %trunc_ln107_9, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 186 'icmp' 'icmp_ln107_20' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%or_ln107_9 = or i1 %icmp_ln107_20, i1 %icmp_ln107_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 187 'or' 'or_ln107_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (1.55ns)   --->   "%icmp_ln107_21 = icmp_ne  i8 %tmp_17, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 188 'icmp' 'icmp_ln107_21' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (2.44ns)   --->   "%icmp_ln107_22 = icmp_eq  i23 %trunc_ln107_10, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 189 'icmp' 'icmp_ln107_22' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%or_ln107_10 = or i1 %icmp_ln107_22, i1 %icmp_ln107_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 190 'or' 'or_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%and_ln107_9 = and i1 %or_ln107_9, i1 %or_ln107_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 191 'and' 'and_ln107_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_olt  i32 %select_ln107_4, i32 %in_data_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 192 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_10 = and i1 %and_ln107_9, i1 %tmp_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 193 'and' 'and_ln107_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_5 = select i1 %and_ln107_10, i32 %in_data_load_5, i32 %select_ln107_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 194 'select' 'select_ln107_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.43>
ST_13 : Operation 195 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_olt  i32 %select_ln107_5, i32 %in_data_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 195 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.10>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln107_11 = bitcast i32 %select_ln107_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 196 'bitcast' 'bitcast_ln107_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_11, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 197 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln107_11 = trunc i32 %bitcast_ln107_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 198 'trunc' 'trunc_ln107_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln107_12 = bitcast i32 %in_data_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 199 'bitcast' 'bitcast_ln107_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_12, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 200 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln107_12 = trunc i32 %bitcast_ln107_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 201 'trunc' 'trunc_ln107_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.55ns)   --->   "%icmp_ln107_23 = icmp_ne  i8 %tmp_19, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 202 'icmp' 'icmp_ln107_23' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (2.44ns)   --->   "%icmp_ln107_24 = icmp_eq  i23 %trunc_ln107_11, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 203 'icmp' 'icmp_ln107_24' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_12)   --->   "%or_ln107_11 = or i1 %icmp_ln107_24, i1 %icmp_ln107_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 204 'or' 'or_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln107_25 = icmp_ne  i8 %tmp_20, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 205 'icmp' 'icmp_ln107_25' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln107_26 = icmp_eq  i23 %trunc_ln107_12, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 206 'icmp' 'icmp_ln107_26' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_12)   --->   "%or_ln107_12 = or i1 %icmp_ln107_26, i1 %icmp_ln107_25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 207 'or' 'or_ln107_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_12)   --->   "%and_ln107_11 = and i1 %or_ln107_11, i1 %or_ln107_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 208 'and' 'and_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_olt  i32 %select_ln107_5, i32 %in_data_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 209 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_12 = and i1 %and_ln107_11, i1 %tmp_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 210 'and' 'and_ln107_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln107_6 = select i1 %and_ln107_12, i32 %in_data_load_6, i32 %select_ln107_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107]   --->   Operation 211 'select' 'select_ln107_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 212 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_ole  i32 %select_ln107_6, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 212 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln113 = bitcast i32 %select_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 213 'bitcast' 'bitcast_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln113, i32 23, i32 30" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 214 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %bitcast_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 215 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp_ne  i8 %tmp_22, i8 255" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 216 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (2.44ns)   --->   "%icmp_ln113_2 = icmp_eq  i23 %trunc_ln113, i23 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 217 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%or_ln113 = or i1 %icmp_ln113_2, i1 %icmp_ln113" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 218 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_ole  i32 %select_ln107_6, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 219 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 220 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %and_ln113, i32 0, i32 %select_ln107_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 221 'select' 'select_ln113' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:130]   --->   Operation 232 'ret' 'ret_ln130' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 223 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_2_VITIS_LOOP_98_3_str"   --->   Operation 225 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 226 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85]   --->   Operation 227 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i9 %add_ln100_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 228 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%pZ = getelementptr i32 %out_data, i32 0, i32 %zext_ln100_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100]   --->   Operation 229 'getelementptr' 'pZ' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln113 = store i32 %select_ln113, i9 %pZ" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113]   --->   Operation 230 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 231 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.6ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'load' operation ('indvar_flatten_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) on local variable 'indvar_flatten' [43]  (0 ns)
	'add' operation ('add_ln97_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [195]  (1.83 ns)
	'select' operation ('select_ln97_26', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [196]  (1.19 ns)
	'store' operation ('store_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) of variable 'select_ln97_26', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97 on local variable 'indvar_flatten' [199]  (1.59 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	'load' operation ('g') on local variable 'g' [20]  (0 ns)
	'select' operation ('select_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [48]  (0.98 ns)
	'add' operation ('add_ln97', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [71]  (1.65 ns)
	'add' operation ('tmp_mid1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [78]  (1.74 ns)
	'add' operation ('p_mid1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97) [80]  (1.83 ns)
	'select' operation ('select_ln85_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) [81]  (0.993 ns)

 <State 3>: 5.65ns
The critical path consists of the following:
	'or' operation ('or_ln85', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) [74]  (0.978 ns)
	'select' operation ('select_ln85', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) [75]  (0.98 ns)
	'add' operation ('add_ln100', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100) [178]  (1.87 ns)
	'add' operation ('add_ln100_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100) [180]  (1.82 ns)

 <State 4>: 5.86ns
The critical path consists of the following:
	'add' operation of DSP[101] ('empty_94', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85) [101]  (2.1 ns)
	'add' operation ('add_ln106_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106) [102]  (0 ns)
	'add' operation ('add_ln106', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106) [103]  (3.76 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_data_addr', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106) [105]  (0 ns)
	'load' operation ('in_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) on array 'in_data' [106]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('in_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) on array 'in_data' [106]  (3.25 ns)

 <State 7>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [113]  (5.43 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [113]  (5.43 ns)
	'and' operation ('and_ln107', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [114]  (0 ns)
	'select' operation ('select_ln107', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [115]  (0.978 ns)

 <State 9>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [133]  (5.43 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [133]  (5.43 ns)
	'and' operation ('and_ln107_8', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [134]  (0.978 ns)
	'select' operation ('select_ln107_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [135]  (0.698 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [154]  (5.43 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [154]  (5.43 ns)
	'and' operation ('and_ln107_10', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [155]  (0.978 ns)
	'select' operation ('select_ln107_5', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [156]  (0.698 ns)

 <State 13>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [174]  (5.43 ns)

 <State 14>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [174]  (5.43 ns)
	'and' operation ('and_ln107_12', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [175]  (0.978 ns)
	'select' operation ('select_ln107_6', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:107) [176]  (0.698 ns)

 <State 15>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [189]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [189]  (5.43 ns)
	'and' operation ('and_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [190]  (0 ns)
	'select' operation ('select_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) [191]  (0.978 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('pZ', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100) [182]  (0 ns)
	'store' operation ('store_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113) of variable 'select_ln113', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113 on array 'out_data' [192]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
