I:     Connecting to "C:\Users\superstudent\Desktop\PCBD\!projekt_i_bibioteka\parallella_proj\parallella.prj" ...
I:     Selecting snapshot "parallella_Layout_Temp" and block "parallella" ...
I:     Looking for net "VADC_N" ...
I:     Using Model directories:
I:     	C:\MentorGraphics\EEVX.2.2\SDD_HOME\hssd\models\ibis\tech
I:     	C:\Users\superstudent\Desktop\PCBD\!projekt_i_bibioteka\parallella_proj\HighSpeed\ICXPro\Local_Models
I:     	C:\MentorGraphics\EEVX.2.2\SDD_HOME\standard\DEFAULT_IBIS
I:     Preparing for export ...
I:     Export to file "C:\Users\superstudent\Desktop\PCBD\!projekt_i_bibioteka\parallella_proj\HighSpeed\HyperLynx\PreLayoutLineSim\VADC_N.ffs"
D:    Creating NetGraph for E-Net "VADC_N"...
D:       Creating NetGraph for CAD-Net "VADC_N"...
D:         J13.33 	(I) 	 [IC]
D:         U2.L10 	(I) 	 [IC]
D:         R36.2 	(I) 	 [Res]
D:         S:0, L:3, T:0. Connecting 3 pins with topology:eStar; <auto-ordering>
I:     Closing export file ...
I:     All done!
