-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version"

-- DATE "05/14/2013 18:54:13"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ladder_fpga IS
    PORT (
	clock80mhz_adc : OUT std_logic;
	roboclock_horloge40_phase : OUT std_logic_vector(3 DOWNTO 0);
	roboclock_adc_phase : OUT std_logic_vector(7 DOWNTO 0);
	adc_cs_n : OUT std_logic_vector(7 DOWNTO 0);
	level_shifter_dac_ld_cs_n : OUT std_logic;
	level_shifter_dac_sdi : OUT std_logic;
	level_shifter_dac_sck : OUT std_logic;
	pilotage_magnd_hybride : OUT std_logic_vector(15 DOWNTO 0);
	pilotage_mvdd_hybride : OUT std_logic_vector(15 DOWNTO 0);
	ladder_to_rdo : OUT std_logic_vector(21 DOWNTO 0);
	ladder_fpga_sc_tdo : OUT std_logic;
	fibre_tx_disable : OUT std_logic;
	mux_ref_latchup : OUT std_logic_vector(1 DOWNTO 0);
	test_16hybrides : OUT std_logic;
	hold_16hybrides : OUT std_logic;
	ladder_fpga_rclk_16hybrides : OUT std_logic;
	tokenin_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_tck_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_tms_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_trstb_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_tdi_hybride : OUT std_logic_vector(15 DOWNTO 0);
	usb_read_n : OUT std_logic;
	usb_write : OUT std_logic;
	dbg_ladder_fpga_adc_bit_count_cs_integer : OUT std_logic_vector(3 DOWNTO 0);
	dbg_ladder_fpga_sc_bypass : OUT std_logic;
	reset_n : IN std_logic;
	card_ser_num : IN std_logic_vector(5 DOWNTO 0);
	crc_error : INOUT std_logic;
	clock40mhz_fpga : IN std_logic;
	clock40mhz_xtal : IN std_logic;
	data_serial : IN std_logic_vector(15 DOWNTO 0);
	des_lock : IN std_logic;
	rdo_to_ladder : IN std_logic_vector(20 DOWNTO 10);
	ladder_addr : IN std_logic_vector(2 DOWNTO 0);
	tokenin_echelle : IN std_logic;
	testin_echelle : IN std_logic;
	holdin_echelle : IN std_logic;
	ladder_fpga_sc_tck : IN std_logic;
	ladder_fpga_sc_tms : IN std_logic;
	ladder_fpga_sc_trstb : IN std_logic;
	ladder_fpga_sc_tdi : IN std_logic;
	des_bist_pass : IN std_logic;
	fibre_mod_absent : IN std_logic;
	fibre_mod_scl : IN std_logic;
	fibre_mod_sda : IN std_logic;
	fibre_rx_loss : IN std_logic;
	fibre_tx_fault : IN std_logic;
	latchup_hybride : IN std_logic_vector(15 DOWNTO 0);
	tokenout_hybride : IN std_logic_vector(15 DOWNTO 0);
	temperature : INOUT std_logic;
	sc_tdo_hybride : IN std_logic_vector(15 DOWNTO 0);
	usb_data : INOUT std_logic_vector(7 DOWNTO 0);
	usb_present : IN std_logic;
	usb_ready_n : IN std_logic;
	usb_reset_n : INOUT std_logic;
	usb_rx_empty : IN std_logic;
	usb_tx_full : IN std_logic;
	debug_present_n : IN std_logic;
	xtal_en : IN std_logic;
	sc_serdes_ou_connec : IN std_logic;
	fpga_serdes_ou_connec : IN std_logic;
	spare_switch : IN std_logic
	);
END ladder_fpga;

-- Design Ports Information
-- clock80mhz_adc	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_horloge40_phase[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_horloge40_phase[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_horloge40_phase[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_horloge40_phase[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[2]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- roboclock_adc_phase[7]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[2]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[3]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adc_cs_n[7]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- level_shifter_dac_ld_cs_n	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- level_shifter_dac_sdi	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- level_shifter_dac_sck	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[5]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[8]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[9]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[11]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[12]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[13]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[14]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_magnd_hybride[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[2]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[4]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[9]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[10]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[12]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[13]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[14]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pilotage_mvdd_hybride[15]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[10]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[11]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[12]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[13]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[14]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[15]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[16]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[17]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[18]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[19]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rdo_to_ladder[20]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[5]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[6]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[7]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[8]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[9]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[10]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[11]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[12]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[13]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[14]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[15]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[16]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[17]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[18]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[19]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[20]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_to_rdo[21]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_fpga_sc_tdo	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fibre_mod_absent	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fibre_mod_scl	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fibre_mod_sda	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fibre_rx_loss	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fibre_tx_disable	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fibre_tx_fault	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_ref_latchup[0]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_ref_latchup[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- test_16hybrides	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hold_16hybrides	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_fpga_rclk_16hybrides	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[6]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[8]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[9]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[10]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[11]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[12]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[13]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_hybride[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[3]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[6]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[10]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[11]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[12]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[13]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[14]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenout_hybride[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[0]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[4]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[8]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[9]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[10]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[11]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[12]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[14]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tck_hybride[15]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[1]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[2]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[8]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[9]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[10]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[11]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[12]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[13]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tms_hybride[15]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[0]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[4]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[5]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[6]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[8]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[10]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[11]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[12]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[13]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[14]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_trstb_hybride[15]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[0]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[3]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[9]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[11]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[12]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[13]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[14]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdi_hybride[15]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_read_n	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_write	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ladder_fpga_adc_bit_count_cs_integer[0]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ladder_fpga_adc_bit_count_cs_integer[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ladder_fpga_adc_bit_count_cs_integer[2]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ladder_fpga_adc_bit_count_cs_integer[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ladder_fpga_sc_bypass	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- crc_error	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- temperature	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[1]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[5]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[6]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_data[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_reset_n	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- spare_switch	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fpga_serdes_ou_connec	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_serdes_ou_connec	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- xtal_en	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_present_n	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_tx_full	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_rx_empty	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_ready_n	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- usb_present	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[15]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[14]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[13]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[11]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[10]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[4]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sc_tdo_hybride[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[15]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[13]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[12]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[11]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[10]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[8]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[7]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[6]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[5]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[1]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- latchup_hybride[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- des_bist_pass	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_fpga_sc_tdi	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_fpga_sc_trstb	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_fpga_sc_tms	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_fpga_sc_tck	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- holdin_echelle	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- testin_echelle	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tokenin_echelle	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_addr[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_addr[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ladder_addr[0]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- des_lock	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[15]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[13]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[9]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[8]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[5]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_serial[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- card_ser_num[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- card_ser_num[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- card_ser_num[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- card_ser_num[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- card_ser_num[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- card_ser_num[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_n	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock40mhz_fpga	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock40mhz_xtal	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ladder_fpga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock80mhz_adc : std_logic;
SIGNAL ww_roboclock_horloge40_phase : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_roboclock_adc_phase : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_adc_cs_n : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_level_shifter_dac_ld_cs_n : std_logic;
SIGNAL ww_level_shifter_dac_sdi : std_logic;
SIGNAL ww_level_shifter_dac_sck : std_logic;
SIGNAL ww_pilotage_magnd_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_pilotage_mvdd_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ladder_to_rdo : std_logic_vector(21 DOWNTO 0);
SIGNAL ww_ladder_fpga_sc_tdo : std_logic;
SIGNAL ww_fibre_tx_disable : std_logic;
SIGNAL ww_mux_ref_latchup : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_test_16hybrides : std_logic;
SIGNAL ww_hold_16hybrides : std_logic;
SIGNAL ww_ladder_fpga_rclk_16hybrides : std_logic;
SIGNAL ww_tokenin_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tck_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tms_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_trstb_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tdi_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_usb_read_n : std_logic;
SIGNAL ww_usb_write : std_logic;
SIGNAL ww_dbg_ladder_fpga_adc_bit_count_cs_integer : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_dbg_ladder_fpga_sc_bypass : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_card_ser_num : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_clock40mhz_fpga : std_logic;
SIGNAL ww_clock40mhz_xtal : std_logic;
SIGNAL ww_data_serial : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_des_lock : std_logic;
SIGNAL ww_rdo_to_ladder : std_logic_vector(20 DOWNTO 10);
SIGNAL ww_ladder_addr : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_tokenin_echelle : std_logic;
SIGNAL ww_testin_echelle : std_logic;
SIGNAL ww_holdin_echelle : std_logic;
SIGNAL ww_ladder_fpga_sc_tck : std_logic;
SIGNAL ww_ladder_fpga_sc_tms : std_logic;
SIGNAL ww_ladder_fpga_sc_trstb : std_logic;
SIGNAL ww_ladder_fpga_sc_tdi : std_logic;
SIGNAL ww_des_bist_pass : std_logic;
SIGNAL ww_fibre_mod_absent : std_logic;
SIGNAL ww_fibre_mod_scl : std_logic;
SIGNAL ww_fibre_mod_sda : std_logic;
SIGNAL ww_fibre_rx_loss : std_logic;
SIGNAL ww_fibre_tx_fault : std_logic;
SIGNAL ww_latchup_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_tokenout_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tdo_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_usb_present : std_logic;
SIGNAL ww_usb_ready_n : std_logic;
SIGNAL ww_usb_rx_empty : std_logic;
SIGNAL ww_usb_tx_full : std_logic;
SIGNAL ww_debug_present_n : std_logic;
SIGNAL ww_xtal_en : std_logic;
SIGNAL ww_sc_serdes_ou_connec : std_logic;
SIGNAL ww_fpga_serdes_ou_connec : std_logic;
SIGNAL ww_spare_switch : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ladder_fpga_sc_tck_c~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_n_c~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \G_643~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \testin_echelle_c~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL fpga_serdes_ou_connec_c : std_logic;
SIGNAL sc_serdes_ou_connec_c : std_logic;
SIGNAL xtal_en_c : std_logic;
SIGNAL usb_tx_full_c : std_logic;
SIGNAL des_bist_pass_c : std_logic;
SIGNAL des_lock_c : std_logic;
SIGNAL usb_reset_n_c : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_a_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_11_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_1_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL tokenin_pulse_ok : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL tokenin_pulse_duration_n2_i_o2 : std_logic;
SIGNAL \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_11\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_10\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_9\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_9\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_8\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_8\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_8\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_6\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_6\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_6\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\ : std_logic;
SIGNAL level_shifter_dac_load_indice_n2_i_i_0_g0 : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\ : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_0__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL N_2919_i_0_g0 : std_logic;
SIGNAL N_2918_i_0_g0 : std_logic;
SIGNAL tokenin_pulse_duration_n1_i_a3 : std_logic;
SIGNAL N_2917_i_0_g0 : std_logic;
SIGNAL tokenin_pulse_duration_n0_i_o2 : std_logic;
SIGNAL N_2916_i_0_g0 : std_logic;
SIGNAL ladder_fpga_nbr_abort_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c9_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c11_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_11__g3\ : std_logic;
SIGNAL ladder_fpga_nbr_hold_c2_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c10_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c2_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c7_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c9_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c11_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_10__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_9__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_9__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_8__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_8__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_8__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_6__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_6__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_5__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_5__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_5__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_4__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_4__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_3__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_2__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_2__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_2__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_1__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_1__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_0__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_5lto10\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_5lto13\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0__g0_0_a3\ : std_logic;
SIGNAL ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0 : std_logic;
SIGNAL ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4 : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0_a4_0_x\ : std_logic;
SIGNAL \comp_mesure_temperature|N_437_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_433_i_0_g0_a\ : std_logic;
SIGNAL \comp_mesure_temperature|N_433_i_0_g0\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_10__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_0__m3\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_5lto12\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_12__g0_0_1_a\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_12__g0_0_1\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_12__g0_0\ : std_logic;
SIGNAL \data_to_send_1_0_1__g3\ : std_logic;
SIGNAL \data_to_send_1_0_1__g2\ : std_logic;
SIGNAL \data_to_send_1_0_4__g3\ : std_logic;
SIGNAL \data_to_send_1_0_4__g2\ : std_logic;
SIGNAL \data_to_send_1_0_5__g3\ : std_logic;
SIGNAL \data_to_send_1_0_5__g2\ : std_logic;
SIGNAL \data_to_send_1_0_6__g3\ : std_logic;
SIGNAL \data_to_send_1_0_6__g2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL acquire_state_23 : std_logic;
SIGNAL acquire_state_32 : std_logic;
SIGNAL acquire_state_38 : std_logic;
SIGNAL acquire_state_illegal_1 : std_logic;
SIGNAL \acquire_adcs.n_delay_c4_combout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c5_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|N_435_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_427_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_431_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_439_i_0_g0\ : std_logic;
SIGNAL N_1096_i_0_g1_1 : std_logic;
SIGNAL ladder_fpga_fifo8_from_usb_rd_0_0_g0_a : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \acquire_state_ns_a3_0_a2_0_a3_0_2__g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_12\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_3_0_g0_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \debug_present_n_c~_wirecell_combout\ : std_logic;
SIGNAL \rdo_to_ladder[10]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[11]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[12]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[13]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[14]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[15]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[16]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[17]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[18]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[19]~input_o\ : std_logic;
SIGNAL \rdo_to_ladder[20]~input_o\ : std_logic;
SIGNAL \fibre_mod_absent~input_o\ : std_logic;
SIGNAL \fibre_mod_scl~input_o\ : std_logic;
SIGNAL \fibre_mod_sda~input_o\ : std_logic;
SIGNAL \fibre_rx_loss~input_o\ : std_logic;
SIGNAL \fibre_tx_fault~input_o\ : std_logic;
SIGNAL \tokenout_hybride[0]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[1]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[2]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[3]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[4]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[5]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[6]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[7]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[8]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[9]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[10]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[11]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[12]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[13]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[14]~input_o\ : std_logic;
SIGNAL \tokenout_hybride[15]~input_o\ : std_logic;
SIGNAL \crc_error~input_o\ : std_logic;
SIGNAL \usb_data[5]~input_o\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\ : std_logic;
SIGNAL \testin_echelle_c~clkctrl_outclk\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_sc_tdi_c : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\ : std_logic;
SIGNAL ladder_fpga_sc_tms_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0_a3_0_g0\ : std_logic;
SIGNAL G_643 : std_logic;
SIGNAL \G_643~clkctrl_outclk\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0_0_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0_0_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3_0_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3_1_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_5_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0_a3_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0_1_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0_a3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s15_0_a2_0_a2_0_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\ : std_logic;
SIGNAL \clock40mhz_fpga~input_o\ : std_logic;
SIGNAL \clock40mhz_xtal~input_o\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL ladder_fpga_adc_select_n_0_sqmuxa_i_a3 : std_logic;
SIGNAL ladder_fpga_adc_bit_count_cs_integer_n2_0_0_g0_0 : std_logic;
SIGNAL reset_n_c : std_logic;
SIGNAL \reset_n_c~clkctrl_outclk\ : std_logic;
SIGNAL ladder_fpga_adc_select_n_0_sqmuxa_i_o2 : std_logic;
SIGNAL ladder_fpga_adc_bit_count_cs_integer_n0_i_0_g0 : std_logic;
SIGNAL ladder_fpga_adc_bit_count_cs_integer_n1_0_0_g0_0 : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m8_i_o2 : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c0_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0\ : std_logic;
SIGNAL un1_ladder_fpga_event_controller_state_2_0_a2_0_a3 : std_logic;
SIGNAL holdin_echelle_c : std_logic;
SIGNAL spare_switch_c : std_logic;
SIGNAL un1_shiftreg_clr3_i_o2 : std_logic;
SIGNAL N_88_i_0_g4 : std_logic;
SIGNAL N_88_i_0_g0_2 : std_logic;
SIGNAL N_88_i_0_g0_x : std_logic;
SIGNAL ladder_fpga_event_controller_state_286 : std_logic;
SIGNAL \ladder_fpga_event_controller_state_i_0[5]~_wirecell_combout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c0_combout\ : std_logic;
SIGNAL n_delay_0_sqmuxa : std_logic;
SIGNAL \acquire_adcs.n_delay_c0_cout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c1_combout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c1_cout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c2_cout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c3_combout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c3_cout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c4_cout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c5_cout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c6_combout\ : std_logic;
SIGNAL \acquire_adcs.n_delay_c2_combout\ : std_logic;
SIGNAL \acquire_state_ns_0_15__g3_0_a\ : std_logic;
SIGNAL \acquire_state_ns_0_15__g3_0\ : std_logic;
SIGNAL ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_g0 : std_logic;
SIGNAL ladder_fpga_adc_select_n_i : std_logic;
SIGNAL N_2204_i_0_g0 : std_logic;
SIGNAL N_2834_i_0_a3 : std_logic;
SIGNAL N_1096_i_0_g0_i : std_logic;
SIGNAL \n_bytes_0_0_0__g3\ : std_logic;
SIGNAL \n_bytes_0_0_0__g0_e_i\ : std_logic;
SIGNAL \acquire_adcs.n_fifo_n0_0_g2\ : std_logic;
SIGNAL \n_bytes_0_0_1__g3\ : std_logic;
SIGNAL \acquire_state_ns_0_14__g0_0\ : std_logic;
SIGNAL acquire_state_illegal_a : std_logic;
SIGNAL \acquire_state_ns_0_8__g0_0\ : std_logic;
SIGNAL acquire_state_illegal_8_a : std_logic;
SIGNAL acquire_state_11 : std_logic;
SIGNAL acquire_state_illegal_3 : std_logic;
SIGNAL acquire_state_17 : std_logic;
SIGNAL acquire_state_illegal_5 : std_logic;
SIGNAL acquire_state_illegal_8 : std_logic;
SIGNAL acquire_state_illegal_10 : std_logic;
SIGNAL N_928_ip : std_logic;
SIGNAL acquire_state_illegalpipe1 : std_logic;
SIGNAL acquire_state_illegalpipe2 : std_logic;
SIGNAL acquire_state_48_i_a2_i_x_i : std_logic;
SIGNAL N_2823_i_0_g0_i : std_logic;
SIGNAL N_2822_i_0_g0 : std_logic;
SIGNAL \acquire_state_ns_0_8__g0_0_a3\ : std_logic;
SIGNAL \acquire_adcs.n_preamble_n1_0_g0_i\ : std_logic;
SIGNAL \acquire_adcs.n_preamble_n0_0_g0_i\ : std_logic;
SIGNAL \acquire_adcs.n_preamble_n2_0_g0_i\ : std_logic;
SIGNAL \acquire_state_ns_0_8__g2\ : std_logic;
SIGNAL un1_acquire_state_5_0_a3_0 : std_logic;
SIGNAL n_adc_e0_0_g0_0_o3 : std_logic;
SIGNAL n_adc_e0_0_g0_0 : std_logic;
SIGNAL n_adc_e1_0_g3 : std_logic;
SIGNAL n_adc_c1_0_o3 : std_logic;
SIGNAL n_adc_e2_0_g3 : std_logic;
SIGNAL un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3 : std_logic;
SIGNAL N_1099_i_0_g0_i : std_logic;
SIGNAL \acquire_state_ns_0_15__g1\ : std_logic;
SIGNAL \acquire_state_ns_0_15__g0\ : std_logic;
SIGNAL un1_n_bytes_1_sqmuxa_i_o3 : std_logic;
SIGNAL N_1105_i_0_g0_i : std_logic;
SIGNAL \acquire_adcs.n_fifo_n0_0_g0_i\ : std_logic;
SIGNAL \acquire_adcs.n_fifo_n1_0_g0_i\ : std_logic;
SIGNAL \acquire_adcs.n_fifo_c1\ : std_logic;
SIGNAL \acquire_adcs.n_fifo_n2_0_g0_i\ : std_logic;
SIGNAL \acquire_adcs.n_fifo_n3_0_g0_i\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL usb_ready_n_c : std_logic;
SIGNAL usb_present_c : std_logic;
SIGNAL \proc_usb_read_write.un6_reset_n_i_a2_0_a3\ : std_logic;
SIGNAL \proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_outclk\ : std_logic;
SIGNAL usb_write_n_in_i : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL n_preamble_1_sqmuxa : std_logic;
SIGNAL \acquire_adcs.n_preamble_c0\ : std_logic;
SIGNAL ladder_fpga_fifo8_to_usb_wr_0_0_g2 : std_logic;
SIGNAL ladder_fpga_fifo8_to_usb_wr_0_0_g0_i : std_logic;
SIGNAL ladder_fpga_fifo8_to_usb_wr : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[6]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL \proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_wrfull~combout\ : std_logic;
SIGNAL usb_rx_empty_c : std_logic;
SIGNAL \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x\ : std_logic;
SIGNAL \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0\ : std_logic;
SIGNAL usb_read_n_in_i : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL N_1086_i_0_g0_a : std_logic;
SIGNAL N_1086_i_0_g0 : std_logic;
SIGNAL N_1088_i_0_g0 : std_logic;
SIGNAL un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2 : std_logic;
SIGNAL ladder_fpga_fifo8_from_usb_rd_0_0_g0 : std_logic;
SIGNAL ladder_fpga_fifo8_from_usb_rd : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \usb_data[0]~input_o\ : std_logic;
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \usb_data[1]~input_o\ : std_logic;
SIGNAL \usb_data[2]~input_o\ : std_logic;
SIGNAL \usb_data[3]~input_o\ : std_logic;
SIGNAL \usb_data[4]~input_o\ : std_logic;
SIGNAL \usb_data[6]~input_o\ : std_logic;
SIGNAL \usb_data[7]~input_o\ : std_logic;
SIGNAL \acquire_state_ns_0_0_0_3__g0_0\ : std_logic;
SIGNAL \acquire_state_ns_a3_0_a2_0_a3_0_4__g0\ : std_logic;
SIGNAL \acquire_state_ns_0_0_5__g0\ : std_logic;
SIGNAL tst_holdin_echelle : std_logic;
SIGNAL N_2829_i_0_g0 : std_logic;
SIGNAL ladder_fpga_event_controller_state_illegal_1 : std_logic;
SIGNAL N_1233_ip : std_logic;
SIGNAL ladder_fpga_event_controller_state_illegalpipe1 : std_logic;
SIGNAL ladder_fpga_event_controller_state_illegalpipe2 : std_logic;
SIGNAL ladder_fpga_event_controller_state_294_i_a2_i_x_i : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echellelde_i_0_i : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c1_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c6_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c2_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i_0\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i_0\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i_0\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c7_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c8_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c9_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c10_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i_0\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c11_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c11_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c12_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c13_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c12_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1 : std_logic;
SIGNAL N_2807_i_0_g0_i_a3_4 : std_logic;
SIGNAL N_2807_i_0_g0_i_a3_5 : std_logic;
SIGNAL N_2807_i_0_g0_i : std_logic;
SIGNAL ladder_fpga_busy : std_logic;
SIGNAL \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g2\ : std_logic;
SIGNAL \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0\ : std_logic;
SIGNAL \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3\ : std_logic;
SIGNAL \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0\ : std_logic;
SIGNAL N_1094_i_0_g0_i : std_logic;
SIGNAL tst_tokenin_echelle_mx : std_logic;
SIGNAL tst_tokenin_echellegen : std_logic;
SIGNAL tokenin_echelle_c : std_logic;
SIGNAL N_2206_i_0_g0 : std_logic;
SIGNAL N_2927_i_0_g3 : std_logic;
SIGNAL ladder_fpga_adc_bit_count_cs_integer_n3_0_0_g0 : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_REG|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_OUT|z_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|scan_out\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL ladder_fpga_sc_tck_c : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_cnv\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb\ : std_logic;
SIGNAL N_2927_i_0_g0_0_m2 : std_logic;
SIGNAL ladder_fpga_rclk_echelle : std_logic;
SIGNAL testin_echelle_c : std_logic;
SIGNAL test_16hybrides_x : std_logic;
SIGNAL \ladder_fpga_sc_tck_c~clkctrl_outclk\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_679\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_6_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_6\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_7\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_10_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_10\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_12_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_12\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_11\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_13\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_14\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|tdo_echelle_15\ : std_logic;
SIGNAL ladder_fpga_fifo21_rd_debug_0_0_g0_0 : std_logic;
SIGNAL ladder_fpga_fifo21_rd_debug : std_logic;
SIGNAL ladder_fpga_fifo21_rd_iv_i_m2_i_m2 : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\ : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g2_0_618_i_1 : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g2_0_618_i : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g0_i_o4 : std_logic;
SIGNAL ladder_fpga_fifo21_wr : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\ : std_logic;
SIGNAL ladder_fpga_mux_status_count_integer_n1_0_x2 : std_logic;
SIGNAL N_125_i_i_0_g0 : std_logic;
SIGNAL \ladder_fpga_mux_statusout[20]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[20]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m8_i : std_logic;
SIGNAL \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_4__m3\ : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m2_0_a3 : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m11_0 : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_5__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_1__m3\ : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m5 : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_14__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_2__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_7__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_11__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_15__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_3__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_12__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_13__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_6__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_8__m3\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_9__m3\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_20__g2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_20__g0\ : std_logic;
SIGNAL \ladder_fpga_mux_statusout[19]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[19]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_statusout[18]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[18]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[17]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[16]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_statusout[15]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[15]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[14]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[13]~feeder_combout\ : std_logic;
SIGNAL debug_present_n_c : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[12]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_11__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c0_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c14_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c12_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c15_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c16_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c17_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_2__g2\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0__g0_0\ : std_logic;
SIGNAL \comp_mesure_temperature|state_i[12]~_wirecell_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_0_sqmuxa_i\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c0_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c1_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c1_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c2_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c2_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c3_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c3_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c4_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c5_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c5_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c6_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c7_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c7_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c8_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c9_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c9_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c10_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c10_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c11_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c11_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c12_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c13_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c13_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c14_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c15_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c16_combout\ : std_logic;
SIGNAL temperature_c : std_logic;
SIGNAL \comp_mesure_temperature|temperature_in_sync~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature_in_sync\ : std_logic;
SIGNAL \comp_mesure_temperature|sTemp_in\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_11\ : std_logic;
SIGNAL ladder_fpga_nbr_abort_c0_combout : std_logic;
SIGNAL ladder_fpga_abortgen : std_logic;
SIGNAL G_682 : std_logic;
SIGNAL ladder_fpga_nbr_abort_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c2_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c6_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c7_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c8_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c10_combout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_abort_c11_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c6_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c7_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c9_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c11_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_8__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c8_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c6_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|N_423_i_0_g0_0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_423_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_425_i_0_g0_0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_425_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_11\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_11__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_3lto15_1_0_0\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_3lto15_1_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_11\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[11]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_10__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|N_429_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_10\ : std_logic;
SIGNAL ladder_fpga_nbr_test_c0_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c2_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c7_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c8_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c9_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c10_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_7__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_10\ : std_logic;
SIGNAL ladder_fpga_nbr_token_c0_combout : std_logic;
SIGNAL G_685 : std_logic;
SIGNAL ladder_fpga_nbr_token_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c6_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c8_combout : std_logic;
SIGNAL ladder_fpga_nbr_token_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_token_c10_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_10__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_10\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[10]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_9__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_9\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_9__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_9\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[9]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_nbr_hold_c8_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_8\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[8]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_7__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_7__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_7__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_7\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[7]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_nbr_test_c6_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_6__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_6\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[6]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[5]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_3__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_3\ : std_logic;
SIGNAL ladder_fpga_nbr_abort_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c3_combout : std_logic;
SIGNAL \ladder_fpga_mux_dataout[3]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_1__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_4__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_0__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_0\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c4_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_3__g4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_0\ : std_logic;
SIGNAL ladder_fpga_nbr_hold_c0_combout : std_logic;
SIGNAL \ladder_fpga_mux_dataout[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL N_1379_i_0_g0 : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\ : std_logic;
SIGNAL level_shifter_dac_load_indice_c1 : std_logic;
SIGNAL un1_ladder_fpga_level_shifter_dac_state_1_i_a2 : std_logic;
SIGNAL un1_ladder_fpga_level_shifter_dac_state_4_0 : std_logic;
SIGNAL level_shifter_dac_load_indice_n3_i_i_0_g0 : std_logic;
SIGNAL level_shifter_dac_load_indice_n0_i_i_0_g0 : std_logic;
SIGNAL level_shifter_dac_load_indice_n1_i_i_0_g0 : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a\ : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\ : std_logic;
SIGNAL N_1389_i_0_g0 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_319 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegal_a : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegal_1 : std_logic;
SIGNAL N_1322_ip : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegalpipe1 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegalpipe2 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i : std_logic;
SIGNAL N_1381_i_0_g0 : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\ : std_logic;
SIGNAL level_shifter_dac_sck_en : std_logic;
SIGNAL level_shifter_dac_sck_x : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0\ : std_logic;
SIGNAL N_1386_i_0_g0 : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i\ : std_logic;
SIGNAL level_shifter_dac_sdiz : std_logic;
SIGNAL N_1410_i_0_g0 : std_logic;
SIGNAL level_shifter_dac_ld_cs_n_i : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|NN_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ : std_logic;
SIGNAL un6_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\ : std_logic;
SIGNAL un17_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\ : std_logic;
SIGNAL un28_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\ : std_logic;
SIGNAL un39_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\ : std_logic;
SIGNAL un50_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\ : std_logic;
SIGNAL un61_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\ : std_logic;
SIGNAL un72_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\ : std_logic;
SIGNAL un83_roboclock_adc_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\ : std_logic;
SIGNAL un8_roboclock_horloge40_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\ : std_logic;
SIGNAL un19_roboclock_horloge40_phase_in : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\ : std_logic;
SIGNAL un30_roboclock_horloge40_phase_in : std_logic;
SIGNAL un41_roboclock_horloge40_phase_in : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_2__g0_0_a3\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_2__g0_0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_504_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature_out_e\ : std_logic;
SIGNAL \comp_cycloneiii_crcblock~crcerror\ : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\ : std_logic;
SIGNAL shiftreg_clr_0_0_g2 : std_logic;
SIGNAL \proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a2\ : std_logic;
SIGNAL shiftreg_clr_i : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL N_82_i_0_g0_0_x : std_logic;
SIGNAL N_82_i_0_g0 : std_logic;
SIGNAL ladder_fpga_usb_wr : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \data_to_send_1_0_0__g3\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ : std_logic;
SIGNAL \data_to_send_1_0_0__g2\ : std_logic;
SIGNAL n_adc_e3_0_g3 : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ : std_logic;
SIGNAL \acquire_adcs.n_preamble_n3_0_g0_i_x2\ : std_logic;
SIGNAL \acquire_adcs.n_preamble_n3_0_g0_i\ : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_0\ : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ : std_logic;
SIGNAL un1_acquire_state_17_0_0_0 : std_logic;
SIGNAL un1_acquire_state_17_0 : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1\ : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \data_to_send_1_0_2__g3\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \data_to_send_1_0_2__g2\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \data_to_send_1_0_3__g3\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \data_to_send_1_0_3__g2\ : std_logic;
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3_1\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ : std_logic;
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ : std_logic;
SIGNAL \data_to_send_1_0_7__g3\ : std_logic;
SIGNAL \data_to_send_1_0_7__g2\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc_outclk\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(11 DOWNTO 11);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\ : std_logic_vector(15 DOWNTO 1);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_10\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_15\ : std_logic_vector(9 DOWNTO 8);
SIGNAL \acquire_adcs.data_to_send_2_6\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \acquire_adcs.n_fifo\ : std_logic_vector(3 DOWNTO 0);
SIGNAL acquire_state_ns_0_a2_4 : std_logic_vector(3 DOWNTO 3);
SIGNAL data_serial_m_x : std_logic_vector(15 DOWNTO 0);
SIGNAL ladder_fpga_data_packer_temp : std_logic_vector(15 DOWNTO 0);
SIGNAL ladder_fpga_event_controller_state_ns_0_i_0_a3_0 : std_logic_vector(3 DOWNTO 3);
SIGNAL ladder_fpga_event_controller_state_ns_i_0_0_o2_x : std_logic_vector(2 DOWNTO 2);
SIGNAL ladder_fpga_fifo21_input_11_2 : std_logic_vector(11 DOWNTO 0);
SIGNAL ladder_fpga_level_shifter_dac_state_i_0 : std_logic_vector(6 DOWNTO 6);
SIGNAL ladder_fpga_mux_status_count_integer : std_logic_vector(2 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_3_i_m2 : std_logic_vector(17 DOWNTO 16);
SIGNAL ladder_fpga_mux_statusin_3_4_x : std_logic_vector(14 DOWNTO 12);
SIGNAL ladder_fpga_mux_statusin_3_6 : std_logic_vector(14 DOWNTO 0);
SIGNAL ladder_fpga_nbr_hold : std_logic_vector(11 DOWNTO 0);
SIGNAL latchup_hybride_c : std_logic_vector(15 DOWNTO 0);
SIGNAL n_convert : std_logic_vector(1 DOWNTO 0);
SIGNAL \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\ : std_logic_vector(11 DOWNTO 3);
SIGNAL tokenin_pulse_duration : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_i\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \comp_mesure_temperature|state_ns_i_a5_0_1\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \comp_mesure_temperature|state_ns_i_o2_0\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \comp_mesure_temperature|state_ns_o2\ : std_logic_vector(12 DOWNTO 2);
SIGNAL \comp_mesure_temperature|state_ns_o2_3\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_10_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_13_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_15_a\ : std_logic_vector(9 DOWNTO 8);
SIGNAL \acquire_adcs.data_to_send_2_3_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_6_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acquire_adcs.n_delay\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \acquire_adcs.n_preamble\ : std_logic_vector(3 DOWNTO 0);
SIGNAL acquire_state_ip : std_logic_vector(14 DOWNTO 0);
SIGNAL acquire_state_ns_0_a2_5 : std_logic_vector(3 DOWNTO 3);
SIGNAL data_serial_c : std_logic_vector(15 DOWNTO 0);
SIGNAL data_to_send : std_logic_vector(7 DOWNTO 0);
SIGNAL ladder_fpga_adc_bit_count_cs_integer_i : std_logic_vector(3 DOWNTO 0);
SIGNAL ladder_fpga_event_controller_state_i_0 : std_logic_vector(5 DOWNTO 5);
SIGNAL ladder_fpga_event_controller_state_ns_0_i_0_a3 : std_logic_vector(3 DOWNTO 3);
SIGNAL ladder_fpga_event_controller_state_ns_0_i_0_m2 : std_logic_vector(4 DOWNTO 4);
SIGNAL ladder_fpga_event_controller_state_ns_i_0_0_m2_x : std_logic_vector(1 DOWNTO 1);
SIGNAL ladder_fpga_fifo21_input : std_logic_vector(20 DOWNTO 0);
SIGNAL ladder_fpga_fifo21_input_11_1 : std_logic_vector(19 DOWNTO 0);
SIGNAL ladder_fpga_fifo21_input_11_2_x : std_logic_vector(19 DOWNTO 12);
SIGNAL ladder_fpga_fifo8_to_usb_input : std_logic_vector(7 DOWNTO 0);
SIGNAL ladder_fpga_level_shifter_dac_state_ip : std_logic_vector(5 DOWNTO 0);
SIGNAL ladder_fpga_mux_dataout : std_logic_vector(21 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_2_x : std_logic_vector(14 DOWNTO 13);
SIGNAL ladder_fpga_mux_statusin_3_3_a : std_logic_vector(12 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_3_i_m2_a : std_logic_vector(17 DOWNTO 16);
SIGNAL ladder_fpga_mux_statusin_3_4_i_m2 : std_logic_vector(17 DOWNTO 16);
SIGNAL ladder_fpga_mux_statusin_3_5 : std_logic_vector(11 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_5_x : std_logic_vector(14 DOWNTO 12);
SIGNAL ladder_fpga_mux_statusin_3_6_i_m2 : std_logic_vector(17 DOWNTO 16);
SIGNAL ladder_fpga_nbr_abort : std_logic_vector(11 DOWNTO 0);
SIGNAL ladder_fpga_nbr_rclk_echelle : std_logic_vector(13 DOWNTO 0);
SIGNAL ladder_fpga_nbr_token : std_logic_vector(11 DOWNTO 0);
SIGNAL level_shifter_dac_load_indice_i_0 : std_logic_vector(3 DOWNTO 0);
SIGNAL n_bytes : std_logic_vector(1 DOWNTO 0);
SIGNAL \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\ : std_logic_vector(11 DOWNTO 3);
SIGNAL \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\ : std_logic_vector(10 DOWNTO 2);
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\ : std_logic_vector(13 DOWNTO 5);
SIGNAL switch_val : std_logic_vector(3 DOWNTO 0);
SIGNAL un26_ladder_fpga_nbr_rclk_echelle_combout : std_logic_vector(30 DOWNTO 19);
SIGNAL \comp_mesure_temperature|state\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_a2_1\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \comp_mesure_temperature|state_ns_i_a5_0\ : std_logic_vector(10 DOWNTO 6);
SIGNAL \comp_mesure_temperature|state_ns_i_a5_1\ : std_logic_vector(10 DOWNTO 3);
SIGNAL \comp_mesure_temperature|state_ns_i_o2\ : std_logic_vector(6 DOWNTO 4);
SIGNAL \comp_mesure_temperature|state_ns_i_o2_0_0\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \comp_mesure_temperature|state_ns_i_o2_2\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \comp_mesure_temperature|state_ns_o2_0\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \comp_mesure_temperature|state_ns_o2_1\ : std_logic_vector(12 DOWNTO 2);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(17 DOWNTO 17);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(19 DOWNTO 19);
SIGNAL \acquire_adcs.data_to_send_2_13\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.data_to_send_2_3\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\ : std_logic_vector(7 DOWNTO 5);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\ : std_logic_vector(4 DOWNTO 0);
SIGNAL acquire_state_i_0 : std_logic_vector(15 DOWNTO 15);
SIGNAL card_ser_num_c : std_logic_vector(5 DOWNTO 0);
SIGNAL ladder_addr_c : std_logic_vector(2 DOWNTO 0);
SIGNAL ladder_fpga_event_controller_state_ip : std_logic_vector(4 DOWNTO 0);
SIGNAL ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x : std_logic_vector(1 DOWNTO 1);
SIGNAL ladder_fpga_fifo21_input_11_0 : std_logic_vector(19 DOWNTO 0);
SIGNAL ladder_fpga_fifo21_input_11_3 : std_logic_vector(19 DOWNTO 0);
SIGNAL ladder_fpga_level_shifter_dac_state_ns_i_a2 : std_logic_vector(1 DOWNTO 1);
SIGNAL ladder_fpga_mux_statusin_3_3 : std_logic_vector(14 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_4 : std_logic_vector(11 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_5_i_m2 : std_logic_vector(17 DOWNTO 16);
SIGNAL ladder_fpga_mux_statusout : std_logic_vector(20 DOWNTO 0);
SIGNAL ladder_fpga_nbr_test : std_logic_vector(11 DOWNTO 0);
SIGNAL n_adc : std_logic_vector(3 DOWNTO 0);
SIGNAL \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\ : std_logic_vector(10 DOWNTO 2);
SIGNAL sc_tdo_hybride_c : std_logic_vector(15 DOWNTO 0);
SIGNAL un26_ladder_fpga_nbr_rclk_echelle_cout : std_logic_vector(31 DOWNTO 21);
SIGNAL \comp_mesure_temperature|cnt\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_a5\ : std_logic_vector(10 DOWNTO 6);
SIGNAL \comp_mesure_temperature|state_ns_i_m2\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \comp_mesure_temperature|state_ns_i_o2_1\ : std_logic_vector(10 DOWNTO 8);
SIGNAL \comp_mesure_temperature|state_ns_o2_0_1\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_holdin_echelle_c : std_logic;
SIGNAL ALT_INV_reset_n_c : std_logic;
SIGNAL ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i : std_logic_vector(3 DOWNTO 0);
SIGNAL ALT_INV_usb_write_n_in_i : std_logic;
SIGNAL ALT_INV_usb_read_n_in_i : std_logic;
SIGNAL ALT_INV_level_shifter_dac_ld_cs_n_i : std_logic;
SIGNAL ALT_INV_ladder_fpga_adc_select_n_i : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\ : std_logic;
SIGNAL ALT_INV_ladder_fpga_fifo21_rd_iv_i_m2_i_m2 : std_logic;
SIGNAL ALT_INV_ladder_fpga_mux_status_count_integer : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mesure_temperature|ALT_INV_sTemp_in\ : std_logic;
SIGNAL ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0 : std_logic;
SIGNAL ALT_INV_n_adc : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ : std_logic;
SIGNAL ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3 : std_logic;
SIGNAL \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\ : std_logic;
SIGNAL ALT_INV_ladder_fpga_fifo8_from_usb_rd : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset_n_c~clkctrl_outclk\ : std_logic;

BEGIN

clock80mhz_adc <= ww_clock80mhz_adc;
roboclock_horloge40_phase <= ww_roboclock_horloge40_phase;
roboclock_adc_phase <= ww_roboclock_adc_phase;
adc_cs_n <= ww_adc_cs_n;
level_shifter_dac_ld_cs_n <= ww_level_shifter_dac_ld_cs_n;
level_shifter_dac_sdi <= ww_level_shifter_dac_sdi;
level_shifter_dac_sck <= ww_level_shifter_dac_sck;
pilotage_magnd_hybride <= ww_pilotage_magnd_hybride;
pilotage_mvdd_hybride <= ww_pilotage_mvdd_hybride;
ladder_to_rdo <= ww_ladder_to_rdo;
ladder_fpga_sc_tdo <= ww_ladder_fpga_sc_tdo;
fibre_tx_disable <= ww_fibre_tx_disable;
mux_ref_latchup <= ww_mux_ref_latchup;
test_16hybrides <= ww_test_16hybrides;
hold_16hybrides <= ww_hold_16hybrides;
ladder_fpga_rclk_16hybrides <= ww_ladder_fpga_rclk_16hybrides;
tokenin_hybride <= ww_tokenin_hybride;
sc_tck_hybride <= ww_sc_tck_hybride;
sc_tms_hybride <= ww_sc_tms_hybride;
sc_trstb_hybride <= ww_sc_trstb_hybride;
sc_tdi_hybride <= ww_sc_tdi_hybride;
usb_read_n <= ww_usb_read_n;
usb_write <= ww_usb_write;
dbg_ladder_fpga_adc_bit_count_cs_integer <= ww_dbg_ladder_fpga_adc_bit_count_cs_integer;
dbg_ladder_fpga_sc_bypass <= ww_dbg_ladder_fpga_sc_bypass;
ww_reset_n <= reset_n;
ww_card_ser_num <= card_ser_num;
ww_clock40mhz_fpga <= clock40mhz_fpga;
ww_clock40mhz_xtal <= clock40mhz_xtal;
ww_data_serial <= data_serial;
ww_des_lock <= des_lock;
ww_rdo_to_ladder <= rdo_to_ladder;
ww_ladder_addr <= ladder_addr;
ww_tokenin_echelle <= tokenin_echelle;
ww_testin_echelle <= testin_echelle;
ww_holdin_echelle <= holdin_echelle;
ww_ladder_fpga_sc_tck <= ladder_fpga_sc_tck;
ww_ladder_fpga_sc_tms <= ladder_fpga_sc_tms;
ww_ladder_fpga_sc_trstb <= ladder_fpga_sc_trstb;
ww_ladder_fpga_sc_tdi <= ladder_fpga_sc_tdi;
ww_des_bist_pass <= des_bist_pass;
ww_fibre_mod_absent <= fibre_mod_absent;
ww_fibre_mod_scl <= fibre_mod_scl;
ww_fibre_mod_sda <= fibre_mod_sda;
ww_fibre_rx_loss <= fibre_rx_loss;
ww_fibre_tx_fault <= fibre_tx_fault;
ww_latchup_hybride <= latchup_hybride;
ww_tokenout_hybride <= tokenout_hybride;
ww_sc_tdo_hybride <= sc_tdo_hybride;
ww_usb_present <= usb_present;
ww_usb_ready_n <= usb_ready_n;
ww_usb_rx_empty <= usb_rx_empty;
ww_usb_tx_full <= usb_tx_full;
ww_debug_present_n <= debug_present_n;
ww_xtal_en <= xtal_en;
ww_sc_serdes_ou_connec <= sc_serdes_ou_connec;
ww_fpga_serdes_ou_connec <= fpga_serdes_ou_connec;
ww_spare_switch <= spare_switch;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_INCLK_bus\ <= (\clock40mhz_xtal~input_o\ & \clock40mhz_fpga~input_o\);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(0) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(0);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(1) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(1);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(2) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(2);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(3) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(3);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(4) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(4);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(0) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\(0);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(1) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\(1);

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ladder_fpga_fifo21_input(20) & 
ladder_fpga_fifo21_input(19) & ladder_fpga_fifo21_input(18) & ladder_fpga_fifo21_input(17) & ladder_fpga_fifo21_input(16) & ladder_fpga_fifo21_input(15) & ladder_fpga_fifo21_input(14) & ladder_fpga_fifo21_input(13) & ladder_fpga_fifo21_input(12)
& ladder_fpga_fifo21_input(11) & ladder_fpga_fifo21_input(10) & ladder_fpga_fifo21_input(9) & ladder_fpga_fifo21_input(8) & ladder_fpga_fifo21_input(7) & ladder_fpga_fifo21_input(6) & ladder_fpga_fifo21_input(5) & ladder_fpga_fifo21_input(4)
& ladder_fpga_fifo21_input(3) & ladder_fpga_fifo21_input(2) & ladder_fpga_fifo21_input(1) & ladder_fpga_fifo21_input(0));

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\(4) & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3) & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2) & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1) & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0));

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4) & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(9);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(10);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(11);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(12);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(13);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(14);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(15);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(16);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(17);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(18);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(19);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(20);

\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & ladder_fpga_fifo8_to_usb_input(7) & ladder_fpga_fifo8_to_usb_input(6) & ladder_fpga_fifo8_to_usb_input(5) & ladder_fpga_fifo8_to_usb_input(4) & ladder_fpga_fifo8_to_usb_input(3) & ladder_fpga_fifo8_to_usb_input(2) & 
ladder_fpga_fifo8_to_usb_input(1) & ladder_fpga_fifo8_to_usb_input(0));

\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_a\(7) & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(6) & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(5) & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(4) & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(3) & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(2) & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(1) & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(0));

\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_b\(7) & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);

\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & \usb_data[7]~input_o\ & \usb_data[6]~input_o\ & \usb_data[4]~input_o\ & \usb_data[3]~input_o\ & \usb_data[2]~input_o\ & \usb_data[1]~input_o\ & \usb_data[0]~input_o\);

\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_a\(7) & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(6) & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5) & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4) & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3) & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2) & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(1) & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(0));

\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_b\(7) & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(3));

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(0));

\ladder_fpga_sc_tck_c~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & ladder_fpga_sc_tck_c);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(1));

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(1)
);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(2));

\proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \proc_usb_read_write.un6_reset_n_i_a2_0_a3\);

\reset_n_c~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & reset_n_c);

\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\);

\G_643~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & G_643);

\testin_echelle_c~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & testin_echelle_c);
ALT_INV_holdin_echelle_c <= NOT holdin_echelle_c;
ALT_INV_reset_n_c <= NOT reset_n_c;
ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(3) <= NOT ladder_fpga_adc_bit_count_cs_integer_i(3);
ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(2) <= NOT ladder_fpga_adc_bit_count_cs_integer_i(2);
ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(1) <= NOT ladder_fpga_adc_bit_count_cs_integer_i(1);
ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(0) <= NOT ladder_fpga_adc_bit_count_cs_integer_i(0);
ALT_INV_usb_write_n_in_i <= NOT usb_write_n_in_i;
ALT_INV_usb_read_n_in_i <= NOT usb_read_n_in_i;
ALT_INV_level_shifter_dac_ld_cs_n_i <= NOT level_shifter_dac_ld_cs_n_i;
ALT_INV_ladder_fpga_adc_select_n_i <= NOT ladder_fpga_adc_select_n_i;
\COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\ <= NOT \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\;
ALT_INV_ladder_fpga_fifo21_rd_iv_i_m2_i_m2 <= NOT ladder_fpga_fifo21_rd_iv_i_m2_i_m2;
ALT_INV_ladder_fpga_mux_status_count_integer(0) <= NOT ladder_fpga_mux_status_count_integer(0);
\comp_mesure_temperature|ALT_INV_sTemp_in\ <= NOT \comp_mesure_temperature|sTemp_in\;
ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0 <= NOT ladder_fpga_fifo21_input_11_sn_m11_0;
ALT_INV_n_adc(3) <= NOT n_adc(3);
\ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ <= NOT \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\;
ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3 <= NOT un1_ladder_fpga_event_controller_state_2_0_a2_0_a3;
\comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\ <= NOT \comp_mesure_temperature|un1_cnt_0_sqmuxa_i\;
ALT_INV_ladder_fpga_fifo8_from_usb_rd <= NOT ladder_fpga_fifo8_from_usb_rd;
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ <= NOT \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\ <= NOT \ladder_fpga_sc_tck_c~clkctrl_outclk\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\;
\ALT_INV_reset_n_c~clkctrl_outclk\ <= NOT \reset_n_c~clkctrl_outclk\;

-- Location: IOIBUF_X14_Y29_N8
fpga_serdes_ou_connec_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fpga_serdes_ou_connec,
	o => fpga_serdes_ou_connec_c);

-- Location: IOIBUF_X14_Y29_N22
sc_serdes_ou_connec_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_serdes_ou_connec,
	o => sc_serdes_ou_connec_c);

-- Location: IOIBUF_X37_Y29_N15
xtal_en_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_xtal_en,
	o => xtal_en_c);

-- Location: IOIBUF_X11_Y29_N15
usb_tx_full_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_tx_full,
	o => usb_tx_full_c);

-- Location: IOIBUF_X5_Y0_N29
\sc_tdo_hybride_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(12),
	o => sc_tdo_hybride_c(12));

-- Location: IOIBUF_X35_Y29_N8
\sc_tdo_hybride_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(10),
	o => sc_tdo_hybride_c(10));

-- Location: IOIBUF_X41_Y25_N8
\sc_tdo_hybride_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(8),
	o => sc_tdo_hybride_c(8));

-- Location: IOIBUF_X35_Y29_N22
\sc_tdo_hybride_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(7),
	o => sc_tdo_hybride_c(7));

-- Location: IOIBUF_X41_Y15_N15
\sc_tdo_hybride_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(6),
	o => sc_tdo_hybride_c(6));

-- Location: IOIBUF_X19_Y29_N8
\sc_tdo_hybride_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(5),
	o => sc_tdo_hybride_c(5));

-- Location: IOIBUF_X41_Y15_N1
\sc_tdo_hybride_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(4),
	o => sc_tdo_hybride_c(4));

-- Location: IOIBUF_X7_Y29_N8
\sc_tdo_hybride_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(0),
	o => sc_tdo_hybride_c(0));

-- Location: IOIBUF_X41_Y7_N22
\latchup_hybride_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(13),
	o => latchup_hybride_c(13));

-- Location: IOIBUF_X39_Y29_N15
\latchup_hybride_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(9),
	o => latchup_hybride_c(9));

-- Location: IOIBUF_X3_Y0_N22
\latchup_hybride_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(8),
	o => latchup_hybride_c(8));

-- Location: IOIBUF_X19_Y29_N29
\latchup_hybride_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(5),
	o => latchup_hybride_c(5));

-- Location: IOIBUF_X30_Y29_N1
\latchup_hybride_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(4),
	o => latchup_hybride_c(4));

-- Location: IOIBUF_X41_Y3_N8
\latchup_hybride_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(3),
	o => latchup_hybride_c(3));

-- Location: IOIBUF_X0_Y7_N15
des_bist_pass_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_des_bist_pass,
	o => des_bist_pass_c);

-- Location: IOIBUF_X0_Y11_N15
\ladder_addr_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_addr(0),
	o => ladder_addr_c(0));

-- Location: IOIBUF_X0_Y9_N22
des_lock_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_des_lock,
	o => des_lock_c);

-- Location: IOIBUF_X23_Y0_N29
\data_serial_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(14),
	o => data_serial_c(14));

-- Location: IOIBUF_X21_Y0_N29
\data_serial_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(12),
	o => data_serial_c(12));

-- Location: IOIBUF_X0_Y8_N1
\card_ser_num_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(5),
	o => card_ser_num_c(5));

-- Location: IOIBUF_X0_Y11_N1
\card_ser_num_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(4),
	o => card_ser_num_c(4));

-- Location: IOIBUF_X0_Y21_N15
\card_ser_num_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(3),
	o => card_ser_num_c(3));

-- Location: IOIBUF_X0_Y24_N15
\card_ser_num_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(2),
	o => card_ser_num_c(2));

-- Location: IOIBUF_X11_Y29_N1
i_0 : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_reset_n,
	o => usb_reset_n_c);

-- Location: PLL_1
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 240,
	c1_initial => 1,
	c1_low => 240,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 60,
	c2_initial => 1,
	c2_low => 60,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 6,
	c3_initial => 1,
	c3_low => 6,
	c3_mode => "even",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c3",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c0",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "0",
	clk2_counter => "c2",
	clk2_divide_by => 10,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "0",
	clk3_counter => "c1",
	clk3_divide_by => 40,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 1,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 25000,
	inclk1_input_frequency => 25000,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5738,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 260,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_reset_n_c~clkctrl_outclk\,
	fbin => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_fbout\,
	clkswitch => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\,
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_INCLK_bus\,
	activeclock => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\,
	locked => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\,
	clkbad => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\);

-- Location: FF_X21_Y20_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\);

-- Location: FF_X21_Y20_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y20_N10
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_a_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_a_x\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- ((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_a_x\);

-- Location: LCCOMB_X20_Y20_N18
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_a_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_a_x\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\);

-- Location: FF_X21_Y20_N3
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N25
\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y20_N2
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (!\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- ((!\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\);

-- Location: LCCOMB_X20_Y20_N12
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\);

-- Location: FF_X21_Y20_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\);

-- Location: FF_X22_Y23_N17
\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y20_N20
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((!\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- (!\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\,
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\);

-- Location: LCCOMB_X21_Y20_N30
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\);

-- Location: FF_X21_Y20_N1
\allumage_hybride|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|scan_out_0\);

-- Location: FF_X21_Y20_N27
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\);

-- Location: FF_X21_Y20_N13
\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y20_N12
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((!\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (((!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\);

-- Location: LCCOMB_X21_Y20_N0
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\ = (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ & (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\allumage_hybride|a_0_d_e|scan_out_0\))) # (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ & 
-- ((\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\) # ((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \allumage_hybride|a_0_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\);

-- Location: FF_X21_Y20_N7
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y20_N6
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\);

-- Location: LCCOMB_X21_Y20_N16
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\);

-- Location: LCCOMB_X26_Y17_N12
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_0\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_0\);

-- Location: LCCOMB_X24_Y18_N10
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y18_N12
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant\ = (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\ & \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y18_N6
\comp_gestion_hybrides_v4|tdo_echelle_11_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_11_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant\ & ((!sc_tdo_hybride_c(7)))) # 
-- (!\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => sc_tdo_hybride_c(7),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_11_a\);

-- Location: FF_X22_Y18_N9
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\);

-- Location: LCCOMB_X22_Y18_N8
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X22_Y18_N10
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X22_Y18_N12
\comp_gestion_hybrides_v4|tdo_echelle_1_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_1_a\ = (\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((!sc_tdo_hybride_c(4)))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => sc_tdo_hybride_c(4),
	combout => \comp_gestion_hybrides_v4|tdo_echelle_1_a\);

-- Location: LCCOMB_X26_Y18_N26
\comp_gestion_hybrides_v4|tdo_echelle_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\comp_gestion_hybrides_v4|tdo_echelle_1_a\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ & ((sc_tdo_hybride_c(0)))) # (!\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ & (!\comp_gestion_hybrides_v4|tdo_echelle_1_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|tdo_echelle_1_a\,
	datab => sc_tdo_hybride_c(0),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_1\);

-- Location: LCCOMB_X27_Y18_N28
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X27_Y18_N22
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ & (sc_tdo_hybride_c(12))) # (!\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ 
-- & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sc_tdo_hybride_c(12),
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tdi_suivant_x\);

-- Location: LCCOMB_X22_Y18_N14
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdi_suivant\ = (\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\ & (((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\ & (sc_tdo_hybride_c(8))) # (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\ & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(8),
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X26_Y18_N6
\comp_gestion_hybrides_v4|tdo_echelle_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_2\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tdi_suivant_x\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdi_suivant\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tdi_suivant_x\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_2\);

-- Location: LCCOMB_X26_Y18_N12
\comp_gestion_hybrides_v4|tdo_echelle_3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_3\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_2\))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|tdo_echelle_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|tdo_echelle_1\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|tdo_echelle_2\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_3\);

-- Location: LCCOMB_X19_Y20_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\ = (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- !\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\);

-- Location: FF_X21_Y17_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1\);

-- Location: FF_X17_Y22_N21
\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\);

-- Location: FF_X21_Y17_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1\);

-- Location: FF_X22_Y23_N3
\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\);

-- Location: FF_X21_Y17_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\);

-- Location: FF_X21_Y17_N13
\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\,
	asdata => ladder_addr_c(0),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1\);

-- Location: FF_X19_Y10_N31
tokenin_pulse_ok_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_ok);

-- Location: LCCOMB_X19_Y10_N0
\ladder_fpga_event_controller_state_ns_i_0_0_o2_x_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_ns_i_0_0_o2_x(2) = (spare_switch_c) # ((tokenin_pulse_ok) # (!ladder_fpga_event_controller_state_ip(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => spare_switch_c,
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => tokenin_pulse_ok,
	combout => ladder_fpga_event_controller_state_ns_i_0_0_o2_x(2));

-- Location: FF_X16_Y16_N21
\ladder_fpga_mux_statusout_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(5),
	asdata => ladder_fpga_mux_statusin_3_3(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(5));

-- Location: FF_X16_Y14_N19
\ladder_fpga_mux_statusout_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(4),
	asdata => ladder_fpga_mux_statusin_3_3(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(4));

-- Location: FF_X16_Y14_N21
\ladder_fpga_mux_statusout_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(2),
	asdata => ladder_fpga_mux_statusin_3_3(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(2));

-- Location: FF_X22_Y15_N21
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(9));

-- Location: FF_X22_Y15_N15
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(8));

-- Location: LCCOMB_X22_Y15_N14
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ = (level_shifter_dac_load_indice_i_0(0) & (((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(8) & level_shifter_dac_load_indice_i_0(1))))) # 
-- (!level_shifter_dac_load_indice_i_0(0) & ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(9)) # ((!level_shifter_dac_load_indice_i_0(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(0),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(9),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(8),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\);

-- Location: FF_X19_Y15_N13
\level_shifter_dac_load_indice_i_0_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n2_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice_i_0(2));

-- Location: FF_X22_Y15_N5
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(5));

-- Location: FF_X22_Y15_N31
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(4));

-- Location: LCCOMB_X22_Y15_N30
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ = (level_shifter_dac_load_indice_i_0(0) & (((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(4) & level_shifter_dac_load_indice_i_0(1))))) # 
-- (!level_shifter_dac_load_indice_i_0(0) & ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(5)) # ((!level_shifter_dac_load_indice_i_0(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(5),
	datab => level_shifter_dac_load_indice_i_0(0),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(4),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\);

-- Location: FF_X21_Y15_N9
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(3));

-- Location: FF_X22_Y15_N3
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(2));

-- Location: FF_X22_Y15_N29
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(3));

-- Location: LCCOMB_X22_Y15_N28
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_1_x : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x\ = (level_shifter_dac_load_indice_i_0(0) & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(2)))) # (!level_shifter_dac_load_indice_i_0(0) & 
-- (\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => level_shifter_dac_load_indice_i_0(0),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(3),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(2),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x\);

-- Location: FF_X21_Y15_N11
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(6));

-- Location: FF_X21_Y15_N29
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(7));

-- Location: FF_X21_Y15_N31
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(5));

-- Location: FF_X21_Y15_N1
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(4));

-- Location: LCCOMB_X21_Y15_N30
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a\ = (level_shifter_dac_load_indice_i_0(0) & (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(4) & ((level_shifter_dac_load_indice_i_0(1))))) # 
-- (!level_shifter_dac_load_indice_i_0(0) & (((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(5)) # (!level_shifter_dac_load_indice_i_0(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(0),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(4),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(5),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a\);

-- Location: LCCOMB_X21_Y15_N28
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_5 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5\ = (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a\ & ((level_shifter_dac_load_indice_i_0(1)) # ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(7))))) # 
-- (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a\ & (!level_shifter_dac_load_indice_i_0(1) & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5_a\,
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(7),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(6),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5\);

-- Location: LCCOMB_X20_Y15_N10
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\ = (level_shifter_dac_load_indice_i_0(2) & (((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x\ & !level_shifter_dac_load_indice_i_0(1))))) # 
-- (!level_shifter_dac_load_indice_i_0(2) & (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_5\,
	datac => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_1_x\,
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\);

-- Location: FF_X21_Y15_N15
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(9));

-- Location: FF_X21_Y15_N25
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(8));

-- Location: LCCOMB_X21_Y15_N14
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a\ = (level_shifter_dac_load_indice_i_0(0) & (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(8) & ((level_shifter_dac_load_indice_i_0(1))))) # 
-- (!level_shifter_dac_load_indice_i_0(0) & (((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(9)) # (!level_shifter_dac_load_indice_i_0(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(0),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(8),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(9),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a\);

-- Location: LCCOMB_X23_Y11_N12
\ladder_fpga_event_controller_state_ns_0_i_0_a3_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_ns_0_i_0_a3_0(3) = (!ladder_fpga_event_controller_state_ip(3) & ((spare_switch_c & ((!tst_holdin_echelle))) # (!spare_switch_c & (!ladder_fpga_busy))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datab => ladder_fpga_busy,
	datac => spare_switch_c,
	datad => tst_holdin_echelle,
	combout => ladder_fpga_event_controller_state_ns_0_i_0_a3_0(3));

-- Location: FF_X26_Y18_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\);

-- Location: FF_X26_Y18_N15
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\);

-- Location: FF_X21_Y21_N13
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\);

-- Location: LCCOMB_X20_Y21_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIGRCI_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_x\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (!ladder_fpga_sc_tms_c & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_x\);

-- Location: LCCOMB_X19_Y22_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i_RNO_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2\);

-- Location: FF_X21_Y21_N7
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\);

-- Location: FF_X21_Y21_N11
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\);

-- Location: FF_X22_Y20_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N5
\COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0\);

-- Location: FF_X20_Y23_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\);

-- Location: FF_X15_Y17_N1
\comp_mesure_temperature|temperature0_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_0__g4\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_0\);

-- Location: FF_X22_Y23_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out\);

-- Location: FF_X22_Y20_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N29
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\);

-- Location: FF_X19_Y10_N19
\tokenin_pulse_duration_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2919_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(3));

-- Location: FF_X19_Y10_N13
\tokenin_pulse_duration_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2918_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(2));

-- Location: FF_X19_Y10_N7
\tokenin_pulse_duration_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2917_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(1));

-- Location: FF_X19_Y10_N25
\tokenin_pulse_duration_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2916_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(0));

-- Location: LCCOMB_X19_Y10_N10
tokenin_pulse_duration_n2_i_o2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n2_i_o2 = (!tokenin_pulse_duration(0)) # (!tokenin_pulse_duration(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration(1),
	datad => tokenin_pulse_duration(0),
	combout => tokenin_pulse_duration_n2_i_o2);

-- Location: LCCOMB_X19_Y10_N30
tokenin_pulse_ok_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0\ = (!tokenin_pulse_duration_n2_i_o2 & (tokenin_pulse_duration(3) & (tokenin_pulse_duration(2) & ladder_fpga_event_controller_state_ip(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration_n2_i_o2,
	datab => tokenin_pulse_duration(3),
	datac => tokenin_pulse_duration(2),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0_a3_0_g0\);

-- Location: FF_X23_Y18_N23
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\);

-- Location: LCCOMB_X19_Y12_N22
\ladder_fpga_mux_statusin_3_4_i_m2_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4_i_m2(16) = (ladder_fpga_mux_status_count_integer(2) & ((\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\))) # (!ladder_fpga_mux_status_count_integer(2) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4_i_m2(16));

-- Location: LCCOMB_X19_Y12_N30
\ladder_fpga_mux_statusin_3_4_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4_x(14) = (ladder_fpga_mux_status_count_integer(2) & ((card_ser_num_c(5)))) # (!ladder_fpga_mux_status_count_integer(2) & (des_lock_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => des_lock_c,
	datab => card_ser_num_c(5),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4_x(14));

-- Location: LCCOMB_X19_Y12_N6
\ladder_fpga_mux_statusin_3_4_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4_x(13) = (ladder_fpga_mux_status_count_integer(2) & (card_ser_num_c(4))) # (!ladder_fpga_mux_status_count_integer(2) & ((des_bist_pass_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => card_ser_num_c(4),
	datac => des_bist_pass_c,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4_x(13));

-- Location: LCCOMB_X17_Y16_N10
\ladder_fpga_mux_statusin_3_4_x_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4_x(12) = (ladder_fpga_mux_status_count_integer(2) & (card_ser_num_c(3))) # (!ladder_fpga_mux_status_count_integer(2) & ((\crc_error~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => card_ser_num_c(3),
	datac => \crc_error~input_o\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4_x(12));

-- Location: FF_X15_Y16_N23
\ladder_fpga_nbr_test_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c11_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(11));

-- Location: FF_X14_Y16_N17
\comp_mesure_temperature|temperature1_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_11__g3\,
	asdata => \comp_mesure_temperature|cnt\(14),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_11\);

-- Location: LCCOMB_X15_Y16_N24
\ladder_fpga_mux_statusin_3_4_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(11) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(11)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature1_11\,
	datac => ladder_fpga_nbr_test(11),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(11));

-- Location: FF_X15_Y13_N31
\ladder_fpga_nbr_token_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c11_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(11));

-- Location: FF_X14_Y14_N25
\comp_mesure_temperature|temperature3_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_10__g3\,
	asdata => \comp_mesure_temperature|cnt\(15),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_10\);

-- Location: LCCOMB_X16_Y14_N10
\ladder_fpga_mux_statusin_3_5_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(10) = (ladder_fpga_mux_status_count_integer(2) & (ladder_fpga_nbr_abort(10))) # (!ladder_fpga_mux_status_count_integer(2) & ((\comp_mesure_temperature|temperature3_10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(10),
	datac => \comp_mesure_temperature|temperature3_10\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(10));

-- Location: FF_X15_Y14_N27
\ladder_fpga_nbr_hold_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c10_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(10));

-- Location: FF_X17_Y14_N23
\ladder_fpga_nbr_abort_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c9_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(9));

-- Location: FF_X15_Y15_N27
\comp_mesure_temperature|temperature3_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_9__g3\,
	asdata => \comp_mesure_temperature|cnt\(14),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_9\);

-- Location: LCCOMB_X17_Y16_N30
\ladder_fpga_mux_statusin_3_5_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(9) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(9)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_9\,
	datac => ladder_fpga_nbr_abort(9),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(9));

-- Location: FF_X16_Y17_N25
\comp_mesure_temperature|temperature2_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_1_0_9__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_9\);

-- Location: FF_X15_Y13_N27
\ladder_fpga_nbr_token_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c9_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(9));

-- Location: LCCOMB_X16_Y17_N26
\ladder_fpga_mux_statusin_3_3_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(9) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(9) & ((ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_status_count_integer(2) & (((!ladder_fpga_mux_status_count_integer(1)) # 
-- (!\comp_mesure_temperature|temperature2_9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(9),
	datab => \comp_mesure_temperature|temperature2_9\,
	datac => ladder_fpga_mux_status_count_integer(2),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3_a(9));

-- Location: FF_X15_Y15_N13
\comp_mesure_temperature|temperature3_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_8__g3\,
	asdata => \comp_mesure_temperature|cnt\(13),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_8\);

-- Location: FF_X14_Y16_N23
\comp_mesure_temperature|temperature1_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_8__g3\,
	asdata => \comp_mesure_temperature|cnt\(11),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_8\);

-- Location: FF_X15_Y17_N13
\comp_mesure_temperature|temperature0_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_8__g4\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_8\);

-- Location: FF_X14_Y17_N7
\comp_mesure_temperature|temperature2_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_1_0_7__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_7\);

-- Location: FF_X15_Y13_N23
\ladder_fpga_nbr_token_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c7_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(7));

-- Location: LCCOMB_X15_Y17_N14
\ladder_fpga_mux_statusin_3_3_a_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(7) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & ((!ladder_fpga_nbr_token(7)))) # (!ladder_fpga_mux_status_count_integer(2) & (!\comp_mesure_temperature|temperature2_7\)))) # 
-- (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature2_7\,
	datac => ladder_fpga_mux_status_count_integer(2),
	datad => ladder_fpga_nbr_token(7),
	combout => ladder_fpga_mux_statusin_3_3_a(7));

-- Location: FF_X15_Y15_N19
\comp_mesure_temperature|temperature3_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_6__g3\,
	asdata => \comp_mesure_temperature|cnt\(11),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_6\);

-- Location: LCCOMB_X16_Y16_N26
\ladder_fpga_mux_statusin_3_5_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(6) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(6)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_6\,
	datac => ladder_fpga_nbr_abort(6),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(6));

-- Location: FF_X14_Y16_N11
\comp_mesure_temperature|temperature1_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_6__g3\,
	asdata => \comp_mesure_temperature|cnt\(9),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_6\);

-- Location: FF_X16_Y17_N11
\comp_mesure_temperature|temperature2_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_9__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_6\);

-- Location: LCCOMB_X16_Y17_N10
\ladder_fpga_mux_statusin_3_3_a_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(6) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(6) & ((ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_status_count_integer(2) & (((!ladder_fpga_mux_status_count_integer(1)) # 
-- (!\comp_mesure_temperature|temperature2_6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(6),
	datab => ladder_fpga_mux_status_count_integer(2),
	datac => \comp_mesure_temperature|temperature2_6\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3_a(6));

-- Location: FF_X15_Y15_N29
\comp_mesure_temperature|temperature3_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_5__g3\,
	asdata => \comp_mesure_temperature|cnt\(10),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_5\);

-- Location: LCCOMB_X16_Y16_N22
\ladder_fpga_mux_statusin_3_5_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(5) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(5)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_5\,
	datac => ladder_fpga_nbr_abort(5),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(5));

-- Location: FF_X15_Y16_N11
\ladder_fpga_nbr_test_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c5_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(5));

-- Location: FF_X14_Y16_N21
\comp_mesure_temperature|temperature1_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_5__g3\,
	asdata => \comp_mesure_temperature|cnt\(8),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_5\);

-- Location: LCCOMB_X16_Y16_N0
\ladder_fpga_mux_statusin_3_4_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(5) = (ladder_fpga_mux_status_count_integer(2) & (ladder_fpga_nbr_test(5))) # (!ladder_fpga_mux_status_count_integer(2) & ((\comp_mesure_temperature|temperature1_5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(5),
	datab => \comp_mesure_temperature|temperature1_5\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(5));

-- Location: LCCOMB_X16_Y16_N20
\ladder_fpga_mux_statusin_3_6_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(5) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(5))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5(5),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_4(5),
	combout => ladder_fpga_mux_statusin_3_6(5));

-- Location: FF_X16_Y17_N13
\comp_mesure_temperature|temperature0_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_5__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_5\);

-- Location: FF_X16_Y17_N31
\comp_mesure_temperature|temperature2_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_8__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_5\);

-- Location: LCCOMB_X16_Y17_N30
\ladder_fpga_mux_statusin_3_3_a_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(5) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(5) & ((ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_status_count_integer(2) & (((!ladder_fpga_mux_status_count_integer(1)) # 
-- (!\comp_mesure_temperature|temperature2_5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(5),
	datab => ladder_fpga_mux_status_count_integer(2),
	datac => \comp_mesure_temperature|temperature2_5\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3_a(5));

-- Location: LCCOMB_X16_Y17_N12
\ladder_fpga_mux_statusin_3_3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(5) = (ladder_fpga_mux_statusin_3_3_a(5) & (!ladder_fpga_mux_status_count_integer(1) & (\comp_mesure_temperature|temperature0_5\))) # (!ladder_fpga_mux_statusin_3_3_a(5) & ((ladder_fpga_mux_status_count_integer(1)) # 
-- ((ladder_fpga_nbr_hold(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_3_a(5),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature0_5\,
	datad => ladder_fpga_nbr_hold(5),
	combout => ladder_fpga_mux_statusin_3_3(5));

-- Location: FF_X17_Y14_N13
\ladder_fpga_nbr_abort_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c4_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(4));

-- Location: FF_X15_Y15_N7
\comp_mesure_temperature|temperature3_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_4__g3\,
	asdata => \comp_mesure_temperature|cnt\(9),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_4\);

-- Location: LCCOMB_X16_Y14_N6
\ladder_fpga_mux_statusin_3_5_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(4) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(4)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_4\,
	datac => ladder_fpga_nbr_abort(4),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(4));

-- Location: FF_X16_Y15_N25
\comp_mesure_temperature|temperature1_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_4__g3\,
	asdata => \comp_mesure_temperature|cnt\(7),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_4\);

-- Location: LCCOMB_X16_Y15_N10
\ladder_fpga_mux_statusin_3_4_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(4) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(4)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|temperature1_4\,
	datac => ladder_fpga_nbr_test(4),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(4));

-- Location: LCCOMB_X16_Y14_N18
\ladder_fpga_mux_statusin_3_6_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(4) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(4))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5(4),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_4(4),
	combout => ladder_fpga_mux_statusin_3_6(4));

-- Location: FF_X15_Y17_N25
\comp_mesure_temperature|temperature0_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_4__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_4\);

-- Location: FF_X14_Y17_N25
\comp_mesure_temperature|temperature2_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_7__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_4\);

-- Location: LCCOMB_X15_Y17_N2
\ladder_fpga_mux_statusin_3_3_a_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(4) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(4) & (ladder_fpga_mux_status_count_integer(1)))) # (!ladder_fpga_mux_status_count_integer(2) & (((!\comp_mesure_temperature|temperature2_4\) # 
-- (!ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(4),
	datab => ladder_fpga_mux_status_count_integer(2),
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => \comp_mesure_temperature|temperature2_4\,
	combout => ladder_fpga_mux_statusin_3_3_a(4));

-- Location: LCCOMB_X15_Y17_N24
\ladder_fpga_mux_statusin_3_3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(4) = (ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_statusin_3_3_a(4))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(4) & (\comp_mesure_temperature|temperature0_4\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(4) & ((ladder_fpga_nbr_hold(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_3_a(4),
	datac => \comp_mesure_temperature|temperature0_4\,
	datad => ladder_fpga_nbr_hold(4),
	combout => ladder_fpga_mux_statusin_3_3(4));

-- Location: FF_X15_Y16_N7
\ladder_fpga_nbr_test_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c3_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(3));

-- Location: FF_X16_Y15_N13
\comp_mesure_temperature|temperature1_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_3__g3\,
	asdata => \comp_mesure_temperature|cnt\(6),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_3\);

-- Location: LCCOMB_X16_Y15_N14
\ladder_fpga_mux_statusin_3_4_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(3) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(3)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature1_3\,
	datac => ladder_fpga_nbr_test(3),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(3));

-- Location: FF_X15_Y17_N21
\comp_mesure_temperature|temperature0_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_3__g4\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_3\);

-- Location: FF_X14_Y17_N19
\comp_mesure_temperature|temperature2_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_6__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_3\);

-- Location: FF_X15_Y15_N11
\comp_mesure_temperature|temperature3_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_2__g3\,
	asdata => \comp_mesure_temperature|cnt\(7),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_2\);

-- Location: LCCOMB_X16_Y14_N8
\ladder_fpga_mux_statusin_3_5_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(2) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(2)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_2\,
	datac => ladder_fpga_nbr_abort(2),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(2));

-- Location: FF_X14_Y16_N15
\comp_mesure_temperature|temperature1_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_2__g3\,
	asdata => \comp_mesure_temperature|cnt\(5),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_2\);

-- Location: LCCOMB_X16_Y14_N2
\ladder_fpga_mux_statusin_3_4_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(2) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(2)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|temperature1_2\,
	datac => ladder_fpga_nbr_test(2),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(2));

-- Location: LCCOMB_X16_Y14_N20
\ladder_fpga_mux_statusin_3_6_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(2) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(2))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_5(2),
	datad => ladder_fpga_mux_statusin_3_4(2),
	combout => ladder_fpga_mux_statusin_3_6(2));

-- Location: FF_X15_Y14_N11
\ladder_fpga_nbr_hold_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c2_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(2));

-- Location: FF_X15_Y17_N7
\comp_mesure_temperature|temperature0_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_2__g4\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_2\);

-- Location: FF_X16_Y17_N17
\comp_mesure_temperature|temperature2_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_5__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_2\);

-- Location: FF_X15_Y13_N13
\ladder_fpga_nbr_token_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c2_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(2));

-- Location: LCCOMB_X16_Y14_N12
\ladder_fpga_mux_statusin_3_3_a_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(2) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(2))) # (!ladder_fpga_mux_status_count_integer(2) & ((!\comp_mesure_temperature|temperature2_2\))))) # 
-- (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(2),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_mux_status_count_integer(2),
	datad => \comp_mesure_temperature|temperature2_2\,
	combout => ladder_fpga_mux_statusin_3_3_a(2));

-- Location: LCCOMB_X16_Y14_N22
\ladder_fpga_mux_statusin_3_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(2) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(2))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(2) & ((\comp_mesure_temperature|temperature0_2\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(2) & (ladder_fpga_nbr_hold(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(2),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature0_2\,
	datad => ladder_fpga_mux_statusin_3_3_a(2),
	combout => ladder_fpga_mux_statusin_3_3(2));

-- Location: FF_X17_Y14_N7
\ladder_fpga_nbr_abort_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c1_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(1));

-- Location: FF_X16_Y15_N9
\comp_mesure_temperature|temperature1_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_1__g3\,
	asdata => \comp_mesure_temperature|cnt\(4),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_1\);

-- Location: LCCOMB_X16_Y15_N26
\ladder_fpga_mux_statusin_3_4_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(1) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(1)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|temperature1_1\,
	datac => ladder_fpga_nbr_test(1),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(1));

-- Location: FF_X15_Y17_N9
\comp_mesure_temperature|temperature0_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_1__g4\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_1\);

-- Location: FF_X15_Y13_N11
\ladder_fpga_nbr_token_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c1_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(1));

-- Location: FF_X15_Y15_N31
\comp_mesure_temperature|temperature3_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_0__g3\,
	asdata => \comp_mesure_temperature|cnt\(5),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_0\);

-- Location: LCCOMB_X17_Y14_N30
\ladder_fpga_mux_statusin_3_5_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(0) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(0)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => \comp_mesure_temperature|temperature3_0\,
	datac => ladder_fpga_nbr_abort(0),
	combout => ladder_fpga_mux_statusin_3_5(0));

-- Location: LCCOMB_X22_Y15_N20
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_RNIKGVJ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\);

-- Location: LCCOMB_X19_Y15_N12
\level_shifter_dac_load_indice_i_0_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n2_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice_i_0(2) $ (!level_shifter_dac_load_indice_c1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => un1_ladder_fpga_level_shifter_dac_state_4_0,
	datac => level_shifter_dac_load_indice_i_0(2),
	datad => level_shifter_dac_load_indice_c1,
	combout => level_shifter_dac_load_indice_n2_i_i_0_g0);

-- Location: LCCOMB_X22_Y15_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_RNIGGVJ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\);

-- Location: LCCOMB_X21_Y15_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_RNIEGVJ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\);

-- Location: LCCOMB_X22_Y15_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_RNIAM6B\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\);

-- Location: FF_X21_Y15_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\);

-- Location: LCCOMB_X21_Y15_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_RNIE1CC\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\);

-- Location: LCCOMB_X21_Y15_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_RNISBPJ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\);

-- Location: FF_X21_Y15_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\);

-- Location: LCCOMB_X21_Y15_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_RNI0NUK\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\);

-- Location: LCCOMB_X20_Y15_N2
\ladder_fpga_level_shifter_dac_state_RNO_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1\ = (level_shifter_dac_load_indice_i_0(2) & ladder_fpga_level_shifter_dac_state_ip(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datad => ladder_fpga_level_shifter_dac_state_ip(5),
	combout => \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1\);

-- Location: FF_X24_Y15_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\);

-- Location: FF_X24_Y17_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y11_N6
proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o2_4 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\ = (ladder_fpga_nbr_rclk_echelle(6)) # ((ladder_fpga_nbr_rclk_echelle(5)) # ((ladder_fpga_nbr_rclk_echelle(7)) # (ladder_fpga_nbr_rclk_echelle(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(6),
	datab => ladder_fpga_nbr_rclk_echelle(5),
	datac => ladder_fpga_nbr_rclk_echelle(7),
	datad => ladder_fpga_nbr_rclk_echelle(8),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\);

-- Location: LCCOMB_X20_Y21_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_0_a2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_0_a2\);

-- Location: LCCOMB_X20_Y21_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & (ladder_fpga_sc_tms_c & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3\);

-- Location: FF_X24_Y16_N25
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\);

-- Location: FF_X17_Y22_N17
\COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\);

-- Location: FF_X24_Y16_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\);

-- Location: LCCOMB_X15_Y17_N0
\comp_mesure_temperature|temperature0_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_0__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|cnt\(1),
	combout => \comp_mesure_temperature|temperature0_1_0_0__g4\);

-- Location: LCCOMB_X12_Y16_N18
\comp_mesure_temperature|cnt_RNIR00R_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_2\ = (!\comp_mesure_temperature|cnt\(14) & (!\comp_mesure_temperature|cnt\(17) & (!\comp_mesure_temperature|cnt\(13) & !\comp_mesure_temperature|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datab => \comp_mesure_temperature|cnt\(17),
	datac => \comp_mesure_temperature|cnt\(13),
	datad => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_2\);

-- Location: LCCOMB_X15_Y17_N26
\comp_mesure_temperature|cnt_RNIC1T21_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_3\ = (\comp_mesure_temperature|sTemp_in\ & (!\comp_mesure_temperature|cnt\(16) & \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|cnt\(16),
	datad => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_2\,
	combout => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_3\);

-- Location: FF_X22_Y23_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\);

-- Location: FF_X24_Y16_N29
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\,
	asdata => ladder_addr_c(1),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\);

-- Location: FF_X28_Y21_N23
\allumage_hybride|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|scan_out_0\);

-- Location: FF_X28_Y19_N23
\allumage_hybride|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X19_Y10_N18
\tokenin_pulse_duration_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2919_i_0_g0 = (ladder_fpga_event_controller_state_ip(3) & ((tokenin_pulse_duration(3)) # ((tokenin_pulse_duration(2) & !tokenin_pulse_duration_n2_i_o2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration(2),
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => tokenin_pulse_duration(3),
	datad => tokenin_pulse_duration_n2_i_o2,
	combout => N_2919_i_0_g0);

-- Location: LCCOMB_X19_Y10_N12
\tokenin_pulse_duration_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2918_i_0_g0 = (ladder_fpga_event_controller_state_ip(3) & ((tokenin_pulse_duration_n2_i_o2 & ((tokenin_pulse_duration(2)))) # (!tokenin_pulse_duration_n2_i_o2 & ((tokenin_pulse_duration(3)) # (!tokenin_pulse_duration(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration_n2_i_o2,
	datab => tokenin_pulse_duration(3),
	datac => tokenin_pulse_duration(2),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => N_2918_i_0_g0);

-- Location: LCCOMB_X19_Y10_N4
tokenin_pulse_duration_n1_i_a3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n1_i_a3 = (tokenin_pulse_duration(1) & (tokenin_pulse_duration(0) & ((!tokenin_pulse_duration(3)) # (!tokenin_pulse_duration(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration(1),
	datab => tokenin_pulse_duration(0),
	datac => tokenin_pulse_duration(2),
	datad => tokenin_pulse_duration(3),
	combout => tokenin_pulse_duration_n1_i_a3);

-- Location: LCCOMB_X19_Y10_N6
\tokenin_pulse_duration_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2917_i_0_g0 = (!tokenin_pulse_duration_n1_i_a3 & (ladder_fpga_event_controller_state_ip(3) & ((tokenin_pulse_duration(0)) # (tokenin_pulse_duration(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration_n1_i_a3,
	datab => tokenin_pulse_duration(0),
	datac => tokenin_pulse_duration(1),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => N_2917_i_0_g0);

-- Location: LCCOMB_X19_Y10_N22
tokenin_pulse_duration_n0_i_o2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n0_i_o2 = ((!tokenin_pulse_duration(3)) # (!tokenin_pulse_duration(2))) # (!tokenin_pulse_duration(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration(1),
	datac => tokenin_pulse_duration(2),
	datad => tokenin_pulse_duration(3),
	combout => tokenin_pulse_duration_n0_i_o2);

-- Location: LCCOMB_X19_Y10_N24
\tokenin_pulse_duration_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2916_i_0_g0 = (ladder_fpga_event_controller_state_ip(3) & ((!tokenin_pulse_duration(0)) # (!tokenin_pulse_duration_n0_i_o2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration_n0_i_o2,
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => tokenin_pulse_duration(0),
	combout => N_2916_i_0_g0);

-- Location: LCCOMB_X24_Y10_N12
\ladder_fpga_fifo21_input_11_1_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(16) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(8) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => data_serial_c(8),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_m_x(12),
	combout => ladder_fpga_fifo21_input_11_1(16));

-- Location: LCCOMB_X23_Y9_N8
\ladder_fpga_fifo21_input_11_2_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(14) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(2) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_2_x(14));

-- Location: LCCOMB_X24_Y9_N12
\ladder_fpga_fifo21_input_11_2_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(13) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(1) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(1),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2_x(13));

-- Location: LCCOMB_X21_Y10_N22
\ladder_fpga_fifo21_input_11_2_x_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(12) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(0) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datab => data_serial_c(0),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_2_x(12));

-- Location: LCCOMB_X17_Y14_N6
ladder_fpga_nbr_abort_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c1_combout = (ladder_fpga_nbr_abort(1) & (!ladder_fpga_nbr_abort_c0_cout)) # (!ladder_fpga_nbr_abort(1) & ((ladder_fpga_nbr_abort_c0_cout) # (GND)))
-- ladder_fpga_nbr_abort_c1_cout = CARRY((!ladder_fpga_nbr_abort_c0_cout) # (!ladder_fpga_nbr_abort(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_abort(1),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c0_cout,
	combout => ladder_fpga_nbr_abort_c1_combout,
	cout => ladder_fpga_nbr_abort_c1_cout);

-- Location: LCCOMB_X17_Y14_N12
ladder_fpga_nbr_abort_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c4_combout = (ladder_fpga_nbr_abort(4) & (ladder_fpga_nbr_abort_c3_cout $ (GND))) # (!ladder_fpga_nbr_abort(4) & (!ladder_fpga_nbr_abort_c3_cout & VCC))
-- ladder_fpga_nbr_abort_c4_cout = CARRY((ladder_fpga_nbr_abort(4) & !ladder_fpga_nbr_abort_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_abort(4),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c3_cout,
	combout => ladder_fpga_nbr_abort_c4_combout,
	cout => ladder_fpga_nbr_abort_c4_cout);

-- Location: LCCOMB_X17_Y14_N22
ladder_fpga_nbr_abort_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c9_combout = (ladder_fpga_nbr_abort(9) & (!ladder_fpga_nbr_abort_c8_cout)) # (!ladder_fpga_nbr_abort(9) & ((ladder_fpga_nbr_abort_c8_cout) # (GND)))
-- ladder_fpga_nbr_abort_c9_cout = CARRY((!ladder_fpga_nbr_abort_c8_cout) # (!ladder_fpga_nbr_abort(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_abort(9),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c8_cout,
	combout => ladder_fpga_nbr_abort_c9_combout,
	cout => ladder_fpga_nbr_abort_c9_cout);

-- Location: LCCOMB_X12_Y15_N12
\comp_mesure_temperature|state_ns_o2_1_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2_1\(12) = (\comp_mesure_temperature|cnt\(11)) # (\comp_mesure_temperature|cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|state_ns_o2_1\(12));

-- Location: LCCOMB_X12_Y15_N18
\comp_mesure_temperature|state_ns_a2_1_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_a2_1\(12) = (\comp_mesure_temperature|cnt\(13) & (\comp_mesure_temperature|cnt\(14) & (\comp_mesure_temperature|cnt\(16) & \comp_mesure_temperature|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(13),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(16),
	datad => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|state_ns_a2_1\(12));

-- Location: LCCOMB_X12_Y15_N26
\comp_mesure_temperature|state_ns_o2_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2\(12) = (\comp_mesure_temperature|cnt\(17)) # ((\comp_mesure_temperature|state_ns_a2_1\(12) & (\comp_mesure_temperature|state_ns_o2_1\(12) & \comp_mesure_temperature|cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(17),
	datab => \comp_mesure_temperature|state_ns_a2_1\(12),
	datac => \comp_mesure_temperature|state_ns_o2_1\(12),
	datad => \comp_mesure_temperature|cnt\(12),
	combout => \comp_mesure_temperature|state_ns_o2\(12));

-- Location: FF_X14_Y14_N19
\comp_mesure_temperature|state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_437_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(2));

-- Location: LCCOMB_X15_Y16_N6
ladder_fpga_nbr_test_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c3_combout = (ladder_fpga_nbr_test(3) & (!ladder_fpga_nbr_test_c2_cout)) # (!ladder_fpga_nbr_test(3) & ((ladder_fpga_nbr_test_c2_cout) # (GND)))
-- ladder_fpga_nbr_test_c3_cout = CARRY((!ladder_fpga_nbr_test_c2_cout) # (!ladder_fpga_nbr_test(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(3),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c2_cout,
	combout => ladder_fpga_nbr_test_c3_combout,
	cout => ladder_fpga_nbr_test_c3_cout);

-- Location: LCCOMB_X15_Y16_N10
ladder_fpga_nbr_test_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c5_combout = (ladder_fpga_nbr_test(5) & (!ladder_fpga_nbr_test_c4_cout)) # (!ladder_fpga_nbr_test(5) & ((ladder_fpga_nbr_test_c4_cout) # (GND)))
-- ladder_fpga_nbr_test_c5_cout = CARRY((!ladder_fpga_nbr_test_c4_cout) # (!ladder_fpga_nbr_test(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(5),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c4_cout,
	combout => ladder_fpga_nbr_test_c5_combout,
	cout => ladder_fpga_nbr_test_c5_cout);

-- Location: LCCOMB_X15_Y16_N20
ladder_fpga_nbr_test_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c10_combout = (ladder_fpga_nbr_test(10) & (ladder_fpga_nbr_test_c9_cout $ (GND))) # (!ladder_fpga_nbr_test(10) & (!ladder_fpga_nbr_test_c9_cout & VCC))
-- ladder_fpga_nbr_test_c10_cout = CARRY((ladder_fpga_nbr_test(10) & !ladder_fpga_nbr_test_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(10),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c9_cout,
	combout => ladder_fpga_nbr_test_c10_combout,
	cout => ladder_fpga_nbr_test_c10_cout);

-- Location: LCCOMB_X15_Y16_N22
ladder_fpga_nbr_test_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c11_combout = ladder_fpga_nbr_test(11) $ (ladder_fpga_nbr_test_c10_cout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(11),
	cin => ladder_fpga_nbr_test_c10_cout,
	combout => ladder_fpga_nbr_test_c11_combout);

-- Location: LCCOMB_X14_Y16_N16
\comp_mesure_temperature|temperature1_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_11__g3\ = (\comp_mesure_temperature|temperature1_11\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_11\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_11__g3\);

-- Location: LCCOMB_X15_Y14_N10
ladder_fpga_nbr_hold_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c2_combout = (ladder_fpga_nbr_hold(2) & (ladder_fpga_nbr_hold_c1_cout $ (GND))) # (!ladder_fpga_nbr_hold(2) & (!ladder_fpga_nbr_hold_c1_cout & VCC))
-- ladder_fpga_nbr_hold_c2_cout = CARRY((ladder_fpga_nbr_hold(2) & !ladder_fpga_nbr_hold_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(2),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c1_cout,
	combout => ladder_fpga_nbr_hold_c2_combout,
	cout => ladder_fpga_nbr_hold_c2_cout);

-- Location: LCCOMB_X15_Y14_N26
ladder_fpga_nbr_hold_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c10_combout = (ladder_fpga_nbr_hold(10) & (ladder_fpga_nbr_hold_c9_cout $ (GND))) # (!ladder_fpga_nbr_hold(10) & (!ladder_fpga_nbr_hold_c9_cout & VCC))
-- ladder_fpga_nbr_hold_c10_cout = CARRY((ladder_fpga_nbr_hold(10) & !ladder_fpga_nbr_hold_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(10),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c9_cout,
	combout => ladder_fpga_nbr_hold_c10_combout,
	cout => ladder_fpga_nbr_hold_c10_cout);

-- Location: FF_X14_Y14_N23
\comp_mesure_temperature|state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_433_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(4));

-- Location: LCCOMB_X15_Y13_N10
ladder_fpga_nbr_token_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c1_combout = (ladder_fpga_nbr_token(1) & (!ladder_fpga_nbr_token_c0_cout)) # (!ladder_fpga_nbr_token(1) & ((ladder_fpga_nbr_token_c0_cout) # (GND)))
-- ladder_fpga_nbr_token_c1_cout = CARRY((!ladder_fpga_nbr_token_c0_cout) # (!ladder_fpga_nbr_token(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(1),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c0_cout,
	combout => ladder_fpga_nbr_token_c1_combout,
	cout => ladder_fpga_nbr_token_c1_cout);

-- Location: LCCOMB_X15_Y13_N12
ladder_fpga_nbr_token_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c2_combout = (ladder_fpga_nbr_token(2) & (ladder_fpga_nbr_token_c1_cout $ (GND))) # (!ladder_fpga_nbr_token(2) & (!ladder_fpga_nbr_token_c1_cout & VCC))
-- ladder_fpga_nbr_token_c2_cout = CARRY((ladder_fpga_nbr_token(2) & !ladder_fpga_nbr_token_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(2),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c1_cout,
	combout => ladder_fpga_nbr_token_c2_combout,
	cout => ladder_fpga_nbr_token_c2_cout);

-- Location: LCCOMB_X15_Y13_N22
ladder_fpga_nbr_token_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c7_combout = (ladder_fpga_nbr_token(7) & (!ladder_fpga_nbr_token_c6_cout)) # (!ladder_fpga_nbr_token(7) & ((ladder_fpga_nbr_token_c6_cout) # (GND)))
-- ladder_fpga_nbr_token_c7_cout = CARRY((!ladder_fpga_nbr_token_c6_cout) # (!ladder_fpga_nbr_token(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(7),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c6_cout,
	combout => ladder_fpga_nbr_token_c7_combout,
	cout => ladder_fpga_nbr_token_c7_cout);

-- Location: LCCOMB_X15_Y13_N26
ladder_fpga_nbr_token_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c9_combout = (ladder_fpga_nbr_token(9) & (!ladder_fpga_nbr_token_c8_cout)) # (!ladder_fpga_nbr_token(9) & ((ladder_fpga_nbr_token_c8_cout) # (GND)))
-- ladder_fpga_nbr_token_c9_cout = CARRY((!ladder_fpga_nbr_token_c8_cout) # (!ladder_fpga_nbr_token(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(9),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c8_cout,
	combout => ladder_fpga_nbr_token_c9_combout,
	cout => ladder_fpga_nbr_token_c9_cout);

-- Location: LCCOMB_X15_Y13_N28
ladder_fpga_nbr_token_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c10_combout = (ladder_fpga_nbr_token(10) & (ladder_fpga_nbr_token_c9_cout $ (GND))) # (!ladder_fpga_nbr_token(10) & (!ladder_fpga_nbr_token_c9_cout & VCC))
-- ladder_fpga_nbr_token_c10_cout = CARRY((ladder_fpga_nbr_token(10) & !ladder_fpga_nbr_token_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(10),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c9_cout,
	combout => ladder_fpga_nbr_token_c10_combout,
	cout => ladder_fpga_nbr_token_c10_cout);

-- Location: LCCOMB_X15_Y13_N30
ladder_fpga_nbr_token_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c11_combout = ladder_fpga_nbr_token(11) $ (ladder_fpga_nbr_token_c10_cout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(11),
	cin => ladder_fpga_nbr_token_c10_cout,
	combout => ladder_fpga_nbr_token_c11_combout);

-- Location: LCCOMB_X14_Y14_N24
\comp_mesure_temperature|temperature3_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_10__g3\ = (\comp_mesure_temperature|temperature3_10\) # (\comp_mesure_temperature|state_ns_o2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature3_10\,
	datad => \comp_mesure_temperature|state_ns_o2\(12),
	combout => \comp_mesure_temperature|temperature3_1_0_10__g3\);

-- Location: LCCOMB_X23_Y9_N12
\ladder_fpga_fifo21_input_11_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(10) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(2) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(2),
	datab => ladder_fpga_fifo21_input_11_sn_m5,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_m_x(6),
	combout => ladder_fpga_fifo21_input_11_1(10));

-- Location: FF_X22_Y9_N13
\ladder_fpga_data_packer_temp_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_10__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(10));

-- Location: LCCOMB_X15_Y15_N26
\comp_mesure_temperature|temperature3_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_9__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_9\,
	combout => \comp_mesure_temperature|temperature3_1_0_9__g3\);

-- Location: LCCOMB_X16_Y17_N24
\comp_mesure_temperature|temperature2_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_9__g4\ = (\comp_mesure_temperature|cnt\(13)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(13),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature2_1_0_9__g4\);

-- Location: LCCOMB_X20_Y10_N24
\ladder_fpga_fifo21_input_11_2_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(9) = (ladder_fpga_data_packer_temp(13) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_data_packer_temp(13),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(9));

-- Location: LCCOMB_X15_Y15_N12
\comp_mesure_temperature|temperature3_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_8__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_8\,
	combout => \comp_mesure_temperature|temperature3_1_0_8__g3\);

-- Location: LCCOMB_X14_Y16_N22
\comp_mesure_temperature|temperature1_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_8__g3\ = (\comp_mesure_temperature|temperature1_8\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_8\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_8__g3\);

-- Location: LCCOMB_X15_Y17_N12
\comp_mesure_temperature|cnt_RNIDOS3_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_8__g4\ = (\comp_mesure_temperature|cnt\(9)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(9),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_8__g4\);

-- Location: LCCOMB_X21_Y10_N30
\data_serial_m_x_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(4) = data_serial_c(4) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(4),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(4));

-- Location: LCCOMB_X21_Y10_N0
\ladder_fpga_fifo21_input_11_1_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(8) = (ladder_fpga_fifo21_input_11_sn_m5 & (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ ((data_serial_c(0))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datab => data_serial_c(0),
	datac => data_serial_m_x(4),
	datad => ladder_fpga_fifo21_input_11_sn_m5,
	combout => ladder_fpga_fifo21_input_11_1(8));

-- Location: LCCOMB_X15_Y15_N18
\comp_mesure_temperature|temperature3_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_6__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_6\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_6\,
	combout => \comp_mesure_temperature|temperature3_1_0_6__g3\);

-- Location: LCCOMB_X14_Y16_N10
\comp_mesure_temperature|temperature1_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_6__g3\ = (\comp_mesure_temperature|temperature1_6\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_6\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_6__g3\);

-- Location: LCCOMB_X15_Y15_N28
\comp_mesure_temperature|temperature3_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_5__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_5\,
	combout => \comp_mesure_temperature|temperature3_1_0_5__g3\);

-- Location: LCCOMB_X14_Y16_N20
\comp_mesure_temperature|temperature1_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_5__g3\ = (\comp_mesure_temperature|temperature1_5\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_5\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_5__g3\);

-- Location: LCCOMB_X16_Y17_N16
\comp_mesure_temperature|cnt_RNIACS3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_5__g4\ = (\comp_mesure_temperature|cnt\(6)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(6),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_5__g4\);

-- Location: LCCOMB_X24_Y10_N22
\ladder_fpga_fifo21_input_11_2_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(5) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ladder_fpga_data_packer_temp(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_data_packer_temp(9),
	combout => ladder_fpga_fifo21_input_11_2(5));

-- Location: LCCOMB_X15_Y15_N6
\comp_mesure_temperature|temperature3_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_4__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_4\,
	combout => \comp_mesure_temperature|temperature3_1_0_4__g3\);

-- Location: LCCOMB_X16_Y15_N24
\comp_mesure_temperature|temperature1_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_4__g3\ = (\comp_mesure_temperature|temperature1_4\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	datac => \comp_mesure_temperature|temperature1_4\,
	combout => \comp_mesure_temperature|temperature1_1_0_4__g3\);

-- Location: LCCOMB_X20_Y10_N18
\ladder_fpga_fifo21_input_11_2_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(4) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ladder_fpga_data_packer_temp(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_data_packer_temp(8),
	combout => ladder_fpga_fifo21_input_11_2(4));

-- Location: LCCOMB_X16_Y15_N12
\comp_mesure_temperature|temperature1_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_3__g3\ = (\comp_mesure_temperature|temperature1_3\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	datac => \comp_mesure_temperature|temperature1_3\,
	combout => \comp_mesure_temperature|temperature1_1_0_3__g3\);

-- Location: LCCOMB_X15_Y15_N10
\comp_mesure_temperature|temperature3_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_2__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_2\,
	combout => \comp_mesure_temperature|temperature3_1_0_2__g3\);

-- Location: LCCOMB_X14_Y16_N14
\comp_mesure_temperature|temperature1_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_2__g3\ = (\comp_mesure_temperature|temperature1_2\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_2\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_2__g3\);

-- Location: LCCOMB_X15_Y17_N6
\comp_mesure_temperature|temperature0_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_2__g4\ = (\comp_mesure_temperature|cnt\(3)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(3),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_2__g4\);

-- Location: LCCOMB_X22_Y9_N22
\ladder_fpga_fifo21_input_11_2_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(2) = (ladder_fpga_data_packer_temp(6) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(6),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(2));

-- Location: LCCOMB_X16_Y15_N8
\comp_mesure_temperature|temperature1_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_1__g3\ = (\comp_mesure_temperature|temperature1_1\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	datac => \comp_mesure_temperature|temperature1_1\,
	combout => \comp_mesure_temperature|temperature1_1_0_1__g3\);

-- Location: LCCOMB_X15_Y17_N8
\comp_mesure_temperature|temperature0_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_1__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|cnt\(2),
	combout => \comp_mesure_temperature|temperature0_1_0_1__g4\);

-- Location: LCCOMB_X24_Y10_N6
\ladder_fpga_fifo21_input_11_1_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(1) = (ladder_fpga_fifo21_input_11_sn_m5 & (ladder_fpga_data_packer_temp(9))) # (!ladder_fpga_fifo21_input_11_sn_m5 & ((ladder_fpga_data_packer_temp(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datac => ladder_fpga_data_packer_temp(9),
	datad => ladder_fpga_data_packer_temp(13),
	combout => ladder_fpga_fifo21_input_11_1(1));

-- Location: LCCOMB_X15_Y15_N30
\comp_mesure_temperature|temperature3_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_0__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_0\,
	combout => \comp_mesure_temperature|temperature3_1_0_0__g3\);

-- Location: LCCOMB_X22_Y10_N6
\ladder_fpga_fifo21_input_11_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(0) = (ladder_fpga_fifo21_input_11_sn_m5 & ((ladder_fpga_data_packer_temp(8)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (ladder_fpga_data_packer_temp(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datac => ladder_fpga_data_packer_temp(12),
	datad => ladder_fpga_data_packer_temp(8),
	combout => ladder_fpga_fifo21_input_11_1(0));

-- Location: FF_X21_Y10_N27
\ladder_fpga_data_packer_temp_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_0__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(0));

-- Location: FF_X14_Y14_N1
\comp_mesure_temperature|state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_0_12__g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(0));

-- Location: LCCOMB_X12_Y16_N24
\comp_mesure_temperature|state_ns_o2_0_1_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2_0_1\(12) = ((!\comp_mesure_temperature|cnt\(15)) # (!\comp_mesure_temperature|cnt\(16))) # (!\comp_mesure_temperature|cnt\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(17),
	datac => \comp_mesure_temperature|cnt\(16),
	datad => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|state_ns_o2_0_1\(12));

-- Location: LCCOMB_X12_Y15_N22
\comp_mesure_temperature|op_ge_un1_cnt_5lto10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_5lto10\ = (!\comp_mesure_temperature|cnt\(9) & (!\comp_mesure_temperature|cnt\(10) & ((!\comp_mesure_temperature|cnt\(7)) # (!\comp_mesure_temperature|cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(9),
	datab => \comp_mesure_temperature|cnt\(10),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|cnt\(7),
	combout => \comp_mesure_temperature|un1_cnt_5lto10\);

-- Location: LCCOMB_X12_Y15_N28
\comp_mesure_temperature|op_ge_un1_cnt_5lto13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_5lto13\ = ((!\comp_mesure_temperature|cnt\(12) & ((\comp_mesure_temperature|un1_cnt_5lto10\) # (!\comp_mesure_temperature|cnt\(11))))) # (!\comp_mesure_temperature|cnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|un1_cnt_5lto10\,
	datab => \comp_mesure_temperature|cnt\(11),
	datac => \comp_mesure_temperature|cnt\(13),
	datad => \comp_mesure_temperature|cnt\(12),
	combout => \comp_mesure_temperature|un1_cnt_5lto13\);

-- Location: LCCOMB_X12_Y15_N10
\comp_mesure_temperature|op_ge_un1_cnt_5lto13_RNIFCJM\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0__g0_0_a3\ = (!\comp_mesure_temperature|state_ns_o2_0_1\(12) & (\comp_mesure_temperature|state\(0) & ((\comp_mesure_temperature|cnt\(14)) # (!\comp_mesure_temperature|un1_cnt_5lto13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2_0_1\(12),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|state\(0),
	datad => \comp_mesure_temperature|un1_cnt_5lto13\,
	combout => \comp_mesure_temperature|state_ns_0_0__g0_0_a3\);

-- Location: LCCOMB_X22_Y14_N0
ladder_fpga_fifo8_to_usb_wr_RNO_2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0 = (acquire_state_ip(6)) # (acquire_state_ip(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(6),
	datac => acquire_state_ip(5),
	combout => ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0);

-- Location: LCCOMB_X22_Y14_N10
ladder_fpga_fifo8_to_usb_wr_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4 = (acquire_state_ip(1)) # ((acquire_state_ip(4)) # ((acquire_state_ip(7)) # (ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(1),
	datab => acquire_state_ip(4),
	datac => acquire_state_ip(7),
	datad => ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4_0,
	combout => ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4);

-- Location: LCCOMB_X22_Y16_N4
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(0) = (\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\)) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))) # (!\acquire_adcs.n_preamble\(2) & 
-- (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(0));

-- Location: LCCOMB_X22_Y15_N24
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(1) = (\acquire_adcs.n_preamble\(2) & (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\)) # (!\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\) # 
-- (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(1));

-- Location: LCCOMB_X21_Y8_N12
\acquire_adcs_data_to_send_2_10_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(9) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))))) # (!n_adc(1) & (!n_adc(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => n_adc(0),
	datac => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datad => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_10_a\(9));

-- Location: LCCOMB_X21_Y7_N24
\acquire_adcs_data_to_send_2_10_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(9) = (\acquire_adcs.data_to_send_2_10_a\(9) & (((!n_adc(1) & \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))))) # (!\acquire_adcs.data_to_send_2_10_a\(9) & 
-- ((\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)) # ((n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datab => \acquire_adcs.data_to_send_2_10_a\(9),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_10\(9));

-- Location: LCCOMB_X26_Y8_N4
\acquire_adcs_data_to_send_2_13_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(9) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))))) # (!n_adc(1) & (!n_adc(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => n_adc(0),
	datac => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datad => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_13_a\(9));

-- Location: LCCOMB_X26_Y8_N30
\acquire_adcs_data_to_send_2_13_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(9) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_13_a\(9))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_13_a\(9) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))) # 
-- (!\acquire_adcs.data_to_send_2_13_a\(9) & ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datac => \acquire_adcs.data_to_send_2_13_a\(9),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_13\(9));

-- Location: LCCOMB_X21_Y7_N10
\acquire_adcs_data_to_send_2_15_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_15_a\(9) = (n_adc(2) & (!\acquire_adcs.data_to_send_2_13\(9) & (n_adc(3)))) # (!n_adc(2) & (((!\acquire_adcs.data_to_send_2_10\(9)) # (!n_adc(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => \acquire_adcs.data_to_send_2_13\(9),
	datac => n_adc(3),
	datad => \acquire_adcs.data_to_send_2_10\(9),
	combout => \acquire_adcs.data_to_send_2_15_a\(9));

-- Location: FF_X22_Y8_N27
\data_to_send_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_1__g3\,
	asdata => \data_to_send_1_0_1__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(1));

-- Location: FF_X21_Y12_N11
\switch_val_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => acquire_state_ip(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => switch_val(3));

-- Location: LCCOMB_X21_Y12_N10
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(3) = (n_bytes(1) & ((acquire_state_ip(1) & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3)))) # (!acquire_state_ip(1) & (switch_val(3))))) # (!n_bytes(1) & 
-- (((switch_val(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datab => acquire_state_ip(1),
	datac => switch_val(3),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(3));

-- Location: FF_X19_Y9_N3
\data_to_send_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_4__g3\,
	asdata => \data_to_send_1_0_4__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(4));

-- Location: LCCOMB_X19_Y13_N24
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(4) = (acquire_state_ip(4) & ((data_to_send(4)))) # (!acquire_state_ip(4) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	datad => data_to_send(4),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(4));

-- Location: LCCOMB_X21_Y15_N26
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(4) = (\acquire_adcs.n_preamble\(2) & (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\)) # (!\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\) # 
-- (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\,
	datad => \acquire_adcs.n_preamble\(2),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(4));

-- Location: LCCOMB_X19_Y13_N2
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(4) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(4)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(4),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(4),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(4));

-- Location: FF_X19_Y9_N21
\data_to_send_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_5__g3\,
	asdata => \data_to_send_1_0_5__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(5));

-- Location: LCCOMB_X19_Y13_N12
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(5) = (acquire_state_ip(4) & ((data_to_send(5)))) # (!acquire_state_ip(4) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	datad => data_to_send(5),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(5));

-- Location: LCCOMB_X22_Y16_N28
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(5) = (\acquire_adcs.n_preamble\(2) & ((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\) # ((!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)))) # (!\acquire_adcs.n_preamble\(2) & 
-- (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(5));

-- Location: LCCOMB_X19_Y13_N22
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(5) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(5)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(5),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(5),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(5));

-- Location: FF_X19_Y8_N1
\data_to_send_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_6__g3\,
	asdata => \data_to_send_1_0_6__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(6));

-- Location: LCCOMB_X19_Y13_N0
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(6) = (acquire_state_ip(4) & ((data_to_send(6)))) # (!acquire_state_ip(4) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	datad => data_to_send(6),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(6));

-- Location: LCCOMB_X21_Y15_N16
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(6) = (\acquire_adcs.n_preamble\(2) & (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\)) # (!\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\) # 
-- (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\,
	datad => \acquire_adcs.n_preamble\(2),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(6));

-- Location: LCCOMB_X19_Y13_N18
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(6) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(6)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(6),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(6),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(6));

-- Location: LCCOMB_X22_Y14_N30
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(7) = (n_bytes(1) & (!n_bytes(0) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7) & acquire_state_ip(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datab => n_bytes(0),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	datad => acquire_state_ip(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(7));

-- Location: FF_X23_Y16_N17
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N9
\COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X14_Y15_N26
\comp_mesure_temperature|state_ns_i_o2_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2_0\(4) = (((!\comp_mesure_temperature|cnt\(4) & !\comp_mesure_temperature|cnt\(3))) # (!\comp_mesure_temperature|cnt\(5))) # (!\comp_mesure_temperature|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datab => \comp_mesure_temperature|cnt\(6),
	datac => \comp_mesure_temperature|cnt\(5),
	datad => \comp_mesure_temperature|cnt\(3),
	combout => \comp_mesure_temperature|state_ns_i_o2_0\(4));

-- Location: FF_X22_Y23_N1
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y23_N6
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_3_0_g0\);

-- Location: FF_X23_Y16_N9
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y11_N6
\ladder_fpga_event_controller_state_ns_0_i_0_m2_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_ns_0_i_0_m2(4) = (spare_switch_c & ((ladder_fpga_adc_bit_count_cs_integer_i(3)) # ((un1_shiftreg_clr3_i_o2)))) # (!spare_switch_c & (((ladder_fpga_busy))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datab => un1_shiftreg_clr3_i_o2,
	datac => spare_switch_c,
	datad => ladder_fpga_busy,
	combout => ladder_fpga_event_controller_state_ns_0_i_0_m2(4));

-- Location: LCCOMB_X23_Y11_N8
\ladder_fpga_event_controller_state_RNO_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0_a4_0_x\ = (!spare_switch_c & (ladder_fpga_event_controller_state_ip(3) & !holdin_echelle_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => spare_switch_c,
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => holdin_echelle_c,
	combout => \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0_a4_0_x\);

-- Location: FF_X23_Y14_N13
\acquire_adcs_n_delay_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(5));

-- Location: FF_X23_Y14_N11
\acquire_adcs_n_delay_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(4));

-- Location: FF_X14_Y14_N11
\comp_mesure_temperature|state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_435_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(3));

-- Location: LCCOMB_X14_Y14_N20
\comp_mesure_temperature|state_ns_i_a5_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_1\(10) = (!\comp_mesure_temperature|state\(3) & (!\comp_mesure_temperature|state\(2) & (!\comp_mesure_temperature|cnt\(15) & !\comp_mesure_temperature|state_ns_i_o2_1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(3),
	datab => \comp_mesure_temperature|state\(2),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state_ns_i_o2_1\(10),
	combout => \comp_mesure_temperature|state_ns_i_a5_1\(10));

-- Location: LCCOMB_X14_Y14_N30
\comp_mesure_temperature|state_ns_i_a5_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_0\(10) = (!\comp_mesure_temperature|state\(3) & (\comp_mesure_temperature|un1_cnt_3lto15_1_0\ & (!\comp_mesure_temperature|state\(2) & !\comp_mesure_temperature|state_ns_i_o2_1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(3),
	datab => \comp_mesure_temperature|un1_cnt_3lto15_1_0\,
	datac => \comp_mesure_temperature|state\(2),
	datad => \comp_mesure_temperature|state_ns_i_o2_1\(10),
	combout => \comp_mesure_temperature|state_ns_i_a5_0\(10));

-- Location: LCCOMB_X14_Y14_N16
\comp_mesure_temperature|state_ns_i_a5_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5\(10) = (!\comp_mesure_temperature|state\(3) & (!\comp_mesure_temperature|state\(4) & ((\comp_mesure_temperature|state_ns_o2\(12)) # (!\comp_mesure_temperature|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(3),
	datab => \comp_mesure_temperature|state\(4),
	datac => \comp_mesure_temperature|state\(2),
	datad => \comp_mesure_temperature|state_ns_o2\(12),
	combout => \comp_mesure_temperature|state_ns_i_a5\(10));

-- Location: LCCOMB_X14_Y14_N18
\comp_mesure_temperature|state_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_437_i_0_g0\ = (\comp_mesure_temperature|sTemp_in\ & (!\comp_mesure_temperature|state_ns_i_a5_1\(10) & (!\comp_mesure_temperature|state_ns_i_a5_0\(10) & !\comp_mesure_temperature|state_ns_i_a5\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|sTemp_in\,
	datab => \comp_mesure_temperature|state_ns_i_a5_1\(10),
	datac => \comp_mesure_temperature|state_ns_i_a5_0\(10),
	datad => \comp_mesure_temperature|state_ns_i_a5\(10),
	combout => \comp_mesure_temperature|N_437_i_0_g0\);

-- Location: FF_X14_Y15_N13
\comp_mesure_temperature|state_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_427_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(7));

-- Location: FF_X14_Y14_N3
\comp_mesure_temperature|state_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_431_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(5));

-- Location: LCCOMB_X14_Y14_N12
\comp_mesure_temperature|state_ns_i_a5_1_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_1\(8) = (!\comp_mesure_temperature|state\(5) & (!\comp_mesure_temperature|un1_cnt_3lto15_1_0\ & (\comp_mesure_temperature|cnt\(15) & !\comp_mesure_temperature|state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(5),
	datab => \comp_mesure_temperature|un1_cnt_3lto15_1_0\,
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state\(6),
	combout => \comp_mesure_temperature|state_ns_i_a5_1\(8));

-- Location: LCCOMB_X14_Y14_N14
\comp_mesure_temperature|state_RNO_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_433_i_0_g0_a\ = (\comp_mesure_temperature|state\(6) & (\comp_mesure_temperature|state_ns_i_a5_0_1\(8) & (!\comp_mesure_temperature|state\(4)))) # (!\comp_mesure_temperature|state\(6) & 
-- (((\comp_mesure_temperature|state_ns_i_o2_1\(10)) # (!\comp_mesure_temperature|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	datab => \comp_mesure_temperature|state\(6),
	datac => \comp_mesure_temperature|state\(4),
	datad => \comp_mesure_temperature|state_ns_i_o2_1\(10),
	combout => \comp_mesure_temperature|N_433_i_0_g0_a\);

-- Location: LCCOMB_X14_Y14_N22
\comp_mesure_temperature|state_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_433_i_0_g0\ = (!\comp_mesure_temperature|state_ns_i_a5_1\(8) & (\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(5)) # (!\comp_mesure_temperature|N_433_i_0_g0_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_a5_1\(8),
	datab => \comp_mesure_temperature|N_433_i_0_g0_a\,
	datac => \comp_mesure_temperature|state\(5),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|N_433_i_0_g0\);

-- Location: LCCOMB_X22_Y9_N12
\ladder_fpga_data_packer_temp_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_10__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(10))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datab => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datac => ladder_fpga_data_packer_temp(10),
	datad => data_serial_m_x(10),
	combout => \ladder_fpga_data_packer_temp_1_0_10__m3\);

-- Location: LCCOMB_X24_Y9_N30
\data_serial_m_x_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(1) = data_serial_c(1) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(1),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(1));

-- Location: LCCOMB_X21_Y10_N26
\ladder_fpga_data_packer_temp_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_0__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(0))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(0),
	datad => data_serial_m_x(0),
	combout => \ladder_fpga_data_packer_temp_1_0_0__m3\);

-- Location: FF_X21_Y16_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N9
\comp_mesure_temperature|state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_439_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(1));

-- Location: LCCOMB_X12_Y16_N26
\comp_mesure_temperature|op_ge_un1_cnt_5lto12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_5lto12\ = (!\comp_mesure_temperature|cnt\(12) & ((\comp_mesure_temperature|un1_cnt_5lto10\) # (!\comp_mesure_temperature|cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|un1_cnt_5lto10\,
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|cnt\(12),
	combout => \comp_mesure_temperature|un1_cnt_5lto12\);

-- Location: LCCOMB_X12_Y16_N20
\comp_mesure_temperature|state_RNO_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_12__g0_0_1_a\ = (!\comp_mesure_temperature|state_ns_o2_0_1\(12) & ((\comp_mesure_temperature|cnt\(14)) # ((!\comp_mesure_temperature|un1_cnt_5lto12\ & \comp_mesure_temperature|cnt\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datab => \comp_mesure_temperature|state_ns_o2_0_1\(12),
	datac => \comp_mesure_temperature|un1_cnt_5lto12\,
	datad => \comp_mesure_temperature|cnt\(13),
	combout => \comp_mesure_temperature|state_ns_0_12__g0_0_1_a\);

-- Location: LCCOMB_X14_Y14_N26
\comp_mesure_temperature|state_RNO_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_12__g0_0_1\ = (\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(1)) # ((!\comp_mesure_temperature|state_ns_0_12__g0_0_1_a\ & \comp_mesure_temperature|state\(0))))) # 
-- (!\comp_mesure_temperature|sTemp_in\ & (((!\comp_mesure_temperature|state_ns_0_12__g0_0_1_a\ & \comp_mesure_temperature|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|sTemp_in\,
	datab => \comp_mesure_temperature|state\(1),
	datac => \comp_mesure_temperature|state_ns_0_12__g0_0_1_a\,
	datad => \comp_mesure_temperature|state\(0),
	combout => \comp_mesure_temperature|state_ns_0_12__g0_0_1\);

-- Location: LCCOMB_X14_Y14_N0
\comp_mesure_temperature|state_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_12__g0_0\ = (\comp_mesure_temperature|state_ns_0_12__g0_0_1\) # ((\comp_mesure_temperature|state_ns_o2\(12) & (\comp_mesure_temperature|state\(2) & \comp_mesure_temperature|sTemp_in\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_12__g0_0_1\,
	datab => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|state\(2),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|state_ns_0_12__g0_0\);

-- Location: LCCOMB_X26_Y9_N10
\acquire_adcs_data_to_send_2_13_a_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(0) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(0))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \acquire_adcs.data_to_send_2_13_a\(0));

-- Location: LCCOMB_X26_Y9_N4
\acquire_adcs_data_to_send_2_13_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(0) = (\acquire_adcs.data_to_send_2_13_a\(0) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & (!n_adc(1)))) # (!\acquire_adcs.data_to_send_2_13_a\(0) & (((n_adc(1)) # 
-- (\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_13_a\(0),
	datab => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \acquire_adcs.data_to_send_2_13\(0));

-- Location: LCCOMB_X21_Y9_N0
\acquire_adcs_data_to_send_2_6_a_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(0) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(0))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \acquire_adcs.data_to_send_2_6_a\(0));

-- Location: LCCOMB_X21_Y9_N18
\acquire_adcs_data_to_send_2_6_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(0) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_6_a\(0))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_6_a\(0) & ((\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))) # 
-- (!\acquire_adcs.data_to_send_2_6_a\(0) & (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datad => \acquire_adcs.data_to_send_2_6_a\(0),
	combout => \acquire_adcs.data_to_send_2_6\(0));

-- Location: LCCOMB_X26_Y9_N14
\acquire_adcs_data_to_send_2_13_a_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(1) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	combout => \acquire_adcs.data_to_send_2_13_a\(1));

-- Location: LCCOMB_X26_Y9_N16
\acquire_adcs_data_to_send_2_13_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(1) = (\acquire_adcs.data_to_send_2_13_a\(1) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & (!n_adc(1)))) # (!\acquire_adcs.data_to_send_2_13_a\(1) & (((n_adc(1)) # 
-- (\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => \acquire_adcs.data_to_send_2_13_a\(1),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	combout => \acquire_adcs.data_to_send_2_13\(1));

-- Location: LCCOMB_X23_Y8_N28
\acquire_adcs_data_to_send_2_10_a_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(1) = (n_adc(0) & (!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & (n_adc(1)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)) # (!n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => n_adc(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	combout => \acquire_adcs.data_to_send_2_10_a\(1));

-- Location: LCCOMB_X23_Y8_N22
\acquire_adcs_data_to_send_2_10_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(1) = (\acquire_adcs.data_to_send_2_10_a\(1) & (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & (!n_adc(1)))) # (!\acquire_adcs.data_to_send_2_10_a\(1) & (((n_adc(1)) # 
-- (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => \acquire_adcs.data_to_send_2_10_a\(1),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	combout => \acquire_adcs.data_to_send_2_10\(1));

-- Location: LCCOMB_X22_Y8_N26
\data_to_send_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_1__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(1))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_13\(1),
	datab => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_10\(1),
	combout => \data_to_send_1_0_1__g3\);

-- Location: LCCOMB_X20_Y9_N24
\acquire_adcs_data_to_send_2_6_a_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(1) = (n_adc(0) & (((n_adc(1) & !\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	combout => \acquire_adcs.data_to_send_2_6_a\(1));

-- Location: LCCOMB_X21_Y9_N28
\acquire_adcs_data_to_send_2_6_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(1) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_6_a\(1))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_6_a\(1) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))) # 
-- (!\acquire_adcs.data_to_send_2_6_a\(1) & ((\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datad => \acquire_adcs.data_to_send_2_6_a\(1),
	combout => \acquire_adcs.data_to_send_2_6\(1));

-- Location: LCCOMB_X23_Y7_N10
\acquire_adcs_data_to_send_2_3_a_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(1) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => n_adc(1),
	datad => n_adc(0),
	combout => \acquire_adcs.data_to_send_2_3_a\(1));

-- Location: LCCOMB_X22_Y8_N2
\acquire_adcs_data_to_send_2_3_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(1) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(1))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(1) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(1) & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datad => \acquire_adcs.data_to_send_2_3_a\(1),
	combout => \acquire_adcs.data_to_send_2_3\(1));

-- Location: LCCOMB_X22_Y8_N4
\data_to_send_RNO_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_1__g2\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_6\(1))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n_adc(2),
	datac => \acquire_adcs.data_to_send_2_6\(1),
	datad => \acquire_adcs.data_to_send_2_3\(1),
	combout => \data_to_send_1_0_1__g2\);

-- Location: LCCOMB_X27_Y8_N16
\acquire_adcs_data_to_send_2_13_a_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(2) = (n_adc(0) & (n_adc(1) & (!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))) # (!n_adc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datad => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_13_a\(2));

-- Location: LCCOMB_X27_Y9_N24
\acquire_adcs_data_to_send_2_13_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(2) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_13_a\(2))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_13_a\(2) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))) # 
-- (!\acquire_adcs.data_to_send_2_13_a\(2) & ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => \acquire_adcs.data_to_send_2_13_a\(2),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_13\(2));

-- Location: LCCOMB_X23_Y7_N20
\acquire_adcs_data_to_send_2_3_a_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(2) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => n_adc(1),
	datad => n_adc(0),
	combout => \acquire_adcs.data_to_send_2_3_a\(2));

-- Location: LCCOMB_X22_Y8_N6
\acquire_adcs_data_to_send_2_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(2) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(2))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(2) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(2) & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => \acquire_adcs.data_to_send_2_3_a\(2),
	datad => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_3\(2));

-- Location: LCCOMB_X27_Y8_N10
\acquire_adcs_data_to_send_2_13_a_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(3) = (n_adc(0) & (n_adc(1) & ((!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))) # (!n_adc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datad => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \acquire_adcs.data_to_send_2_13_a\(3));

-- Location: LCCOMB_X23_Y7_N22
\acquire_adcs_data_to_send_2_3_a_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(3) = (n_adc(0) & (!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & (n_adc(1)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)) # (!n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datab => n_adc(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \acquire_adcs.data_to_send_2_3_a\(3));

-- Location: LCCOMB_X19_Y9_N6
\acquire_adcs_data_to_send_2_3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(3) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_3_a\(3))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(3) & (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))) # (!\acquire_adcs.data_to_send_2_3_a\(3) & 
-- ((\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_3_a\(3),
	datac => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datad => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \acquire_adcs.data_to_send_2_3\(3));

-- Location: LCCOMB_X27_Y8_N20
\acquire_adcs_data_to_send_2_13_a_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(4) = (n_adc(0) & (n_adc(1) & ((!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))) # (!n_adc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datad => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \acquire_adcs.data_to_send_2_13_a\(4));

-- Location: LCCOMB_X27_Y9_N28
\acquire_adcs_data_to_send_2_13_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(4) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_13_a\(4))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_13_a\(4) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))) # 
-- (!\acquire_adcs.data_to_send_2_13_a\(4) & ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datab => n_adc(1),
	datac => \acquire_adcs.data_to_send_2_13_a\(4),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \acquire_adcs.data_to_send_2_13\(4));

-- Location: LCCOMB_X20_Y8_N26
\acquire_adcs_data_to_send_2_10_a_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(4) = (n_adc(0) & (!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & (n_adc(1)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(4)) # (!n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \acquire_adcs.data_to_send_2_10_a\(4));

-- Location: LCCOMB_X20_Y8_N20
\acquire_adcs_data_to_send_2_10_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(4) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_10_a\(4))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_10_a\(4) & ((\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(4)))) # 
-- (!\acquire_adcs.data_to_send_2_10_a\(4) & (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datab => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => n_adc(1),
	datad => \acquire_adcs.data_to_send_2_10_a\(4),
	combout => \acquire_adcs.data_to_send_2_10\(4));

-- Location: LCCOMB_X19_Y9_N2
\data_to_send_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_4__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(4))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => \acquire_adcs.data_to_send_2_13\(4),
	datad => \acquire_adcs.data_to_send_2_10\(4),
	combout => \data_to_send_1_0_4__g3\);

-- Location: LCCOMB_X20_Y9_N6
\acquire_adcs_data_to_send_2_6_a_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(4) = (n_adc(0) & (((n_adc(1) & !\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \acquire_adcs.data_to_send_2_6_a\(4));

-- Location: LCCOMB_X19_Y9_N10
\acquire_adcs_data_to_send_2_6_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(4) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_6_a\(4))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_6_a\(4) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))) # 
-- (!\acquire_adcs.data_to_send_2_6_a\(4) & ((\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => \acquire_adcs.data_to_send_2_6_a\(4),
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \acquire_adcs.data_to_send_2_6\(4));

-- Location: LCCOMB_X23_Y7_N24
\acquire_adcs_data_to_send_2_3_a_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(4) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(4)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => n_adc(1),
	datad => n_adc(0),
	combout => \acquire_adcs.data_to_send_2_3_a\(4));

-- Location: LCCOMB_X19_Y9_N28
\acquire_adcs_data_to_send_2_3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(4) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(4))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(4) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(4)))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(4) & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => \acquire_adcs.data_to_send_2_3_a\(4),
	datad => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \acquire_adcs.data_to_send_2_3\(4));

-- Location: LCCOMB_X19_Y9_N30
\data_to_send_RNO_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_4__g2\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_6\(4))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_6\(4),
	datac => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_3\(4),
	combout => \data_to_send_1_0_4__g2\);

-- Location: LCCOMB_X27_Y8_N14
\acquire_adcs_data_to_send_2_13_a_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(5) = (n_adc(0) & (n_adc(1) & (!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))) # (!n_adc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \acquire_adcs.data_to_send_2_13_a\(5));

-- Location: LCCOMB_X27_Y9_N22
\acquire_adcs_data_to_send_2_13_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(5) = (\acquire_adcs.data_to_send_2_13_a\(5) & (!n_adc(1) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))) # (!\acquire_adcs.data_to_send_2_13_a\(5) & ((n_adc(1)) # 
-- ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_13_a\(5),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \acquire_adcs.data_to_send_2_13\(5));

-- Location: LCCOMB_X20_Y8_N14
\acquire_adcs_data_to_send_2_10_a_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(5) = (n_adc(0) & (((n_adc(1) & !\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \acquire_adcs.data_to_send_2_10_a\(5));

-- Location: LCCOMB_X20_Y8_N0
\acquire_adcs_data_to_send_2_10_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(5) = (\acquire_adcs.data_to_send_2_10_a\(5) & (!n_adc(1) & (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))) # (!\acquire_adcs.data_to_send_2_10_a\(5) & ((n_adc(1)) # 
-- ((\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_10_a\(5),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \acquire_adcs.data_to_send_2_10\(5));

-- Location: LCCOMB_X19_Y9_N20
\data_to_send_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_5__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(5))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => \acquire_adcs.data_to_send_2_13\(5),
	datad => \acquire_adcs.data_to_send_2_10\(5),
	combout => \data_to_send_1_0_5__g3\);

-- Location: LCCOMB_X20_Y9_N8
\acquire_adcs_data_to_send_2_6_a_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(5) = (n_adc(0) & (((!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & n_adc(1))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => n_adc(1),
	combout => \acquire_adcs.data_to_send_2_6_a\(5));

-- Location: LCCOMB_X19_Y9_N16
\acquire_adcs_data_to_send_2_6_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(5) = (\acquire_adcs.data_to_send_2_6_a\(5) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & ((!n_adc(1))))) # (!\acquire_adcs.data_to_send_2_6_a\(5) & 
-- (((\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)) # (n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datab => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => \acquire_adcs.data_to_send_2_6_a\(5),
	datad => n_adc(1),
	combout => \acquire_adcs.data_to_send_2_6\(5));

-- Location: LCCOMB_X22_Y7_N0
\acquire_adcs_data_to_send_2_3_a_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(5) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \acquire_adcs.data_to_send_2_3_a\(5));

-- Location: LCCOMB_X22_Y7_N26
\acquire_adcs_data_to_send_2_3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(5) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(5))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(5) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(5) & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => \acquire_adcs.data_to_send_2_3_a\(5),
	combout => \acquire_adcs.data_to_send_2_3\(5));

-- Location: LCCOMB_X19_Y9_N26
\data_to_send_RNO_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_5__g2\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_6\(5))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.data_to_send_2_6\(5),
	datac => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_3\(5),
	combout => \data_to_send_1_0_5__g2\);

-- Location: LCCOMB_X26_Y8_N16
\acquire_adcs_data_to_send_2_13_a_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(6) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \acquire_adcs.data_to_send_2_13_a\(6));

-- Location: LCCOMB_X26_Y8_N18
\acquire_adcs_data_to_send_2_13_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(6) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_13_a\(6))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_13_a\(6) & ((\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))) # 
-- (!\acquire_adcs.data_to_send_2_13_a\(6) & (\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_13_a\(6),
	datac => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datad => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \acquire_adcs.data_to_send_2_13\(6));

-- Location: LCCOMB_X21_Y8_N30
\acquire_adcs_data_to_send_2_10_a_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(6) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \acquire_adcs.data_to_send_2_10_a\(6));

-- Location: LCCOMB_X21_Y8_N8
\acquire_adcs_data_to_send_2_10_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(6) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_10_a\(6))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_10_a\(6) & ((\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))) # 
-- (!\acquire_adcs.data_to_send_2_10_a\(6) & (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datab => n_adc(1),
	datac => \acquire_adcs.data_to_send_2_10_a\(6),
	datad => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \acquire_adcs.data_to_send_2_10\(6));

-- Location: LCCOMB_X19_Y8_N0
\data_to_send_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_6__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(6))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => \acquire_adcs.data_to_send_2_13\(6),
	datad => \acquire_adcs.data_to_send_2_10\(6),
	combout => \data_to_send_1_0_6__g3\);

-- Location: LCCOMB_X20_Y7_N24
\acquire_adcs_data_to_send_2_6_a_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(6) = (n_adc(0) & (n_adc(1) & ((!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))) # (!n_adc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \acquire_adcs.data_to_send_2_6_a\(6));

-- Location: LCCOMB_X19_Y7_N0
\acquire_adcs_data_to_send_2_6_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(6) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_6_a\(6))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_6_a\(6) & ((\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))) # 
-- (!\acquire_adcs.data_to_send_2_6_a\(6) & (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datab => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => n_adc(1),
	datad => \acquire_adcs.data_to_send_2_6_a\(6),
	combout => \acquire_adcs.data_to_send_2_6\(6));

-- Location: LCCOMB_X22_Y7_N12
\acquire_adcs_data_to_send_2_3_a_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(6) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datad => n_adc(0),
	combout => \acquire_adcs.data_to_send_2_3_a\(6));

-- Location: LCCOMB_X22_Y7_N22
\acquire_adcs_data_to_send_2_3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(6) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(6))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(6) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(6) & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datab => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => n_adc(1),
	datad => \acquire_adcs.data_to_send_2_3_a\(6),
	combout => \acquire_adcs.data_to_send_2_3\(6));

-- Location: LCCOMB_X19_Y8_N4
\data_to_send_RNO_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_6__g2\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_6\(6))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_3\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.data_to_send_2_6\(6),
	datac => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_3\(6),
	combout => \data_to_send_1_0_6__g2\);

-- Location: LCCOMB_X20_Y7_N10
\acquire_adcs_data_to_send_2_6_a_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(7) = (n_adc(0) & (n_adc(1) & (!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))) # (!n_adc(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datad => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \acquire_adcs.data_to_send_2_6_a\(7));

-- Location: LCCOMB_X19_Y7_N2
\acquire_adcs_data_to_send_2_6_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(7) = (\acquire_adcs.data_to_send_2_6_a\(7) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & (!n_adc(1)))) # (!\acquire_adcs.data_to_send_2_6_a\(7) & (((n_adc(1)) # 
-- (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datab => \acquire_adcs.data_to_send_2_6_a\(7),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \acquire_adcs.data_to_send_2_6\(7));

-- Location: FF_X21_Y16_N25
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(2),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\);

-- Location: FF_X24_Y16_N27
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\);

-- Location: FF_X17_Y22_N29
\COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\);

-- Location: FF_X19_Y16_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\);

-- Location: FF_X22_Y23_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\);

-- Location: FF_X21_Y16_N27
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\,
	asdata => ladder_addr_c(2),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\);

-- Location: FF_X23_Y12_N11
\acquire_state_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_a3_0_a2_0_a3_0_2__g0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(13));

-- Location: LCCOMB_X24_Y12_N6
acquire_state_23_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_23 = (acquire_state_ip(9)) # ((acquire_state_ip(8)) # (acquire_state_17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(9),
	datac => acquire_state_ip(8),
	datad => acquire_state_17,
	combout => acquire_state_23);

-- Location: LCCOMB_X24_Y12_N4
acquire_state_32_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_32 = (acquire_state_23) # ((acquire_state_ip(6)) # ((acquire_state_ip(5)) # (acquire_state_ip(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_23,
	datab => acquire_state_ip(6),
	datac => acquire_state_ip(5),
	datad => acquire_state_ip(7),
	combout => acquire_state_32);

-- Location: LCCOMB_X23_Y12_N16
acquire_state_38_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_38 = (acquire_state_ip(4)) # ((acquire_state_ip(3)) # (acquire_state_32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(4),
	datac => acquire_state_ip(3),
	datad => acquire_state_32,
	combout => acquire_state_38);

-- Location: LCCOMB_X24_Y12_N0
acquire_state_illegal_1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_1 = (acquire_state_ip(13) & ((acquire_state_ip(12)) # ((acquire_state_ip(14)) # (!acquire_state_i_0(15))))) # (!acquire_state_ip(13) & ((acquire_state_ip(12) & ((acquire_state_ip(14)) # (!acquire_state_i_0(15)))) # 
-- (!acquire_state_ip(12) & (acquire_state_ip(14) & !acquire_state_i_0(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(13),
	datab => acquire_state_ip(12),
	datac => acquire_state_ip(14),
	datad => acquire_state_i_0(15),
	combout => acquire_state_illegal_1);

-- Location: LCCOMB_X23_Y14_N10
acquire_adcs_n_delay_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c4_combout\ = (\acquire_adcs.n_delay\(4) & (\acquire_adcs.n_delay_c3_cout\ $ (GND))) # (!\acquire_adcs.n_delay\(4) & (!\acquire_adcs.n_delay_c3_cout\ & VCC))
-- \acquire_adcs.n_delay_c4_cout\ = CARRY((\acquire_adcs.n_delay\(4) & !\acquire_adcs.n_delay_c3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_delay\(4),
	datad => VCC,
	cin => \acquire_adcs.n_delay_c3_cout\,
	combout => \acquire_adcs.n_delay_c4_combout\,
	cout => \acquire_adcs.n_delay_c4_cout\);

-- Location: LCCOMB_X23_Y14_N12
acquire_adcs_n_delay_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c5_combout\ = (\acquire_adcs.n_delay\(5) & (!\acquire_adcs.n_delay_c4_cout\)) # (!\acquire_adcs.n_delay\(5) & ((\acquire_adcs.n_delay_c4_cout\) # (GND)))
-- \acquire_adcs.n_delay_c5_cout\ = CARRY((!\acquire_adcs.n_delay_c4_cout\) # (!\acquire_adcs.n_delay\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_delay\(5),
	datad => VCC,
	cin => \acquire_adcs.n_delay_c4_cout\,
	combout => \acquire_adcs.n_delay_c5_combout\,
	cout => \acquire_adcs.n_delay_c5_cout\);

-- Location: LCCOMB_X14_Y14_N10
\comp_mesure_temperature|state_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_435_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(4)) # (\comp_mesure_temperature|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state\(4),
	datac => \comp_mesure_temperature|state\(3),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|N_435_i_0_g0\);

-- Location: LCCOMB_X14_Y15_N12
\comp_mesure_temperature|state_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_427_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(8)) # (\comp_mesure_temperature|state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|sTemp_in\,
	datab => \comp_mesure_temperature|state\(8),
	datac => \comp_mesure_temperature|state\(7),
	combout => \comp_mesure_temperature|N_427_i_0_g0\);

-- Location: LCCOMB_X14_Y14_N2
\comp_mesure_temperature|state_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_431_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(6)) # (\comp_mesure_temperature|state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state\(6),
	datac => \comp_mesure_temperature|state\(5),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|N_431_i_0_g0\);

-- Location: LCCOMB_X14_Y14_N8
\comp_mesure_temperature|state_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_439_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(2)) # (\comp_mesure_temperature|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(2),
	datac => \comp_mesure_temperature|state\(1),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|N_439_i_0_g0\);

-- Location: LCCOMB_X22_Y12_N14
\acquire_state_RNO_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1096_i_0_g1_1 = ((acquire_state_ip(9)) # (!n_convert(1))) # (!n_convert(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_convert(0),
	datac => acquire_state_ip(9),
	datad => n_convert(1),
	combout => N_1096_i_0_g1_1);

-- Location: LCCOMB_X24_Y12_N22
ladder_fpga_fifo8_from_usb_rd_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo8_from_usb_rd_0_0_g0_a = (!acquire_state_ip(11) & (!acquire_state_ip(10) & ((!acquire_state_ip(13)) # (!acquire_state_ns_0_a2_5(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ns_0_a2_5(3),
	datab => acquire_state_ip(11),
	datac => acquire_state_ip(10),
	datad => acquire_state_ip(13),
	combout => ladder_fpga_fifo8_from_usb_rd_0_0_g0_a);

-- Location: FF_X21_Y16_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X21_Y18_N29
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N27
\COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X20_Y16_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\);

-- Location: FF_X22_Y23_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X22_Y19_N25
\COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y12_N10
\acquire_state_RNO_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_a3_0_a2_0_a3_0_2__g0\ = (acquire_state_ip(14) & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(14),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \acquire_state_ns_a3_0_a2_0_a3_0_2__g0\);

-- Location: FF_X21_Y16_N7
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(3),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\);

-- Location: FF_X21_Y18_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\);

-- Location: FF_X17_Y22_N13
\COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\);

-- Location: FF_X17_Y17_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\);

-- Location: FF_X22_Y23_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\);

-- Location: FF_X22_Y19_N7
\COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\);

-- Location: FF_X21_Y16_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\);

-- Location: FF_X21_Y18_N9
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N23
\COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\);

-- Location: FF_X22_Y23_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out\);

-- Location: FF_X22_Y19_N9
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out\);

-- Location: FF_X21_Y16_N3
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(4),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\);

-- Location: FF_X21_Y17_N7
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\);

-- Location: FF_X17_Y22_N19
\COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\);

-- Location: FF_X17_Y17_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\);

-- Location: FF_X15_Y21_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\);

-- Location: FF_X22_Y19_N13
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\);

-- Location: FF_X21_Y16_N21
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\);

-- Location: FF_X24_Y23_N15
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N31
\COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N1
\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X15_Y21_N24
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_3_0_g0\);

-- Location: FF_X22_Y19_N1
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out\);

-- Location: LCCOMB_X22_Y19_N12
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_3_0_g0\);

-- Location: FF_X21_Y16_N31
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(5),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\);

-- Location: FF_X24_Y23_N25
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\);

-- Location: FF_X17_Y22_N11
\COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\);

-- Location: FF_X17_Y17_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\);

-- Location: FF_X15_Y21_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\);

-- Location: FF_X22_Y19_N21
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\);

-- Location: FF_X22_Y19_N19
\COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X24_Y23_N27
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\);

-- Location: FF_X17_Y22_N15
\COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X22_Y19_N5
\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y19_N20
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_3_0_g0\);

-- Location: FF_X22_Y19_N29
\COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\);

-- Location: FF_X24_Y23_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\);

-- Location: FF_X16_Y22_N29
\COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\);

-- Location: FF_X17_Y17_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\);

-- Location: FF_X15_Y21_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\);

-- Location: FF_X22_Y19_N3
\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\);

-- Location: FF_X22_Y19_N23
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0\);

-- Location: FF_X24_Y23_N17
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N15
\COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0\);

-- Location: FF_X22_Y19_N27
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out\);

-- Location: FF_X19_Y17_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\,
	asdata => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\);

-- Location: FF_X24_Y23_N13
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\);

-- Location: FF_X16_Y22_N11
\COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\);

-- Location: FF_X17_Y17_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\);

-- Location: FF_X15_Y21_N17
\COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\);

-- Location: FF_X22_Y17_N13
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_3_0_g0_x\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\);

-- Location: LCCOMB_X27_Y17_N24
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\ & (((!latchup_hybride_c(11) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\)) # (!latchup_hybride_c(10)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\ & (((!latchup_hybride_c(11) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\,
	datab => latchup_hybride_c(10),
	datac => latchup_hybride_c(11),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\);

-- Location: LCCOMB_X27_Y17_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\ = (latchup_hybride_c(9) & (((!latchup_hybride_c(8) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\)))) # (!latchup_hybride_c(9) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\) # ((!latchup_hybride_c(8) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(9),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\,
	datac => latchup_hybride_c(8),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\);

-- Location: LCCOMB_X27_Y17_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\ & (((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\ & !latchup_hybride_c(15))) # (!latchup_hybride_c(14)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\ & (((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\ & !latchup_hybride_c(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\,
	datab => latchup_hybride_c(14),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\,
	datad => latchup_hybride_c(15),
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\);

-- Location: LCCOMB_X27_Y17_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\ = (latchup_hybride_c(13) & (!latchup_hybride_c(12) & (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\))) # (!latchup_hybride_c(13) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\) # ((!latchup_hybride_c(12) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(13),
	datab => latchup_hybride_c(12),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\,
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\);

-- Location: LCCOMB_X27_Y17_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\ = (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\) # 
-- (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\,
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\,
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\,
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\);

-- Location: LCCOMB_X28_Y18_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\ = (latchup_hybride_c(3) & (!latchup_hybride_c(2) & ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\)))) # (!latchup_hybride_c(3) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\) # ((!latchup_hybride_c(2) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(3),
	datab => latchup_hybride_c(2),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\,
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\);

-- Location: LCCOMB_X27_Y19_N30
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\ & (((!latchup_hybride_c(1) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\)) # (!latchup_hybride_c(0)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\ & (!latchup_hybride_c(1) & (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\,
	datab => latchup_hybride_c(1),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\,
	datad => latchup_hybride_c(0),
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\);

-- Location: LCCOMB_X27_Y19_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_0\ = (latchup_hybride_c(7) & (((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\ & !latchup_hybride_c(6))))) # (!latchup_hybride_c(7) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\) # ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\ & !latchup_hybride_c(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(7),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\,
	datad => latchup_hybride_c(6),
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_0\);

-- Location: LCCOMB_X27_Y19_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\ = (latchup_hybride_c(5) & (((!latchup_hybride_c(4) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\)))) # (!latchup_hybride_c(5) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\) # ((!latchup_hybride_c(4) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(5),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\,
	datac => latchup_hybride_c(4),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\);

-- Location: LCCOMB_X27_Y19_N28
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_12\ = (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_0\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\) # 
-- (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\,
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_0\,
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\,
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_12\);

-- Location: LCCOMB_X19_Y17_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\ = (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\) # (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\,
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_12\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\);

-- Location: FF_X19_Y17_N27
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out\);

-- Location: FF_X24_Y23_N7
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N5
\COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y17_N12
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_3_0_g0_x\ = (ladder_fpga_sc_tdi_c) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_3_0_g0_x\);

-- Location: FF_X19_Y18_N9
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(1),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\);

-- Location: FF_X24_Y23_N3
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\);

-- Location: FF_X16_Y22_N25
\COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\);

-- Location: FF_X17_Y17_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\);

-- Location: FF_X15_Y21_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\);

-- Location: FF_X19_Y18_N3
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out\);

-- Location: FF_X24_Y23_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N23
\COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0\);

-- Location: FF_X19_Y18_N29
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(0),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\);

-- Location: FF_X24_Y19_N25
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\);

-- Location: FF_X16_Y22_N19
\COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\);

-- Location: FF_X17_Y17_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\);

-- Location: FF_X15_Y21_N3
\COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\);

-- Location: FF_X19_Y17_N5
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1\);

-- Location: FF_X24_Y19_N11
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N9
\COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N15
\COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0\);

-- Location: FF_X19_Y16_N15
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\);

-- Location: FF_X24_Y19_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\);

-- Location: FF_X16_Y22_N1
\COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\);

-- Location: FF_X17_Y17_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\);

-- Location: FF_X15_Y21_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\);

-- Location: FF_X19_Y17_N15
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\);

-- Location: FF_X24_Y19_N31
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N31
\COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0\);

-- Location: FF_X17_Y17_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0\);

-- Location: FF_X19_Y16_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\);

-- Location: FF_X24_Y19_N17
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\);

-- Location: FF_X16_Y22_N13
\COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\);

-- Location: FF_X19_Y16_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\);

-- Location: FF_X15_Y21_N29
\COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\);

-- Location: FF_X19_Y17_N9
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\);

-- Location: FF_X24_Y19_N19
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N27
\COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0\);

-- Location: FF_X20_Y18_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\);

-- Location: FF_X15_Y21_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0\);

-- Location: FF_X19_Y18_N31
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\);

-- Location: FF_X24_Y19_N5
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\);

-- Location: FF_X16_Y22_N17
\COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\);

-- Location: FF_X19_Y16_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\);

-- Location: FF_X16_Y21_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\);

-- Location: FF_X19_Y18_N17
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\);

-- Location: FF_X24_Y19_N15
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\);

-- Location: FF_X16_Y22_N21
\COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0\);

-- Location: FF_X20_Y16_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out\);

-- Location: FF_X19_Y18_N27
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\,
	asdata => testin_echelle_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\);

-- Location: FF_X24_Y19_N1
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\);

-- Location: FF_X16_Y22_N7
\COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\);

-- Location: FF_X23_Y18_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\);

-- Location: FF_X16_Y21_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\);

-- Location: FF_X19_Y18_N21
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\);

-- Location: FF_X24_Y19_N3
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\);

-- Location: FF_X17_Y20_N11
\COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0\);

-- Location: FF_X23_Y18_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y21_N20
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_3_0_g0\);

-- Location: FF_X19_Y18_N15
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\,
	asdata => holdin_echelle_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\);

-- Location: FF_X24_Y19_N13
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\);

-- Location: FF_X17_Y20_N1
\COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\);

-- Location: FF_X19_Y16_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\);

-- Location: FF_X16_Y21_N29
\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\);

-- Location: FF_X19_Y18_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\);

-- Location: FF_X24_Y19_N7
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\);

-- Location: FF_X17_Y20_N27
\COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0\);

-- Location: FF_X20_Y16_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0\);

-- Location: FF_X19_Y18_N19
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\);

-- Location: FF_X22_Y17_N31
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\);

-- Location: FF_X17_Y20_N29
\COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\);

-- Location: FF_X19_Y16_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\);

-- Location: FF_X16_Y21_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\);

-- Location: FF_X19_Y18_N5
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\);

-- Location: FF_X17_Y20_N5
\COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0\);

-- Location: FF_X21_Y18_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0\);

-- Location: FF_X19_Y18_N23
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\,
	asdata => \crc_error~input_o\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\);

-- Location: FF_X17_Y20_N13
\COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\);

-- Location: FF_X21_Y18_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\);

-- Location: FF_X16_Y21_N1
\COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\);

-- Location: FF_X19_Y18_N25
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\);

-- Location: FF_X17_Y20_N23
\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\);

-- Location: FF_X21_Y18_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0\);

-- Location: FF_X19_Y18_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\,
	asdata => \debug_present_n_c~_wirecell_combout\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\);

-- Location: FF_X17_Y20_N21
\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\);

-- Location: FF_X19_Y16_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\);

-- Location: FF_X16_Y21_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\);

-- Location: FF_X19_Y18_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\);

-- Location: FF_X17_Y20_N9
\COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0\);

-- Location: FF_X20_Y16_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out\);

-- Location: FF_X19_Y18_N7
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\,
	asdata => xtal_en_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\);

-- Location: FF_X17_Y20_N17
\COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\);

-- Location: FF_X19_Y16_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\);

-- Location: FF_X16_Y21_N17
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\);

-- Location: FF_X19_Y17_N3
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\);

-- Location: FF_X17_Y20_N15
\COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0\);

-- Location: FF_X20_Y16_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\);

-- Location: FF_X16_Y21_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y21_N16
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_3_0_g0\);

-- Location: FF_X19_Y16_N23
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\,
	asdata => sc_serdes_ou_connec_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\);

-- Location: FF_X17_Y20_N19
\COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\);

-- Location: FF_X19_Y16_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\);

-- Location: FF_X17_Y21_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\);

-- Location: FF_X19_Y17_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\);

-- Location: FF_X17_Y20_N31
\COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\);

-- Location: FF_X20_Y18_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0\);

-- Location: FF_X19_Y16_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\,
	asdata => fpga_serdes_ou_connec_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\);

-- Location: FF_X17_Y20_N25
\COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\);

-- Location: FF_X14_Y18_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\);

-- Location: FF_X17_Y21_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\);

-- Location: FF_X19_Y17_N31
\COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out\);

-- Location: FF_X14_Y18_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0\);

-- Location: FF_X22_Y17_N17
\COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1~feeder_combout\,
	asdata => spare_switch_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1\);

-- Location: FF_X14_Y18_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\);

-- Location: FF_X17_Y21_N17
\COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\);

-- Location: FF_X14_Y18_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N15
\COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0\);

-- Location: FF_X14_Y18_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\);

-- Location: FF_X17_Y21_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\);

-- Location: FF_X14_Y18_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0\);

-- Location: FF_X14_Y18_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\);

-- Location: FF_X17_Y21_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\);

-- Location: FF_X14_Y18_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out\);

-- Location: FF_X14_Y18_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\);

-- Location: FF_X17_Y21_N1
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\);

-- Location: FF_X14_Y18_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N29
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\);

-- Location: LCCOMB_X17_Y21_N0
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_3_0_g0\);

-- Location: FF_X14_Y18_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\);

-- Location: FF_X17_Y21_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\);

-- Location: FF_X14_Y18_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\);

-- Location: FF_X17_Y21_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out\);

-- Location: FF_X14_Y18_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\);

-- Location: FF_X17_Y21_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\);

-- Location: FF_X14_Y18_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\);

-- Location: LCCOMB_X17_Y21_N24
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_3_0_g0\ = (\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_3_0_g0\);

-- Location: FF_X14_Y18_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\);

-- Location: FF_X14_Y18_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\);

-- Location: FF_X15_Y18_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\);

-- Location: FF_X15_Y18_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\);

-- Location: FF_X15_Y18_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\);

-- Location: FF_X15_Y18_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\);

-- Location: FF_X15_Y18_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\);

-- Location: FF_X15_Y18_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\);

-- Location: FF_X15_Y18_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\);

-- Location: FF_X15_Y18_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\);

-- Location: FF_X15_Y18_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\);

-- Location: FF_X16_Y18_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\);

-- Location: FF_X16_Y18_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\);

-- Location: FF_X16_Y18_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\);

-- Location: FF_X16_Y18_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\);

-- Location: FF_X16_Y18_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\);

-- Location: FF_X16_Y18_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\);

-- Location: FF_X16_Y18_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\);

-- Location: FF_X16_Y18_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\);

-- Location: FF_X16_Y18_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\);

-- Location: FF_X22_Y17_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\);

-- Location: FF_X22_Y17_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\);

-- Location: FF_X22_Y17_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\);

-- Location: FF_X22_Y17_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\);

-- Location: FF_X22_Y17_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\);

-- Location: FF_X22_Y17_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\);

-- Location: FF_X22_Y17_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\);

-- Location: FF_X29_Y14_N15
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X29_Y14_N13
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: FF_X30_Y14_N31
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1));

-- Location: LCCOMB_X29_Y14_N12
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X30_Y14_N30
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (usb_write_n_in_i & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: FF_X30_Y13_N21
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: FF_X33_Y14_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: FF_X29_Y13_N7
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0));

-- Location: LCCOMB_X29_Y13_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(0) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3))))) # 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0) & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(0) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(0),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X29_Y13_N22
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (!usb_read_n_in_i & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(1) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_read_n_in_i,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(1),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X30_Y12_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: FF_X27_Y13_N13
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X30_Y12_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X30_Y12_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = (usb_read_n_in_i & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_read_n_in_i,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: FF_X22_Y13_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2));

-- Location: FF_X22_Y13_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X22_Y13_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2) $ 
-- (((ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)) # (!ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2),
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: FF_X24_Y13_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X24_Y13_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\)) # 
-- (!ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(4),
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: FF_X24_Y13_N31
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X29_Y14_N10
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (usb_write_n_in_i & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: FF_X31_Y14_N13
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1));

-- Location: LCCOMB_X29_Y14_N18
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (usb_write_n_in_i & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X30_Y13_N10
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\);

-- Location: LCCOMB_X30_Y13_N12
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: FF_X28_Y13_N11
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(4));

-- Location: FF_X29_Y13_N13
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(0));

-- Location: FF_X29_Y13_N31
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(1));

-- Location: FF_X30_Y12_N13
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(7));

-- Location: LCCOMB_X28_Y13_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & (usb_read_n_in_i & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => usb_read_n_in_i,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X27_Y13_N8
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: LCCOMB_X27_Y13_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X22_Y13_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2));

-- Location: LCCOMB_X22_Y13_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: FF_X21_Y13_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4));

-- Location: FF_X19_Y7_N23
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: FF_X20_Y7_N5
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: FF_X21_Y7_N19
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: FF_X19_Y7_N11
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X17_Y8_N11
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X21_Y8_N5
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X21_Y8_N23
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X21_Y8_N1
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X26_Y8_N7
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X26_Y8_N1
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X27_Y8_N3
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X26_Y8_N27
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: FF_X30_Y13_N31
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: FF_X27_Y14_N1
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X29_Y12_N19
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X27_Y13_N25
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: FF_X28_Y12_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: FF_X26_Y13_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X24_Y13_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: FF_X26_Y11_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X27_Y11_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (ladder_fpga_fifo21_wr & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => ladder_fpga_fifo21_wr,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X27_Y11_N26
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\ = (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (ladder_fpga_fifo21_wr & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => ladder_fpga_fifo21_wr,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\);

-- Location: FF_X19_Y7_N9
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: FF_X19_Y7_N19
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X19_Y7_N22
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X20_Y7_N9
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X20_Y7_N4
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X22_Y7_N5
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y7_N18
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X26_Y9_N13
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X26_Y9_N23
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X26_Y9_N1
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X24_Y7_N1
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X23_Y8_N9
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X21_Y9_N11
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X21_Y9_N5
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X20_Y9_N11
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X20_Y9_N29
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X22_Y8_N19
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: FF_X23_Y7_N19
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: LCCOMB_X32_Y14_N10
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X19_Y7_N10
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X17_Y8_N10
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X21_Y8_N4
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X21_Y8_N22
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X21_Y8_N0
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X26_Y8_N6
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X26_Y8_N0
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X27_Y8_N2
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: LCCOMB_X26_Y8_N26
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X26_Y9_N21
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X26_Y9_N31
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X26_Y9_N25
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X23_Y8_N21
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X21_Y9_N15
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X21_Y9_N9
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X20_Y9_N15
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X22_Y8_N15
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X22_Y8_N25
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X23_Y7_N31
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X23_Y7_N9
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: FF_X27_Y8_N31
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X26_Y9_N7
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X23_Y8_N17
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X22_Y8_N11
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X22_Y8_N29
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X23_Y7_N3
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X23_Y7_N13
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: FF_X27_Y8_N1
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X27_Y8_N27
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X23_Y8_N27
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X22_Y8_N31
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X19_Y9_N5
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X23_Y7_N15
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X23_Y7_N17
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: FF_X27_Y9_N1
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X27_Y8_N5
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X27_Y8_N23
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X20_Y8_N29
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X20_Y8_N31
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X20_Y8_N17
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X21_Y9_N13
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X21_Y9_N31
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X20_Y9_N1
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X19_Y9_N15
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X19_Y9_N1
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X23_Y7_N27
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: FF_X27_Y9_N21
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X27_Y8_N9
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X27_Y8_N19
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X20_Y8_N5
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X20_Y8_N7
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X20_Y8_N25
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X19_Y9_N19
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X19_Y9_N13
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X20_Y9_N5
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X22_Y7_N3
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X19_Y9_N23
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X22_Y7_N21
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: FF_X27_Y8_N29
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X27_Y8_N7
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X20_Y8_N11
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X20_Y8_N13
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X19_Y7_N5
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X19_Y7_N31
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X20_Y7_N13
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X22_Y7_N9
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X22_Y7_N11
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: FF_X22_Y7_N29
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X30_Y13_N30
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: LCCOMB_X28_Y12_N2
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X28_Y12_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(3))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(0) & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0) 
-- & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(0),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: FF_X29_Y12_N7
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8));

-- Location: LCCOMB_X24_Y13_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: FF_X27_Y11_N31
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X19_Y7_N8
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: LCCOMB_X19_Y7_N18
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: LCCOMB_X20_Y7_N8
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: LCCOMB_X22_Y7_N4
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: LCCOMB_X26_Y9_N12
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(12),
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X26_Y9_N22
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(14),
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X26_Y9_N0
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (data_serial_m_x(15) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_serial_m_x(15),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X24_Y7_N0
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(9),
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X23_Y8_N8
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (data_serial_m_x(11) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_serial_m_x(11),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X21_Y9_N10
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(5),
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X21_Y9_N4
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => data_serial_m_x(4),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X20_Y9_N10
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(6),
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X20_Y9_N28
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(7),
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X22_Y8_N18
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => data_serial_m_x(1),
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X23_Y7_N18
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => data_serial_m_x(2),
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: LCCOMB_X26_Y9_N20
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X26_Y9_N30
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X26_Y9_N24
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X23_Y8_N20
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X21_Y9_N14
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X21_Y9_N8
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X20_Y9_N14
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X22_Y8_N14
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X22_Y8_N24
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X23_Y7_N30
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X23_Y7_N8
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: LCCOMB_X27_Y8_N30
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X26_Y9_N6
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X23_Y8_N16
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X22_Y8_N10
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X22_Y8_N28
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X23_Y7_N2
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X23_Y7_N12
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X27_Y8_N0
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X27_Y8_N26
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X23_Y8_N26
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X22_Y8_N30
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X19_Y9_N4
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X23_Y7_N14
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X23_Y7_N16
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: LCCOMB_X27_Y9_N0
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X27_Y8_N4
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X27_Y8_N22
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X20_Y8_N28
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X20_Y8_N30
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X20_Y8_N16
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X21_Y9_N12
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X21_Y9_N30
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X20_Y9_N0
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X19_Y9_N14
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X19_Y9_N0
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X23_Y7_N26
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: LCCOMB_X27_Y9_N20
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X27_Y8_N8
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X27_Y8_N18
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X20_Y8_N4
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X20_Y8_N6
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X20_Y8_N24
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X19_Y9_N18
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X19_Y9_N12
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X20_Y9_N4
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X22_Y7_N2
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X19_Y9_N22
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X22_Y7_N20
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: LCCOMB_X27_Y8_N28
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X27_Y8_N6
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X20_Y8_N10
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X20_Y8_N12
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X19_Y7_N4
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X19_Y7_N30
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X20_Y7_N12
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X22_Y7_N8
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X22_Y7_N10
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X22_Y7_N28
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: LCCOMB_X26_Y12_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & ladder_fpga_fifo8_from_usb_rd)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => ladder_fpga_fifo8_from_usb_rd,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: FF_X29_Y12_N11
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(8));

-- Location: LCCOMB_X27_Y11_N30
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: FF_X29_Y12_N15
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: FF_X30_Y12_N19
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X29_Y12_N14
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X19_Y16_N13
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\,
	d => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X19_Y16_N30
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\ = (\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\ & 
-- \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\);

-- Location: LCCOMB_X28_Y12_N22
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: LCCOMB_X17_Y16_N18
\debug_present_n_c~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \debug_present_n_c~_wirecell_combout\ = !debug_present_n_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => debug_present_n_c,
	combout => \debug_present_n_c~_wirecell_combout\);

-- Location: IOIBUF_X41_Y18_N15
\crc_error~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => crc_error,
	o => \crc_error~input_o\);

-- Location: CLKCTRL_G12
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\);

-- Location: CLKCTRL_G18
\testin_echelle_c~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \testin_echelle_c~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \testin_echelle_c~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y17_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N30
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N4
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N6
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out~feeder_combout\ = \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N12
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\ = \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N24
\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N16
\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N22
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N16
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N10
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N12
\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N22
\allumage_hybride|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_11_d_e|ff1\,
	combout => \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N22
\allumage_hybride|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_6_d_e|ff1\,
	combout => \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N4
\COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N28
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N24
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N28
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N8
\COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N0
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N8
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N24
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N26
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N26
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N28
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N26
\COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N12
\COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N24
\COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N6
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N8
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N22
\COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N8
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N2
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N6
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N20
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N14
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N30
\COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N0
\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N0
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N30
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N24
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N18
\COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N26
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N14
\COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N4
\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N16
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N14
\COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N26
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N12
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N6
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N4
\COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N8
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N2
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N2
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N22
\COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N6
\COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N28
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N24
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|NN_1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N10
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N8
\COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N14
\COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N14
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N14
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N30
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N30
\COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N16
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N8
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N18
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N26
\COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N30
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N4
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N14
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N20
\COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N0
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N20
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N2
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N10
\COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N24
\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N14
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N12
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N6
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N26
\COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N18
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N4
\COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N24
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N22
\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N8
\COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N6
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N2
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N14
\COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N12
\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N30
\COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N30
\COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_21_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N14
\COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N28
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N14
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N24
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N30
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N0
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(0),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N12
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y13_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y12_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N18
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(8),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N12
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: IOOBUF_X0_Y27_N23
dbg_ladder_fpga_sc_bypass_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_sc_bypass);

-- Location: IOOBUF_X14_Y0_N2
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(3),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(3));

-- Location: IOOBUF_X11_Y0_N2
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(2),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(2));

-- Location: IOOBUF_X14_Y0_N16
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(1),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(1));

-- Location: IOOBUF_X41_Y8_N16
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer_i(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(0));

-- Location: IOOBUF_X41_Y2_N23
usb_write_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => usb_write_n_in_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_usb_write);

-- Location: IOOBUF_X0_Y4_N23
usb_read_n_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_usb_read_n_in_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_usb_read_n);

-- Location: IOOBUF_X3_Y0_N2
\sc_tdi_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(15));

-- Location: IOOBUF_X5_Y29_N2
\sc_tdi_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(14));

-- Location: IOOBUF_X41_Y6_N2
\sc_tdi_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(13));

-- Location: IOOBUF_X41_Y13_N16
\sc_tdi_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(12));

-- Location: IOOBUF_X35_Y29_N16
\sc_tdi_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(11));

-- Location: IOOBUF_X41_Y27_N16
\sc_tdi_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(10));

-- Location: IOOBUF_X30_Y29_N16
\sc_tdi_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(9));

-- Location: IOOBUF_X41_Y12_N16
\sc_tdi_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(8));

-- Location: IOOBUF_X28_Y0_N2
\sc_tdi_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(7));

-- Location: IOOBUF_X41_Y24_N2
\sc_tdi_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(6));

-- Location: IOOBUF_X16_Y0_N2
\sc_tdi_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(5));

-- Location: IOOBUF_X41_Y14_N16
\sc_tdi_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(4));

-- Location: IOOBUF_X41_Y21_N16
\sc_tdi_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(3));

-- Location: IOOBUF_X41_Y24_N16
\sc_tdi_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(2));

-- Location: IOOBUF_X21_Y29_N30
\sc_tdi_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(1));

-- Location: IOOBUF_X0_Y12_N2
\sc_tdi_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(0));

-- Location: IOOBUF_X0_Y24_N2
\sc_trstb_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(15));

-- Location: IOOBUF_X0_Y13_N2
\sc_trstb_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(14));

-- Location: IOOBUF_X41_Y12_N23
\sc_trstb_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(13));

-- Location: IOOBUF_X41_Y22_N2
\sc_trstb_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(12));

-- Location: IOOBUF_X11_Y0_N9
\sc_trstb_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(11));

-- Location: IOOBUF_X39_Y0_N9
\sc_trstb_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(10));

-- Location: IOOBUF_X41_Y14_N23
\sc_trstb_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(9));

-- Location: IOOBUF_X41_Y7_N16
\sc_trstb_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(8));

-- Location: IOOBUF_X37_Y0_N2
\sc_trstb_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(7));

-- Location: IOOBUF_X41_Y14_N9
\sc_trstb_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(6));

-- Location: IOOBUF_X30_Y0_N9
\sc_trstb_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(5));

-- Location: IOOBUF_X41_Y3_N16
\sc_trstb_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(4));

-- Location: IOOBUF_X41_Y26_N9
\sc_trstb_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(3));

-- Location: IOOBUF_X37_Y29_N30
\sc_trstb_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(2));

-- Location: IOOBUF_X37_Y29_N23
\sc_trstb_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(1));

-- Location: IOOBUF_X28_Y29_N23
\sc_trstb_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_643,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(0));

-- Location: IOOBUF_X16_Y29_N9
\sc_tms_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(15));

-- Location: IOOBUF_X28_Y0_N30
\sc_tms_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(14));

-- Location: IOOBUF_X35_Y0_N9
\sc_tms_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(13));

-- Location: IOOBUF_X19_Y0_N16
\sc_tms_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(12));

-- Location: IOOBUF_X3_Y29_N23
\sc_tms_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(11));

-- Location: IOOBUF_X32_Y0_N2
\sc_tms_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(10));

-- Location: IOOBUF_X35_Y0_N30
\sc_tms_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(9));

-- Location: IOOBUF_X28_Y29_N2
\sc_tms_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(8));

-- Location: IOOBUF_X32_Y29_N9
\sc_tms_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(7));

-- Location: IOOBUF_X41_Y23_N23
\sc_tms_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(6));

-- Location: IOOBUF_X0_Y4_N16
\sc_tms_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(5));

-- Location: IOOBUF_X41_Y20_N9
\sc_tms_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(4));

-- Location: IOOBUF_X41_Y20_N16
\sc_tms_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(3));

-- Location: IOOBUF_X39_Y29_N2
\sc_tms_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(2));

-- Location: IOOBUF_X0_Y8_N9
\sc_tms_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(1));

-- Location: IOOBUF_X1_Y0_N9
\sc_tms_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(0));

-- Location: IOOBUF_X16_Y0_N16
\sc_tck_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(15));

-- Location: IOOBUF_X26_Y0_N23
\sc_tck_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(14));

-- Location: IOOBUF_X0_Y25_N16
\sc_tck_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(13));

-- Location: IOOBUF_X41_Y11_N2
\sc_tck_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(12));

-- Location: IOOBUF_X39_Y0_N16
\sc_tck_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(11));

-- Location: IOOBUF_X41_Y26_N2
\sc_tck_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(10));

-- Location: IOOBUF_X35_Y0_N23
\sc_tck_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(9));

-- Location: IOOBUF_X41_Y25_N23
\sc_tck_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(8));

-- Location: IOOBUF_X39_Y29_N9
\sc_tck_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(7));

-- Location: IOOBUF_X23_Y29_N2
\sc_tck_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(6));

-- Location: IOOBUF_X41_Y20_N2
\sc_tck_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(5));

-- Location: IOOBUF_X41_Y26_N23
\sc_tck_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(4));

-- Location: IOOBUF_X21_Y29_N2
\sc_tck_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(3));

-- Location: IOOBUF_X23_Y29_N23
\sc_tck_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(2));

-- Location: IOOBUF_X16_Y29_N16
\sc_tck_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(1));

-- Location: IOOBUF_X41_Y24_N9
\sc_tck_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(0));

-- Location: IOOBUF_X23_Y0_N16
\tokenin_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(15));

-- Location: IOOBUF_X0_Y22_N2
\tokenin_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(14));

-- Location: IOOBUF_X41_Y5_N16
\tokenin_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(13));

-- Location: IOOBUF_X41_Y25_N16
\tokenin_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(12));

-- Location: IOOBUF_X41_Y14_N2
\tokenin_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(11));

-- Location: IOOBUF_X32_Y29_N2
\tokenin_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(10));

-- Location: IOOBUF_X41_Y23_N9
\tokenin_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(9));

-- Location: IOOBUF_X35_Y29_N2
\tokenin_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(8));

-- Location: IOOBUF_X41_Y21_N2
\tokenin_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(7));

-- Location: IOOBUF_X41_Y25_N2
\tokenin_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(6));

-- Location: IOOBUF_X7_Y29_N23
\tokenin_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(5));

-- Location: IOOBUF_X41_Y24_N23
\tokenin_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(4));

-- Location: IOOBUF_X41_Y19_N23
\tokenin_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(3));

-- Location: IOOBUF_X26_Y29_N2
\tokenin_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(2));

-- Location: IOOBUF_X23_Y29_N9
\tokenin_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(1));

-- Location: IOOBUF_X16_Y29_N2
\tokenin_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(0));

-- Location: IOOBUF_X26_Y29_N23
ladder_fpga_rclk_16hybrides_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_rclk_echelle,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_fpga_rclk_16hybrides);

-- Location: IOOBUF_X41_Y21_N9
hold_16hybrides_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_holdin_echelle_c,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_hold_16hybrides);

-- Location: IOOBUF_X26_Y29_N16
test_16hybrides_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => test_16hybrides_x,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_test_16hybrides);

-- Location: IOOBUF_X30_Y29_N23
\mux_ref_latchup_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_mux_ref_latchup(1));

-- Location: IOOBUF_X19_Y0_N30
\mux_ref_latchup_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_mux_ref_latchup(0));

-- Location: IOOBUF_X0_Y6_N9
fibre_tx_disable_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_fibre_tx_disable);

-- Location: IOOBUF_X0_Y5_N16
ladder_fpga_sc_tdo_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|tdo_echelle_15\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_fpga_sc_tdo);

-- Location: IOOBUF_X1_Y29_N2
\ladder_to_rdo_out_21_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(21),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(21));

-- Location: IOOBUF_X0_Y25_N2
\ladder_to_rdo_out_20_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(20),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(20));

-- Location: IOOBUF_X0_Y12_N9
\ladder_to_rdo_out_19_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(19),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(19));

-- Location: IOOBUF_X0_Y11_N9
\ladder_to_rdo_out_18_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(18),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(18));

-- Location: IOOBUF_X0_Y21_N2
\ladder_to_rdo_out_17_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(17),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(17));

-- Location: IOOBUF_X19_Y0_N2
\ladder_to_rdo_out_16_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(16),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(16));

-- Location: IOOBUF_X0_Y23_N2
\ladder_to_rdo_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(15),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(15));

-- Location: IOOBUF_X9_Y29_N30
\ladder_to_rdo_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(14),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(14));

-- Location: IOOBUF_X0_Y20_N9
\ladder_to_rdo_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(13),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(13));

-- Location: IOOBUF_X19_Y0_N9
\ladder_to_rdo_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(12),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(12));

-- Location: IOOBUF_X0_Y21_N23
\ladder_to_rdo_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(11),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(11));

-- Location: IOOBUF_X0_Y13_N23
\ladder_to_rdo_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(10),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(10));

-- Location: IOOBUF_X0_Y7_N2
\ladder_to_rdo_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(9),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(9));

-- Location: IOOBUF_X0_Y12_N23
\ladder_to_rdo_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(8),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(8));

-- Location: IOOBUF_X26_Y0_N30
\ladder_to_rdo_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(7),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(7));

-- Location: IOOBUF_X1_Y29_N23
\ladder_to_rdo_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(6),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(6));

-- Location: IOOBUF_X0_Y12_N16
\ladder_to_rdo_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(5),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(5));

-- Location: IOOBUF_X0_Y2_N2
\ladder_to_rdo_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(4),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(4));

-- Location: IOOBUF_X0_Y24_N23
\ladder_to_rdo_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(3),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(3));

-- Location: IOOBUF_X0_Y10_N2
\ladder_to_rdo_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(2),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(2));

-- Location: IOOBUF_X0_Y9_N16
\ladder_to_rdo_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(1),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(1));

-- Location: IOOBUF_X14_Y29_N2
\ladder_to_rdo_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(0));

-- Location: IOOBUF_X11_Y0_N16
\pilotage_mvdd_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(15));

-- Location: IOOBUF_X41_Y8_N23
\pilotage_mvdd_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(14));

-- Location: IOOBUF_X26_Y0_N9
\pilotage_mvdd_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(13));

-- Location: IOOBUF_X41_Y26_N16
\pilotage_mvdd_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(12));

-- Location: IOOBUF_X7_Y0_N2
\pilotage_mvdd_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(11));

-- Location: IOOBUF_X16_Y0_N23
\pilotage_mvdd_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(10));

-- Location: IOOBUF_X41_Y3_N2
\pilotage_mvdd_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(9));

-- Location: IOOBUF_X41_Y8_N2
\pilotage_mvdd_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(8));

-- Location: IOOBUF_X41_Y18_N23
\pilotage_mvdd_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(7));

-- Location: IOOBUF_X41_Y8_N9
\pilotage_mvdd_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(6));

-- Location: IOOBUF_X41_Y19_N2
\pilotage_mvdd_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(5));

-- Location: IOOBUF_X23_Y29_N16
\pilotage_mvdd_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(4));

-- Location: IOOBUF_X14_Y29_N16
\pilotage_mvdd_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(3));

-- Location: IOOBUF_X41_Y20_N23
\pilotage_mvdd_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(2));

-- Location: IOOBUF_X0_Y22_N16
\pilotage_mvdd_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(1));

-- Location: IOOBUF_X0_Y22_N23
\pilotage_mvdd_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(0));

-- Location: IOOBUF_X28_Y0_N23
\pilotage_magnd_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(15));

-- Location: IOOBUF_X0_Y5_N9
\pilotage_magnd_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(14));

-- Location: IOOBUF_X7_Y0_N9
\pilotage_magnd_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(13));

-- Location: IOOBUF_X37_Y0_N16
\pilotage_magnd_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(12));

-- Location: IOOBUF_X37_Y0_N23
\pilotage_magnd_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(11));

-- Location: IOOBUF_X35_Y0_N16
\pilotage_magnd_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(10));

-- Location: IOOBUF_X41_Y7_N2
\pilotage_magnd_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(9));

-- Location: IOOBUF_X41_Y17_N9
\pilotage_magnd_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(8));

-- Location: IOOBUF_X32_Y29_N30
\pilotage_magnd_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(7));

-- Location: IOOBUF_X26_Y29_N30
\pilotage_magnd_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(6));

-- Location: IOOBUF_X41_Y22_N16
\pilotage_magnd_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(5));

-- Location: IOOBUF_X21_Y29_N9
\pilotage_magnd_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(4));

-- Location: IOOBUF_X23_Y29_N30
\pilotage_magnd_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(3));

-- Location: IOOBUF_X28_Y29_N9
\pilotage_magnd_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(2));

-- Location: IOOBUF_X30_Y29_N9
\pilotage_magnd_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(1));

-- Location: IOOBUF_X0_Y22_N9
\pilotage_magnd_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(0));

-- Location: IOOBUF_X14_Y0_N9
level_shifter_dac_sck_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => level_shifter_dac_sck_x,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_level_shifter_dac_sck);

-- Location: IOOBUF_X14_Y0_N23
level_shifter_dac_sdi_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => level_shifter_dac_sdiz,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_level_shifter_dac_sdi);

-- Location: IOOBUF_X9_Y0_N2
level_shifter_dac_ld_cs_n_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_level_shifter_dac_ld_cs_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_level_shifter_dac_ld_cs_n);

-- Location: IOOBUF_X9_Y29_N16
\adc_cs_n_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(7));

-- Location: IOOBUF_X9_Y29_N2
\adc_cs_n_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(6));

-- Location: IOOBUF_X9_Y29_N9
\adc_cs_n_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(5));

-- Location: IOOBUF_X7_Y29_N16
\adc_cs_n_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(4));

-- Location: IOOBUF_X9_Y29_N23
\adc_cs_n_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(3));

-- Location: IOOBUF_X7_Y29_N2
\adc_cs_n_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(2));

-- Location: IOOBUF_X11_Y29_N9
\adc_cs_n_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(1));

-- Location: IOOBUF_X5_Y29_N16
\adc_cs_n_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_select_n_i,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(0));

-- Location: IOOBUF_X32_Y0_N30
\roboclock_adc_phase_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\,
	oe => un6_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(7));

-- Location: IOOBUF_X41_Y2_N2
\roboclock_adc_phase_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\,
	oe => un17_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(6));

-- Location: IOOBUF_X39_Y0_N30
\roboclock_adc_phase_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\,
	oe => un28_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(5));

-- Location: IOOBUF_X32_Y0_N23
\roboclock_adc_phase_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\,
	oe => un39_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(4));

-- Location: IOOBUF_X41_Y18_N9
\roboclock_adc_phase_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\,
	oe => un50_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(3));

-- Location: IOOBUF_X41_Y18_N2
\roboclock_adc_phase_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\,
	oe => un61_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(2));

-- Location: IOOBUF_X37_Y29_N9
\roboclock_adc_phase_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\,
	oe => un72_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(1));

-- Location: IOOBUF_X39_Y29_N30
\roboclock_adc_phase_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\,
	oe => un83_roboclock_adc_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(0));

-- Location: IOOBUF_X0_Y27_N9
\roboclock_horloge40_phase_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\,
	oe => un8_roboclock_horloge40_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(3));

-- Location: IOOBUF_X0_Y27_N16
\roboclock_horloge40_phase_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\,
	oe => un19_roboclock_horloge40_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(2));

-- Location: IOOBUF_X0_Y26_N23
\roboclock_horloge40_phase_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\,
	oe => un30_roboclock_horloge40_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(1));

-- Location: IOOBUF_X0_Y26_N16
\roboclock_horloge40_phase_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\,
	oe => un41_roboclock_horloge40_phase_in,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(0));

-- Location: IOOBUF_X5_Y0_N2
\clock80mhz_adc~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc_outclk\,
	devoe => ww_devoe,
	o => ww_clock80mhz_adc);

-- Location: IOOBUF_X41_Y18_N16
\crc_error~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_cycloneiii_crcblock~crcerror\,
	oe => VCC,
	devoe => ww_devoe,
	o => crc_error);

-- Location: IOOBUF_X0_Y26_N9
o : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_mesure_temperature|temperature_out_e\,
	devoe => ww_devoe,
	o => temperature);

-- Location: IOOBUF_X0_Y11_N23
\usb_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(0));

-- Location: IOOBUF_X7_Y0_N30
\usb_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(1));

-- Location: IOOBUF_X3_Y29_N30
\usb_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(2));

-- Location: IOOBUF_X1_Y0_N23
\usb_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(3));

-- Location: IOOBUF_X0_Y8_N23
\usb_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(4));

-- Location: IOOBUF_X41_Y2_N16
\usb_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(5));

-- Location: IOOBUF_X5_Y0_N9
\usb_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(6));

-- Location: IOOBUF_X0_Y7_N9
\usb_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	oe => usb_write_n_in_i,
	devoe => ww_devoe,
	o => usb_data(7));

-- Location: IOOBUF_X11_Y29_N2
o_0 : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => ALT_INV_reset_n_c,
	devoe => ww_devoe,
	o => usb_reset_n);

-- Location: IOIBUF_X9_Y0_N8
ladder_fpga_sc_tdi_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_tdi,
	o => ladder_fpga_sc_tdi_c);

-- Location: LCCOMB_X23_Y23_N16
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tdi_c,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\);

-- Location: IOIBUF_X0_Y23_N15
ladder_fpga_sc_tms_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_tms,
	o => ladder_fpga_sc_tms_c);

-- Location: LCCOMB_X20_Y22_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\);

-- Location: LCCOMB_X19_Y22_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\);

-- Location: LCCOMB_X20_Y22_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0_a3_0_g0\ = (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0_a3_0_g0\);

-- Location: IOIBUF_X21_Y0_N15
ladder_fpga_sc_trstb_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_trstb,
	o => G_643);

-- Location: CLKCTRL_G19
\G_643~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \G_643~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \G_643~clkctrl_outclk\);

-- Location: FF_X20_Y22_N9
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8));

-- Location: LCCOMB_X20_Y22_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\);

-- Location: LCCOMB_X20_Y20_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\);

-- Location: LCCOMB_X20_Y21_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5_RNIA6ED\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\);

-- Location: LCCOMB_X20_Y21_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0\);

-- Location: FF_X20_Y21_N29
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15));

-- Location: LCCOMB_X20_Y22_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\);

-- Location: LCCOMB_X20_Y22_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\);

-- Location: LCCOMB_X19_Y22_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0_0_x\ = (ladder_fpga_sc_tms_c & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0_0_x\);

-- Location: LCCOMB_X19_Y22_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0_0_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0_0_x\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0\);

-- Location: FF_X19_Y22_N19
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9));

-- Location: LCCOMB_X20_Y21_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNISFB8_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0_0_x\ = (!ladder_fpga_sc_tms_c & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0_0_x\);

-- Location: LCCOMB_X20_Y21_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1_RNINFP31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0_0_x\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0_0_x\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0\);

-- Location: FF_X20_Y21_N15
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10));

-- Location: LCCOMB_X20_Y20_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\);

-- Location: LCCOMB_X19_Y21_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_1_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\ & (!ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3\);

-- Location: LCCOMB_X19_Y21_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3_0_2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3_0_2\);

-- Location: LCCOMB_X19_Y21_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\ & (!ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3_0_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0_a3_0_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0\);

-- Location: FF_X19_Y21_N3
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_1_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1));

-- Location: LCCOMB_X19_Y22_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) $ (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\);

-- Location: LCCOMB_X19_Y22_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a3_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\ & 
-- ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_o2\,
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a3_0_g0\);

-- Location: FF_X19_Y22_N17
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2));

-- Location: LCCOMB_X19_Y22_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIUFJE_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\ = (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\);

-- Location: LCCOMB_X20_Y22_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\ & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_7\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0\);

-- Location: FF_X20_Y22_N27
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3));

-- Location: LCCOMB_X21_Y22_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2\ = \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) $ (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2\);

-- Location: LCCOMB_X19_Y22_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIVFJE_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3_1_x\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) & !ladder_fpga_sc_tms_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3_1_x\);

-- Location: LCCOMB_X20_Y22_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1_RNI7GM51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3_1_x\ & 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3_1_x\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3\);

-- Location: LCCOMB_X20_Y22_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2_RNI1PAA1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\ & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2\ & !ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_x2\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0_a3\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0\);

-- Location: FF_X20_Y22_N13
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4));

-- Location: LCCOMB_X20_Y22_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\);

-- Location: LCCOMB_X20_Y22_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_5_a3_0_g0\ = (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_a2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_5_a3_0_g0\);

-- Location: FF_X20_Y22_N3
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_5_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5));

-- Location: LCCOMB_X19_Y22_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0_a3_0\ = (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_3\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0_a3_0\);

-- Location: LCCOMB_X19_Y22_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0_a3_0\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\ & 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0_a3_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0\);

-- Location: FF_X19_Y22_N15
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_1_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6));

-- Location: LCCOMB_X19_Y22_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0_1_x\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) & ladder_fpga_sc_tms_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0_1_x\);

-- Location: LCCOMB_X20_Y22_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0_1_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0_1_x\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0\);

-- Location: FF_X20_Y22_N25
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_1_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7));

-- Location: LCCOMB_X20_Y22_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\);

-- Location: LCCOMB_X20_Y22_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_8\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\);

-- Location: LCCOMB_X20_Y22_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7_RNI2H8H\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\ & (!ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\);

-- Location: LCCOMB_X20_Y21_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIDQOC1_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_x\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_x\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0_a3_0_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0\);

-- Location: FF_X20_Y21_N21
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11));

-- Location: LCCOMB_X20_Y21_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5_RNIA6ED_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_5\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\);

-- Location: LCCOMB_X20_Y21_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_x\ = (ladder_fpga_sc_tms_c & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_x\);

-- Location: FF_X20_Y21_N17
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_2_a3_0_g0_x\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12));

-- Location: LCCOMB_X20_Y21_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0_a3\ = (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0_a3\);

-- Location: LCCOMB_X20_Y21_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0_a3\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\ & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & !ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_3_0_g0_0_a3_0_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0_a3\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0\);

-- Location: FF_X20_Y21_N11
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_3_0_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13));

-- Location: LCCOMB_X19_Y22_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_a3_0_g0\ = (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_a3_0_g0\);

-- Location: FF_X19_Y22_N25
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_a3_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14));

-- Location: LCCOMB_X20_Y22_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_7\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\);

-- Location: LCCOMB_X19_Y22_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i_RNO_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x\ = (ladder_fpga_sc_tms_c & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x\);

-- Location: LCCOMB_X19_Y22_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ & 
-- ((!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2\ & 
-- (((!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x\)) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_4\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0_a3_0_3_x\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0\);

-- Location: FF_X19_Y22_N29
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_6_0_g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0));

-- Location: LCCOMB_X19_Y21_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar~feeder_combout\ = \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_i\(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar~feeder_combout\);

-- Location: FF_X19_Y21_N9
\COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar~feeder_combout\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\);

-- Location: FF_X19_Y20_N19
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\);

-- Location: LCCOMB_X19_Y20_N0
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5_RNII2NP\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s15_0_a2_0_a2_0_a3_0_g0\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1) & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_a2_5\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s15_0_a2_0_a2_0_a3_0_g0\);

-- Location: FF_X20_Y20_N15
\COMP_ladder_fpga_SC_TAP_CONTROL|updateIR_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s15_0_a2_0_a2_0_a3_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\);

-- Location: LCCOMB_X20_Y20_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|updateIR_RNIOMA41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s15_0_a2_0_a2_0_a3_0_g0\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s15_0_a2_0_a2_0_a3_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\);

-- Location: FF_X19_Y20_N1
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\);

-- Location: LCCOMB_X20_Y21_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\ = \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\);

-- Location: FF_X20_Y21_N9
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\);

-- Location: LCCOMB_X21_Y21_N28
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\);

-- Location: LCCOMB_X20_Y21_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0\) # (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_a3_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_1_g0_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2_0\);

-- Location: FF_X20_Y21_N27
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\);

-- Location: FF_X21_Y21_N29
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\);

-- Location: FF_X19_Y20_N3
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\);

-- Location: LCCOMB_X19_Y20_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\ = (!\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\);

-- Location: LCCOMB_X19_Y20_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNILLP01\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\);

-- Location: LCCOMB_X19_Y20_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_RNIJ39B1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\);

-- Location: FF_X23_Y23_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out\);

-- Location: LCCOMB_X20_Y21_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR_RNO_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0_1\);

-- Location: LCCOMB_X20_Y21_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\);

-- Location: LCCOMB_X20_Y20_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0_1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_0_a2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_6\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0\);

-- Location: FF_X20_Y20_N1
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_s4_0_a2_0_a2_4_a3_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\);

-- Location: LCCOMB_X20_Y22_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_1_g0_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_a2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_a3_0_g0_1_x\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2_0\);

-- Location: FF_X20_Y22_N23
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_0_a2_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\);

-- Location: FF_X23_Y23_N17
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\);

-- Location: LCCOMB_X24_Y23_N0
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\);

-- Location: FF_X24_Y23_N1
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\);

-- Location: LCCOMB_X23_Y23_N6
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N20
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N21
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out\);

-- Location: FF_X23_Y23_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\);

-- Location: LCCOMB_X24_Y23_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y23_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y23_N18
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N8
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out\);

-- Location: FF_X23_Y23_N19
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\);

-- Location: LCCOMB_X24_Y23_N4
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y23_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y23_N24
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N30
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N31
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out\);

-- Location: FF_X23_Y23_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\);

-- Location: LCCOMB_X21_Y23_N24
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y23_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y23_N2
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N22
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N23
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out\);

-- Location: FF_X23_Y23_N3
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\);

-- Location: LCCOMB_X24_Y23_N28
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y23_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y23_N28
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N26
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N27
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out\);

-- Location: FF_X23_Y23_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\);

-- Location: LCCOMB_X24_Y23_N18
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y23_N19
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y23_N12
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N4
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out\);

-- Location: FF_X23_Y23_N13
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\);

-- Location: LCCOMB_X24_Y23_N8
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y23_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y23_N0
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N14
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y23_N15
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out\);

-- Location: FF_X23_Y23_N1
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\);

-- Location: LCCOMB_X24_Y19_N28
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y19_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y19_N26
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y18_N31
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\);

-- Location: FF_X24_Y19_N27
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\);

-- Location: LCCOMB_X26_Y18_N22
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X26_Y18_N23
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y19_N22
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y23_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~feeder_combout\);

-- Location: FF_X20_Y23_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\);

-- Location: FF_X24_Y19_N23
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\);

-- Location: LCCOMB_X20_Y23_N6
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X20_Y23_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y17_N4
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y17_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\);

-- Location: FF_X20_Y23_N19
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\);

-- Location: IOIBUF_X0_Y14_N1
\clock40mhz_fpga~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock40mhz_fpga,
	o => \clock40mhz_fpga~input_o\);

-- Location: IOIBUF_X0_Y14_N8
\clock40mhz_xtal~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock40mhz_xtal,
	o => \clock40mhz_xtal~input_o\);

-- Location: CLKCTRL_G0
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y11_N12
ladder_fpga_adc_select_n_0_sqmuxa_i_a3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_select_n_0_sqmuxa_i_a3 = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (!ladder_fpga_adc_bit_count_cs_integer_i(3) & !ladder_fpga_adc_bit_count_cs_integer_i(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(1),
	combout => ladder_fpga_adc_select_n_0_sqmuxa_i_a3);

-- Location: LCCOMB_X24_Y11_N26
\ladder_fpga_adc_bit_count_cs_integer_i_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_bit_count_cs_integer_n2_0_0_g0_0 = (ladder_fpga_adc_bit_count_cs_integer_i(2) & (((ladder_fpga_fifo21_input_11_sn_m8_i_o2)))) # (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (!ladder_fpga_fifo21_input_11_sn_m8_i_o2 & ((N_2927_i_0_g3) # 
-- (ladder_fpga_adc_bit_count_cs_integer_i(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => N_2927_i_0_g3,
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_fifo21_input_11_sn_m8_i_o2,
	combout => ladder_fpga_adc_bit_count_cs_integer_n2_0_0_g0_0);

-- Location: IOIBUF_X19_Y29_N15
reset_n_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => reset_n_c);

-- Location: CLKCTRL_G14
\reset_n_c~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_n_c~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_n_c~clkctrl_outclk\);

-- Location: FF_X24_Y11_N27
\ladder_fpga_adc_bit_count_cs_integer_i_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_adc_bit_count_cs_integer_n2_0_0_g0_0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_i(2));

-- Location: LCCOMB_X24_Y11_N6
ladder_fpga_adc_select_n_0_sqmuxa_i_o2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_select_n_0_sqmuxa_i_o2 = (ladder_fpga_adc_bit_count_cs_integer_i(1)) # (ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_adc_select_n_0_sqmuxa_i_o2);

-- Location: LCCOMB_X24_Y11_N22
\ladder_fpga_adc_bit_count_cs_integer_i_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_bit_count_cs_integer_n0_i_0_g0 = (!ladder_fpga_adc_bit_count_cs_integer_i(0) & ((N_2927_i_0_g3) # ((ladder_fpga_adc_bit_count_cs_integer_i(3)) # (ladder_fpga_adc_select_n_0_sqmuxa_i_o2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => N_2927_i_0_g3,
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(0),
	datad => ladder_fpga_adc_select_n_0_sqmuxa_i_o2,
	combout => ladder_fpga_adc_bit_count_cs_integer_n0_i_0_g0);

-- Location: FF_X24_Y11_N23
\ladder_fpga_adc_bit_count_cs_integer_i_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_adc_bit_count_cs_integer_n0_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_i(0));

-- Location: LCCOMB_X24_Y11_N20
\ladder_fpga_adc_bit_count_cs_integer_i_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_bit_count_cs_integer_n1_0_0_g0_0 = (N_2927_i_0_g3 & ((ladder_fpga_adc_bit_count_cs_integer_i(1) $ (!ladder_fpga_adc_bit_count_cs_integer_i(0))))) # (!N_2927_i_0_g3 & (!ladder_fpga_adc_select_n_0_sqmuxa_i_a3 & 
-- (ladder_fpga_adc_bit_count_cs_integer_i(1) $ (!ladder_fpga_adc_bit_count_cs_integer_i(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => N_2927_i_0_g3,
	datab => ladder_fpga_adc_select_n_0_sqmuxa_i_a3,
	datac => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_adc_bit_count_cs_integer_n1_0_0_g0_0);

-- Location: FF_X24_Y11_N21
\ladder_fpga_adc_bit_count_cs_integer_i_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_adc_bit_count_cs_integer_n1_0_0_g0_0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_i(1));

-- Location: LCCOMB_X24_Y11_N18
\ladder_fpga_adc_bit_count_cs_integer_i_RNILD3T_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m8_i_o2 = (ladder_fpga_adc_bit_count_cs_integer_i(1)) # (ladder_fpga_adc_bit_count_cs_integer_i(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_input_11_sn_m8_i_o2);

-- Location: LCCOMB_X21_Y11_N2
ladder_fpga_nbr_rclk_echelle_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c0_combout = ladder_fpga_nbr_rclk_echelle(0) $ (VCC)
-- ladder_fpga_nbr_rclk_echelle_c0_cout = CARRY(ladder_fpga_nbr_rclk_echelle(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(0),
	datad => VCC,
	combout => ladder_fpga_nbr_rclk_echelle_c0_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c0_cout);

-- Location: LCCOMB_X22_Y11_N22
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ = (ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1) # (!ladder_fpga_event_controller_state_ip(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(0),
	datad => ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\);

-- Location: LCCOMB_X21_Y11_N30
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & ladder_fpga_nbr_rclk_echelle(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datad => ladder_fpga_nbr_rclk_echelle(0),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0\);

-- Location: LCCOMB_X22_Y11_N8
un1_ladder_fpga_event_controller_state_2_0_a2_0_a3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_event_controller_state_2_0_a2_0_a3 = (!ladder_fpga_event_controller_state_ip(1) & (ladder_fpga_event_controller_state_i_0(5) & \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(1),
	datab => ladder_fpga_event_controller_state_i_0(5),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	combout => un1_ladder_fpga_event_controller_state_2_0_a2_0_a3);

-- Location: IOIBUF_X11_Y0_N29
holdin_echelle_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_holdin_echelle,
	o => holdin_echelle_c);

-- Location: IOIBUF_X0_Y26_N1
spare_switch_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_spare_switch,
	o => spare_switch_c);

-- Location: LCCOMB_X23_Y11_N22
\ladder_fpga_event_controller_state_ns_0_i_0_a3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_ns_0_i_0_a3(3) = (!tokenin_pulse_ok & (!spare_switch_c & ((!ladder_fpga_busy) # (!ladder_fpga_event_controller_state_ip(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_ok,
	datab => ladder_fpga_event_controller_state_ip(2),
	datac => spare_switch_c,
	datad => ladder_fpga_busy,
	combout => ladder_fpga_event_controller_state_ns_0_i_0_a3(3));

-- Location: LCCOMB_X24_Y11_N24
un1_shiftreg_clr3_i_o2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_shiftreg_clr3_i_o2 = ((ladder_fpga_adc_bit_count_cs_integer_i(2)) # (ladder_fpga_adc_bit_count_cs_integer_i(0))) # (!ladder_fpga_adc_bit_count_cs_integer_i(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => un1_shiftreg_clr3_i_o2);

-- Location: LCCOMB_X23_Y11_N0
\ladder_fpga_event_controller_state_RNO_1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_88_i_0_g4 = (ladder_fpga_event_controller_state_ip(3)) # ((ladder_fpga_adc_bit_count_cs_integer_i(3)) # ((un1_shiftreg_clr3_i_o2) # (!spare_switch_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => spare_switch_c,
	datad => un1_shiftreg_clr3_i_o2,
	combout => N_88_i_0_g4);

-- Location: LCCOMB_X23_Y11_N18
\ladder_fpga_event_controller_state_RNO_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_88_i_0_g0_2 = (!ladder_fpga_event_controller_state_ns_0_i_0_a3_0(3) & (N_2927_i_0_g3 & (!ladder_fpga_event_controller_state_ns_0_i_0_a3(3) & N_88_i_0_g4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ns_0_i_0_a3_0(3),
	datab => N_2927_i_0_g3,
	datac => ladder_fpga_event_controller_state_ns_0_i_0_a3(3),
	datad => N_88_i_0_g4,
	combout => N_88_i_0_g0_2);

-- Location: LCCOMB_X22_Y11_N18
\ladder_fpga_event_controller_state_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_88_i_0_g0_x = (N_88_i_0_g0_2 & ((spare_switch_c) # (holdin_echelle_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => spare_switch_c,
	datac => holdin_echelle_c,
	datad => N_88_i_0_g0_2,
	combout => N_88_i_0_g0_x);

-- Location: LCCOMB_X23_Y11_N26
ladder_fpga_event_controller_state_286_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_286 = (ladder_fpga_event_controller_state_ip(4)) # (((ladder_fpga_event_controller_state_ip(2)) # (ladder_fpga_event_controller_state_ip(3))) # (!ladder_fpga_event_controller_state_i_0(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datab => ladder_fpga_event_controller_state_i_0(5),
	datac => ladder_fpga_event_controller_state_ip(2),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => ladder_fpga_event_controller_state_286);

-- Location: LCCOMB_X24_Y12_N16
\ladder_fpga_event_controller_state_i_0[5]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_event_controller_state_i_0[5]~_wirecell_combout\ = !ladder_fpga_event_controller_state_i_0(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_event_controller_state_i_0(5),
	combout => \ladder_fpga_event_controller_state_i_0[5]~_wirecell_combout\);

-- Location: LCCOMB_X23_Y14_N2
acquire_adcs_n_delay_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c0_combout\ = \acquire_adcs.n_delay\(0) $ (VCC)
-- \acquire_adcs.n_delay_c0_cout\ = CARRY(\acquire_adcs.n_delay\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.n_delay\(0),
	datad => VCC,
	combout => \acquire_adcs.n_delay_c0_combout\,
	cout => \acquire_adcs.n_delay_c0_cout\);

-- Location: LCCOMB_X23_Y14_N26
n_delay_0_sqmuxa_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- n_delay_0_sqmuxa = (acquire_state_ip(0) & \acquire_state_ns_0_15__g3_0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(0),
	datad => \acquire_state_ns_0_15__g3_0\,
	combout => n_delay_0_sqmuxa);

-- Location: FF_X23_Y14_N3
\acquire_adcs_n_delay_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(0));

-- Location: LCCOMB_X23_Y14_N4
acquire_adcs_n_delay_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c1_combout\ = (\acquire_adcs.n_delay\(1) & (!\acquire_adcs.n_delay_c0_cout\)) # (!\acquire_adcs.n_delay\(1) & ((\acquire_adcs.n_delay_c0_cout\) # (GND)))
-- \acquire_adcs.n_delay_c1_cout\ = CARRY((!\acquire_adcs.n_delay_c0_cout\) # (!\acquire_adcs.n_delay\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.n_delay\(1),
	datad => VCC,
	cin => \acquire_adcs.n_delay_c0_cout\,
	combout => \acquire_adcs.n_delay_c1_combout\,
	cout => \acquire_adcs.n_delay_c1_cout\);

-- Location: FF_X23_Y14_N5
\acquire_adcs_n_delay_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c1_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(1));

-- Location: LCCOMB_X23_Y14_N6
acquire_adcs_n_delay_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c2_combout\ = (\acquire_adcs.n_delay\(2) & (\acquire_adcs.n_delay_c1_cout\ $ (GND))) # (!\acquire_adcs.n_delay\(2) & (!\acquire_adcs.n_delay_c1_cout\ & VCC))
-- \acquire_adcs.n_delay_c2_cout\ = CARRY((\acquire_adcs.n_delay\(2) & !\acquire_adcs.n_delay_c1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_delay\(2),
	datad => VCC,
	cin => \acquire_adcs.n_delay_c1_cout\,
	combout => \acquire_adcs.n_delay_c2_combout\,
	cout => \acquire_adcs.n_delay_c2_cout\);

-- Location: LCCOMB_X23_Y14_N8
acquire_adcs_n_delay_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c3_combout\ = (\acquire_adcs.n_delay\(3) & (!\acquire_adcs.n_delay_c2_cout\)) # (!\acquire_adcs.n_delay\(3) & ((\acquire_adcs.n_delay_c2_cout\) # (GND)))
-- \acquire_adcs.n_delay_c3_cout\ = CARRY((!\acquire_adcs.n_delay_c2_cout\) # (!\acquire_adcs.n_delay\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.n_delay\(3),
	datad => VCC,
	cin => \acquire_adcs.n_delay_c2_cout\,
	combout => \acquire_adcs.n_delay_c3_combout\,
	cout => \acquire_adcs.n_delay_c3_cout\);

-- Location: FF_X23_Y14_N9
\acquire_adcs_n_delay_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(3));

-- Location: LCCOMB_X23_Y14_N14
acquire_adcs_n_delay_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_delay_c6_combout\ = \acquire_adcs.n_delay\(6) $ (!\acquire_adcs.n_delay_c5_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.n_delay\(6),
	cin => \acquire_adcs.n_delay_c5_cout\,
	combout => \acquire_adcs.n_delay_c6_combout\);

-- Location: FF_X23_Y14_N15
\acquire_adcs_n_delay_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c6_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(6));

-- Location: FF_X23_Y14_N7
\acquire_adcs_n_delay_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_delay_c2_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_delay_0_sqmuxa,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_delay\(2));

-- Location: LCCOMB_X23_Y14_N0
\acquire_adcs_n_delay_RNI7HF4_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_15__g3_0_a\ = (!\acquire_adcs.n_delay\(4) & (!\acquire_adcs.n_delay\(2) & ((!\acquire_adcs.n_delay\(1)) # (!\acquire_adcs.n_delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_delay\(4),
	datab => \acquire_adcs.n_delay\(0),
	datac => \acquire_adcs.n_delay\(1),
	datad => \acquire_adcs.n_delay\(2),
	combout => \acquire_state_ns_0_15__g3_0_a\);

-- Location: LCCOMB_X23_Y14_N24
\acquire_adcs_n_delay_RNID6R7_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_15__g3_0\ = (((!\acquire_adcs.n_delay\(3) & \acquire_state_ns_0_15__g3_0_a\)) # (!\acquire_adcs.n_delay\(6))) # (!\acquire_adcs.n_delay\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_delay\(5),
	datab => \acquire_adcs.n_delay\(3),
	datac => \acquire_adcs.n_delay\(6),
	datad => \acquire_state_ns_0_15__g3_0_a\,
	combout => \acquire_state_ns_0_15__g3_0\);

-- Location: LCCOMB_X19_Y10_N2
ladder_fpga_adc_select_n_i_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_g0 = (ladder_fpga_event_controller_state_ip(2) & ((ladder_fpga_adc_bit_count_cs_integer_i(1)) # ((ladder_fpga_adc_bit_count_cs_integer_i(3)) # (ladder_fpga_adc_bit_count_cs_integer_i(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_g0);

-- Location: FF_X19_Y10_N3
ladder_fpga_adc_select_n_i_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_adc_select_n_0_sqmuxa_i_s_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_select_n_i);

-- Location: LCCOMB_X22_Y11_N4
\ladder_fpga_event_controller_state_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2204_i_0_g0 = (ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1) & (((ladder_fpga_event_controller_state_ip(4) & !ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x(1))) # (!ladder_fpga_event_controller_state_i_0(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_i_0(5),
	datab => ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1),
	datac => ladder_fpga_event_controller_state_ip(4),
	datad => ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x(1),
	combout => N_2204_i_0_g0);

-- Location: FF_X22_Y11_N5
\ladder_fpga_event_controller_state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2204_i_0_g0,
	clrn => ladder_fpga_event_controller_state_294_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(4));

-- Location: LCCOMB_X15_Y13_N4
\acquire_state_RNIC4GG_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2834_i_0_a3 = (acquire_state_ip(9) & !ladder_fpga_event_controller_state_ip(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => acquire_state_ip(9),
	datad => ladder_fpga_event_controller_state_ip(4),
	combout => N_2834_i_0_a3);

-- Location: LCCOMB_X23_Y12_N4
\acquire_state_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1096_i_0_g0_i = (N_1096_i_0_g1_1 & (((acquire_state_ip(8)) # (N_2834_i_0_a3)))) # (!N_1096_i_0_g1_1 & (ladder_fpga_adc_select_n_i & ((acquire_state_ip(8)) # (N_2834_i_0_a3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => N_1096_i_0_g1_1,
	datab => ladder_fpga_adc_select_n_i,
	datac => acquire_state_ip(8),
	datad => N_2834_i_0_a3,
	combout => N_1096_i_0_g0_i);

-- Location: LCCOMB_X21_Y12_N24
\n_bytes_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \n_bytes_0_0_0__g3\ = (!n_bytes(0) & ((\acquire_adcs.n_fifo\(3)) # (!acquire_state_ip(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(2),
	datab => \acquire_adcs.n_fifo\(3),
	datac => n_bytes(0),
	combout => \n_bytes_0_0_0__g3\);

-- Location: LCCOMB_X21_Y12_N6
\acquire_adcs_n_fifo_RNIJS5P_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \n_bytes_0_0_0__g0_e_i\ = (acquire_state_ip(1)) # ((acquire_state_ip(2) & !\acquire_adcs.n_fifo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(1),
	datac => acquire_state_ip(2),
	datad => \acquire_adcs.n_fifo\(3),
	combout => \n_bytes_0_0_0__g0_e_i\);

-- Location: FF_X21_Y12_N25
\n_bytes_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \n_bytes_0_0_0__g3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \n_bytes_0_0_0__g0_e_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_bytes(0));

-- Location: LCCOMB_X21_Y12_N12
\acquire_adcs_n_fifo_RNICA1K_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_fifo_n0_0_g2\ = (acquire_state_ip(2) & !\acquire_adcs.n_fifo\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => acquire_state_ip(2),
	datad => \acquire_adcs.n_fifo\(3),
	combout => \acquire_adcs.n_fifo_n0_0_g2\);

-- Location: LCCOMB_X21_Y12_N18
\n_bytes_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \n_bytes_0_0_1__g3\ = (!\acquire_adcs.n_fifo_n0_0_g2\ & (n_bytes(0) $ (n_bytes(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n_bytes(0),
	datac => n_bytes(1),
	datad => \acquire_adcs.n_fifo_n0_0_g2\,
	combout => \n_bytes_0_0_1__g3\);

-- Location: FF_X21_Y12_N19
\n_bytes_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \n_bytes_0_0_1__g3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \n_bytes_0_0_0__g0_e_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_bytes(1));

-- Location: LCCOMB_X23_Y12_N28
\acquire_state_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_14__g0_0\ = (\acquire_adcs.n_fifo_n0_0_g2\) # ((acquire_state_ip(1) & ((!n_bytes(0)) # (!n_bytes(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_fifo_n0_0_g2\,
	datab => n_bytes(1),
	datac => acquire_state_ip(1),
	datad => n_bytes(0),
	combout => \acquire_state_ns_0_14__g0_0\);

-- Location: FF_X23_Y12_N29
\acquire_state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_0_14__g0_0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(1));

-- Location: LCCOMB_X21_Y12_N28
acquire_state_illegal_a_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_a = (acquire_state_38 & (!acquire_state_ip(0) & (!acquire_state_ip(2) & !acquire_state_ip(1)))) # (!acquire_state_38 & ((acquire_state_ip(0) & (!acquire_state_ip(2) & !acquire_state_ip(1))) # (!acquire_state_ip(0) & 
-- (acquire_state_ip(2) $ (acquire_state_ip(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_38,
	datab => acquire_state_ip(0),
	datac => acquire_state_ip(2),
	datad => acquire_state_ip(1),
	combout => acquire_state_illegal_a);

-- Location: LCCOMB_X23_Y12_N18
\acquire_state_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_8__g0_0\ = (\acquire_state_ns_0_8__g0_0_a3\) # ((\acquire_state_ns_0_8__g2\ & acquire_state_ip(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_state_ns_0_8__g2\,
	datac => acquire_state_ip(7),
	datad => \acquire_state_ns_0_8__g0_0_a3\,
	combout => \acquire_state_ns_0_8__g0_0\);

-- Location: FF_X23_Y12_N19
\acquire_state_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_0_8__g0_0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(7));

-- Location: LCCOMB_X24_Y12_N14
acquire_state_illegal_8_a_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_8_a = (acquire_state_23 & (!acquire_state_ip(5) & (!acquire_state_ip(6) & !acquire_state_ip(7)))) # (!acquire_state_23 & ((acquire_state_ip(5) & (!acquire_state_ip(6) & !acquire_state_ip(7))) # (!acquire_state_ip(5) & 
-- ((!acquire_state_ip(7)) # (!acquire_state_ip(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_23,
	datab => acquire_state_ip(5),
	datac => acquire_state_ip(6),
	datad => acquire_state_ip(7),
	combout => acquire_state_illegal_8_a);

-- Location: LCCOMB_X24_Y12_N26
acquire_state_11_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_11 = (acquire_state_ip(13)) # ((acquire_state_ip(12)) # ((acquire_state_ip(14)) # (!acquire_state_i_0(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(13),
	datab => acquire_state_ip(12),
	datac => acquire_state_ip(14),
	datad => acquire_state_i_0(15),
	combout => acquire_state_11);

-- Location: LCCOMB_X24_Y12_N2
acquire_state_illegal_3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_3 = (acquire_state_illegal_1) # ((acquire_state_ip(10) & ((acquire_state_11) # (acquire_state_ip(11)))) # (!acquire_state_ip(10) & (acquire_state_11 & acquire_state_ip(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_illegal_1,
	datab => acquire_state_ip(10),
	datac => acquire_state_11,
	datad => acquire_state_ip(11),
	combout => acquire_state_illegal_3);

-- Location: LCCOMB_X24_Y12_N20
acquire_state_17_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_17 = (acquire_state_ip(11)) # ((acquire_state_11) # (acquire_state_ip(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(11),
	datac => acquire_state_11,
	datad => acquire_state_ip(10),
	combout => acquire_state_17);

-- Location: LCCOMB_X24_Y12_N12
acquire_state_illegal_5_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_5 = (acquire_state_illegal_3) # ((acquire_state_ip(9) & ((acquire_state_ip(8)) # (acquire_state_17))) # (!acquire_state_ip(9) & (acquire_state_ip(8) & acquire_state_17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(9),
	datab => acquire_state_illegal_3,
	datac => acquire_state_ip(8),
	datad => acquire_state_17,
	combout => acquire_state_illegal_5);

-- Location: LCCOMB_X24_Y12_N24
acquire_state_illegal_8_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_8 = (acquire_state_illegal_5) # (!acquire_state_illegal_8_a)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => acquire_state_illegal_8_a,
	datad => acquire_state_illegal_5,
	combout => acquire_state_illegal_8);

-- Location: LCCOMB_X24_Y12_N10
acquire_state_illegal_10_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_illegal_10 = (acquire_state_illegal_8) # ((acquire_state_32 & ((acquire_state_ip(3)) # (acquire_state_ip(4)))) # (!acquire_state_32 & (acquire_state_ip(3) & acquire_state_ip(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_32,
	datab => acquire_state_ip(3),
	datac => acquire_state_illegal_8,
	datad => acquire_state_ip(4),
	combout => acquire_state_illegal_10);

-- Location: LCCOMB_X24_Y12_N30
acquire_state_illegal_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- N_928_ip = (acquire_state_illegal_10) # (!acquire_state_illegal_a)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => acquire_state_illegal_a,
	datad => acquire_state_illegal_10,
	combout => N_928_ip);

-- Location: FF_X24_Y12_N31
acquire_state_illegalpipe1_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_928_ip,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_illegalpipe1);

-- Location: FF_X23_Y12_N31
acquire_state_illegalpipe2_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => acquire_state_illegalpipe1,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_illegalpipe2);

-- Location: LCCOMB_X23_Y12_N30
acquire_state_48_i_a2_i_x : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_48_i_a2_i_x_i = (reset_n_c & !acquire_state_illegalpipe2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => reset_n_c,
	datac => acquire_state_illegalpipe2,
	combout => acquire_state_48_i_a2_i_x_i);

-- Location: FF_X23_Y12_N5
\acquire_state_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_1096_i_0_g0_i,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(8));

-- Location: LCCOMB_X22_Y12_N0
\n_convert_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2823_i_0_g0_i = (!N_2834_i_0_a3 & ((n_convert(1)) # ((n_convert(0) & acquire_state_ip(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_convert(0),
	datab => acquire_state_ip(8),
	datac => n_convert(1),
	datad => N_2834_i_0_a3,
	combout => N_2823_i_0_g0_i);

-- Location: FF_X22_Y12_N1
\n_convert_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_2823_i_0_g0_i,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_convert(1));

-- Location: LCCOMB_X22_Y12_N6
\n_convert_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2822_i_0_g0 = (!N_2834_i_0_a3 & ((acquire_state_ip(8) & ((n_convert(1)) # (!n_convert(0)))) # (!acquire_state_ip(8) & ((n_convert(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(8),
	datab => n_convert(1),
	datac => n_convert(0),
	datad => N_2834_i_0_a3,
	combout => N_2822_i_0_g0);

-- Location: FF_X22_Y12_N7
\n_convert_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_2822_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_convert(0));

-- Location: LCCOMB_X22_Y12_N18
\n_convert_RNIJRHN_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_8__g0_0_a3\ = (!ladder_fpga_adc_select_n_i & (n_convert(1) & (acquire_state_ip(8) & n_convert(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_select_n_i,
	datab => n_convert(1),
	datac => acquire_state_ip(8),
	datad => n_convert(0),
	combout => \acquire_state_ns_0_8__g0_0_a3\);

-- Location: LCCOMB_X22_Y12_N26
\acquire_adcs_n_preamble_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_preamble_n1_0_g0_i\ = (!\acquire_state_ns_0_8__g0_0_a3\ & (\acquire_adcs.n_preamble_c0\ $ (\acquire_adcs.n_preamble\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble_c0\,
	datac => \acquire_adcs.n_preamble\(1),
	datad => \acquire_state_ns_0_8__g0_0_a3\,
	combout => \acquire_adcs.n_preamble_n1_0_g0_i\);

-- Location: FF_X22_Y12_N27
\acquire_adcs_n_preamble_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_preamble_n1_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_preamble\(1));

-- Location: LCCOMB_X22_Y12_N8
\acquire_adcs_n_preamble_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_preamble_n0_0_g0_i\ = (!\acquire_state_ns_0_8__g0_0_a3\ & (\acquire_adcs.n_preamble\(0) $ (((\acquire_state_ns_0_8__g2\ & acquire_state_ip(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_state_ns_0_8__g2\,
	datab => acquire_state_ip(7),
	datac => \acquire_adcs.n_preamble\(0),
	datad => \acquire_state_ns_0_8__g0_0_a3\,
	combout => \acquire_adcs.n_preamble_n0_0_g0_i\);

-- Location: FF_X22_Y12_N9
\acquire_adcs_n_preamble_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_preamble_n0_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_preamble\(0));

-- Location: LCCOMB_X22_Y12_N28
\acquire_adcs_n_preamble_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_preamble_n2_0_g0_i\ = (!\acquire_state_ns_0_8__g0_0_a3\ & (\acquire_adcs.n_preamble\(2) $ (((\acquire_adcs.n_preamble_c0\ & \acquire_adcs.n_preamble\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble_c0\,
	datab => \acquire_adcs.n_preamble\(1),
	datac => \acquire_adcs.n_preamble\(2),
	datad => \acquire_state_ns_0_8__g0_0_a3\,
	combout => \acquire_adcs.n_preamble_n2_0_g0_i\);

-- Location: FF_X22_Y12_N29
\acquire_adcs_n_preamble_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_preamble_n2_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_preamble\(2));

-- Location: LCCOMB_X22_Y12_N24
\acquire_adcs_n_preamble_RNII3T71_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_8__g2\ = ((!\acquire_adcs.n_preamble\(1) & (!\acquire_adcs.n_preamble\(0) & !\acquire_adcs.n_preamble\(2)))) # (!\acquire_adcs.n_preamble\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(3),
	datab => \acquire_adcs.n_preamble\(1),
	datac => \acquire_adcs.n_preamble\(0),
	datad => \acquire_adcs.n_preamble\(2),
	combout => \acquire_state_ns_0_8__g2\);

-- Location: LCCOMB_X21_Y12_N8
un1_acquire_state_5_0_a3_0_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_acquire_state_5_0_a3_0 = (!acquire_state_ip(2) & !acquire_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => acquire_state_ip(2),
	datad => acquire_state_ip(3),
	combout => un1_acquire_state_5_0_a3_0);

-- Location: LCCOMB_X21_Y12_N26
un1_acquire_state_5_0_a3_0_RNI1C6E2 : cycloneiii_lcell_comb
-- Equation(s):
-- n_adc_e0_0_g0_0_o3 = (!\acquire_adcs.n_fifo_n0_0_g2\ & ((acquire_state_ip(7) & (!\acquire_state_ns_0_8__g2\)) # (!acquire_state_ip(7) & ((!un1_acquire_state_5_0_a3_0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_fifo_n0_0_g2\,
	datab => \acquire_state_ns_0_8__g2\,
	datac => un1_acquire_state_5_0_a3_0,
	datad => acquire_state_ip(7),
	combout => n_adc_e0_0_g0_0_o3);

-- Location: LCCOMB_X20_Y12_N0
\n_adc_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- n_adc_e0_0_g0_0 = (n_adc(0) & ((!n_adc_e0_0_g0_0_o3))) # (!n_adc(0) & (!un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3 & n_adc_e0_0_g0_0_o3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3,
	datac => n_adc(0),
	datad => n_adc_e0_0_g0_0_o3,
	combout => n_adc_e0_0_g0_0);

-- Location: FF_X20_Y12_N1
\n_adc_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => n_adc_e0_0_g0_0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_adc(0));

-- Location: LCCOMB_X20_Y12_N14
\n_adc_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- n_adc_e1_0_g3 = (n_adc_c1_0_o3 & (!un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3 & ((n_adc(0)) # (n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc_c1_0_o3,
	datab => n_adc(0),
	datac => n_adc(1),
	datad => un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3,
	combout => n_adc_e1_0_g3);

-- Location: FF_X20_Y12_N15
\n_adc_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => n_adc_e1_0_g3,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_adc_e0_0_g0_0_o3,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_adc(1));

-- Location: LCCOMB_X20_Y12_N8
n_adc_c1_0_o3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- n_adc_c1_0_o3 = (!n_adc(1)) # (!n_adc(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n_adc(0),
	datac => n_adc(1),
	combout => n_adc_c1_0_o3);

-- Location: LCCOMB_X20_Y12_N18
\n_adc_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- n_adc_e2_0_g3 = (acquire_state_ip(3) & (n_adc_c1_0_o3 $ (!n_adc(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n_adc_c1_0_o3,
	datac => n_adc(2),
	datad => acquire_state_ip(3),
	combout => n_adc_e2_0_g3);

-- Location: FF_X20_Y12_N19
\n_adc_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => n_adc_e2_0_g3,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_adc_e0_0_g0_0_o3,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_adc(2));

-- Location: LCCOMB_X20_Y12_N20
un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3 = ((n_adc(3) & (!n_adc_c1_0_o3 & n_adc(2)))) # (!acquire_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(3),
	datab => acquire_state_ip(3),
	datac => n_adc_c1_0_o3,
	datad => n_adc(2),
	combout => un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3);

-- Location: LCCOMB_X23_Y12_N0
\acquire_state_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1099_i_0_g0_i = (acquire_state_ip(7) & (((acquire_state_ip(3)) # (!\acquire_state_ns_0_8__g2\)))) # (!acquire_state_ip(7) & (!un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3 & ((acquire_state_ip(3)) # (!\acquire_state_ns_0_8__g2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(7),
	datab => un1_ladder_fpga_sc_reg_debug_1_sqmuxa_1_o3,
	datac => acquire_state_ip(3),
	datad => \acquire_state_ns_0_8__g2\,
	combout => N_1099_i_0_g0_i);

-- Location: FF_X23_Y12_N1
\acquire_state_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_1099_i_0_g0_i,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(6));

-- Location: FF_X24_Y12_N5
\acquire_state_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => acquire_state_ip(6),
	clrn => acquire_state_48_i_a2_i_x_i,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(5));

-- Location: FF_X23_Y12_N9
\acquire_state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => acquire_state_ip(5),
	clrn => acquire_state_48_i_a2_i_x_i,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(4));

-- Location: FF_X23_Y12_N17
\acquire_state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => acquire_state_ip(4),
	clrn => acquire_state_48_i_a2_i_x_i,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(3));

-- Location: LCCOMB_X20_Y12_N26
n_adc_c1_0_o3_RNIAD9P : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_15__g1\ = (n_adc(3) & (acquire_state_ip(3) & (!n_adc_c1_0_o3 & n_adc(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(3),
	datab => acquire_state_ip(3),
	datac => n_adc_c1_0_o3,
	datad => n_adc(2),
	combout => \acquire_state_ns_0_15__g1\);

-- Location: LCCOMB_X23_Y12_N26
\acquire_state_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_15__g0\ = (\acquire_state_ns_0_15__g1\) # ((\acquire_state_ns_0_15__g3_0\ & acquire_state_ip(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_state_ns_0_15__g3_0\,
	datac => acquire_state_ip(0),
	datad => \acquire_state_ns_0_15__g1\,
	combout => \acquire_state_ns_0_15__g0\);

-- Location: FF_X23_Y12_N27
\acquire_state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_0_15__g0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(0));

-- Location: LCCOMB_X22_Y14_N4
un1_n_bytes_1_sqmuxa_i_o3_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_n_bytes_1_sqmuxa_i_o3 = ((!acquire_state_ip(1)) # (!n_bytes(0))) # (!n_bytes(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datac => n_bytes(0),
	datad => acquire_state_ip(1),
	combout => un1_n_bytes_1_sqmuxa_i_o3);

-- Location: LCCOMB_X23_Y12_N14
\acquire_state_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1105_i_0_g0_i = (acquire_state_ip(1) & ((acquire_state_ip(0)) # ((!un1_n_bytes_1_sqmuxa_i_o3)))) # (!acquire_state_ip(1) & (!\acquire_state_ns_0_15__g3_0\ & ((acquire_state_ip(0)) # (!un1_n_bytes_1_sqmuxa_i_o3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(1),
	datab => acquire_state_ip(0),
	datac => \acquire_state_ns_0_15__g3_0\,
	datad => un1_n_bytes_1_sqmuxa_i_o3,
	combout => N_1105_i_0_g0_i);

-- Location: FF_X23_Y12_N15
\acquire_state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_1105_i_0_g0_i,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(2));

-- Location: LCCOMB_X20_Y12_N2
\acquire_adcs_n_fifo_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_fifo_n0_0_g0_i\ = (!\acquire_state_ns_0_15__g1\ & (\acquire_adcs.n_fifo\(0) $ (((!\acquire_adcs.n_fifo\(3) & acquire_state_ip(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_fifo\(3),
	datab => acquire_state_ip(2),
	datac => \acquire_adcs.n_fifo\(0),
	datad => \acquire_state_ns_0_15__g1\,
	combout => \acquire_adcs.n_fifo_n0_0_g0_i\);

-- Location: FF_X20_Y12_N3
\acquire_adcs_n_fifo_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_fifo_n0_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_fifo\(0));

-- Location: LCCOMB_X20_Y12_N4
\acquire_adcs_n_fifo_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_fifo_n1_0_g0_i\ = (!\acquire_state_ns_0_15__g1\ & (\acquire_adcs.n_fifo\(1) $ (((\acquire_adcs.n_fifo\(0) & \acquire_adcs.n_fifo_n0_0_g2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_state_ns_0_15__g1\,
	datab => \acquire_adcs.n_fifo\(0),
	datac => \acquire_adcs.n_fifo\(1),
	datad => \acquire_adcs.n_fifo_n0_0_g2\,
	combout => \acquire_adcs.n_fifo_n1_0_g0_i\);

-- Location: FF_X20_Y12_N5
\acquire_adcs_n_fifo_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_fifo_n1_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_fifo\(1));

-- Location: LCCOMB_X20_Y12_N6
acquire_adcs_n_fifo_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_fifo_c1\ = (!\acquire_adcs.n_fifo\(3) & (acquire_state_ip(2) & (\acquire_adcs.n_fifo\(1) & \acquire_adcs.n_fifo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_fifo\(3),
	datab => acquire_state_ip(2),
	datac => \acquire_adcs.n_fifo\(1),
	datad => \acquire_adcs.n_fifo\(0),
	combout => \acquire_adcs.n_fifo_c1\);

-- Location: LCCOMB_X20_Y12_N24
\acquire_adcs_n_fifo_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_fifo_n2_0_g0_i\ = (!\acquire_state_ns_0_15__g1\ & (\acquire_adcs.n_fifo\(2) $ (\acquire_adcs.n_fifo_c1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_state_ns_0_15__g1\,
	datac => \acquire_adcs.n_fifo\(2),
	datad => \acquire_adcs.n_fifo_c1\,
	combout => \acquire_adcs.n_fifo_n2_0_g0_i\);

-- Location: FF_X20_Y12_N25
\acquire_adcs_n_fifo_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_fifo_n2_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_fifo\(2));

-- Location: LCCOMB_X20_Y12_N10
\acquire_adcs_n_fifo_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_fifo_n3_0_g0_i\ = (!\acquire_state_ns_0_15__g1\ & (\acquire_adcs.n_fifo\(3) $ (((\acquire_adcs.n_fifo\(2) & \acquire_adcs.n_fifo_c1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_state_ns_0_15__g1\,
	datab => \acquire_adcs.n_fifo\(2),
	datac => \acquire_adcs.n_fifo\(3),
	datad => \acquire_adcs.n_fifo_c1\,
	combout => \acquire_adcs.n_fifo_n3_0_g0_i\);

-- Location: FF_X20_Y12_N11
\acquire_adcs_n_fifo_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_fifo_n3_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_fifo\(3));

-- Location: LCCOMB_X26_Y12_N14
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: FF_X26_Y12_N15
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X26_Y12_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & ladder_fpga_fifo8_from_usb_rd)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => ladder_fpga_fifo8_from_usb_rd,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X26_Y12_N18
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X26_Y12_N19
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X26_Y12_N2
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & ladder_fpga_fifo8_from_usb_rd)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => ladder_fpga_fifo8_from_usb_rd,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X26_Y12_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X26_Y12_N5
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X26_Y12_N8
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & ladder_fpga_fifo8_from_usb_rd))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => ladder_fpga_fifo8_from_usb_rd,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X26_Y12_N9
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X26_Y12_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\);

-- Location: FF_X26_Y12_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X26_Y12_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & ladder_fpga_fifo8_from_usb_rd)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => ladder_fpga_fifo8_from_usb_rd,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X26_Y12_N24
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X26_Y12_N25
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X29_Y12_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (ladder_fpga_fifo8_from_usb_rd & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => ladder_fpga_fifo8_from_usb_rd,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X29_Y12_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X29_Y12_N5
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: FF_X29_Y12_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X26_Y12_N20
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X26_Y12_N21
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X26_Y12_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X26_Y12_N26
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X26_Y12_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X26_Y12_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\);

-- Location: LCCOMB_X29_Y12_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X29_Y12_N17
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: FF_X29_Y12_N21
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: FF_X29_Y12_N1
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X27_Y13_N26
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: IOIBUF_X23_Y0_N8
usb_ready_n_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_ready_n,
	o => usb_ready_n_c);

-- Location: IOIBUF_X0_Y6_N1
usb_present_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_present,
	o => usb_present_c);

-- Location: LCCOMB_X19_Y12_N4
proc_usb_read_write_un6_reset_n_i_a2_0_a3 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_usb_read_write.un6_reset_n_i_a2_0_a3\ = (usb_reset_n_c & (!usb_ready_n_c & (usb_present_c & reset_n_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_reset_n_c,
	datab => usb_ready_n_c,
	datac => usb_present_c,
	datad => reset_n_c,
	combout => \proc_usb_read_write.un6_reset_n_i_a2_0_a3\);

-- Location: CLKCTRL_G17
\proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_outclk\);

-- Location: FF_X30_Y14_N21
usb_write_n_in_i_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty\,
	clrn => \proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => usb_write_n_in_i);

-- Location: LCCOMB_X29_Y14_N0
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X29_Y14_N1
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X29_Y14_N2
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: FF_X29_Y14_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X29_Y14_N24
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & usb_write_n_in_i)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => usb_write_n_in_i,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X29_Y14_N20
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X29_Y14_N21
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X29_Y14_N26
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X29_Y14_N27
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X30_Y13_N0
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\ = (usb_write_n_in_i & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X30_Y13_N22
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X30_Y13_N23
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X30_Y13_N18
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X30_Y13_N19
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: LCCOMB_X30_Y13_N2
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\);

-- Location: FF_X30_Y13_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X30_Y13_N24
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X30_Y13_N6
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = (usb_write_n_in_i & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X30_Y13_N16
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X30_Y13_N17
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X30_Y13_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\);

-- Location: FF_X30_Y13_N5
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X30_Y13_N14
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2) $ (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X30_Y13_N15
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X30_Y13_N8
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (usb_write_n_in_i & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => usb_write_n_in_i,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X30_Y13_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: FF_X29_Y14_N7
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X22_Y12_N10
n_preamble_1_sqmuxa_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- n_preamble_1_sqmuxa = (acquire_state_ip(7) & !\acquire_state_ns_0_8__g2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(7),
	datac => \acquire_state_ns_0_8__g2\,
	combout => n_preamble_1_sqmuxa);

-- Location: LCCOMB_X22_Y12_N12
acquire_adcs_n_preamble_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_preamble_c0\ = (\acquire_state_ns_0_8__g2\ & (acquire_state_ip(7) & \acquire_adcs.n_preamble\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_state_ns_0_8__g2\,
	datab => acquire_state_ip(7),
	datac => \acquire_adcs.n_preamble\(0),
	combout => \acquire_adcs.n_preamble_c0\);

-- Location: LCCOMB_X22_Y14_N6
ladder_fpga_fifo8_to_usb_wr_RNO_1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo8_to_usb_wr_0_0_g2 = (!acquire_state_ip(5) & (!n_preamble_1_sqmuxa & (un1_n_bytes_1_sqmuxa_i_o3 & !\acquire_adcs.n_preamble_c0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(5),
	datab => n_preamble_1_sqmuxa,
	datac => un1_n_bytes_1_sqmuxa_i_o3,
	datad => \acquire_adcs.n_preamble_c0\,
	combout => ladder_fpga_fifo8_to_usb_wr_0_0_g2);

-- Location: LCCOMB_X22_Y14_N24
ladder_fpga_fifo8_to_usb_wr_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo8_to_usb_wr_0_0_g0_i = (!acquire_state_ip(3) & ((ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4 & ((ladder_fpga_fifo8_to_usb_wr_0_0_g2))) # (!ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4 & (ladder_fpga_fifo8_to_usb_wr))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo8_to_usb_wr_0_0_g0_i_o4,
	datab => acquire_state_ip(3),
	datac => ladder_fpga_fifo8_to_usb_wr,
	datad => ladder_fpga_fifo8_to_usb_wr_0_0_g2,
	combout => ladder_fpga_fifo8_to_usb_wr_0_0_g0_i);

-- Location: FF_X22_Y14_N25
ladder_fpga_fifo8_to_usb_wr_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_fifo8_to_usb_wr_0_0_g0_i,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_wr);

-- Location: LCCOMB_X27_Y14_N2
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & ladder_fpga_fifo8_to_usb_wr))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => ladder_fpga_fifo8_to_usb_wr,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X27_Y14_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X27_Y14_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (ladder_fpga_fifo8_to_usb_wr & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => ladder_fpga_fifo8_to_usb_wr,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X27_Y14_N12
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X27_Y14_N13
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X27_Y14_N6
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (ladder_fpga_fifo8_to_usb_wr & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => ladder_fpga_fifo8_to_usb_wr,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X27_Y14_N14
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X27_Y14_N15
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X27_Y14_N20
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X27_Y14_N21
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X27_Y14_N24
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (ladder_fpga_fifo8_to_usb_wr & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => ladder_fpga_fifo8_to_usb_wr,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X32_Y14_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X32_Y14_N5
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X32_Y14_N0
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X32_Y14_N26
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X32_Y14_N27
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: FF_X27_Y14_N19
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X32_Y14_N2
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X32_Y14_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X32_Y14_N18
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: LCCOMB_X32_Y14_N20
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X32_Y14_N21
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: LCCOMB_X32_Y14_N24
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X32_Y14_N25
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X27_Y14_N10
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0) $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2) $ (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X27_Y14_N11
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X27_Y14_N16
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ $ 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: FF_X27_Y14_N17
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X27_Y14_N8
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X27_Y14_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X31_Y14_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X31_Y14_N5
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X29_Y14_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\);

-- Location: FF_X29_Y14_N5
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0));

-- Location: LCCOMB_X29_Y14_N28
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\);

-- Location: FF_X29_Y14_N29
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0));

-- Location: LCCOMB_X29_Y14_N30
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X29_Y14_N17
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X27_Y14_N30
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X27_Y14_N31
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X26_Y14_N25
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X29_Y14_N8
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\);

-- Location: FF_X29_Y14_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3));

-- Location: FF_X29_Y14_N31
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3));

-- Location: LCCOMB_X29_Y14_N16
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(0))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(3) & (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3) & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0) $ (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X29_Y14_N6
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (!usb_write_n_in_i & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1) $ (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1),
	datab => usb_write_n_in_i,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X27_Y14_N28
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X27_Y14_N29
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X28_Y14_N2
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X28_Y14_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X28_Y14_N24
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\);

-- Location: FF_X28_Y14_N25
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2));

-- Location: FF_X30_Y14_N5
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2));

-- Location: FF_X32_Y14_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X31_Y14_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X31_Y14_N10
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\);

-- Location: FF_X31_Y14_N11
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4));

-- Location: FF_X30_Y14_N29
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4));

-- Location: LCCOMB_X30_Y14_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y14_N22
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: FF_X29_Y14_N23
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X30_Y14_N28
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X30_Y14_N26
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & ((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\) # 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\)))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ & 
-- (((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\)) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X30_Y14_N27
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: FF_X31_Y13_N1
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: FF_X32_Y14_N15
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: FF_X31_Y14_N25
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X31_Y14_N8
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[6]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[6]~feeder_combout\);

-- Location: FF_X31_Y14_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[6]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(6));

-- Location: FF_X30_Y14_N3
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6));

-- Location: LCCOMB_X32_Y14_N28
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X32_Y14_N29
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: FF_X32_Y14_N31
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X31_Y14_N6
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X31_Y14_N7
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X31_Y14_N30
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\);

-- Location: FF_X31_Y14_N31
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5));

-- Location: FF_X30_Y14_N25
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5));

-- Location: LCCOMB_X30_Y14_N2
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(6) & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X30_Y13_N26
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X30_Y13_N27
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_write_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X32_Y14_N22
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X32_Y14_N23
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X30_Y14_N8
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[8]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[8]~feeder_combout\);

-- Location: FF_X30_Y14_N9
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[8]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(8));

-- Location: FF_X30_Y14_N19
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8));

-- Location: LCCOMB_X32_Y14_N16
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: FF_X32_Y14_N17
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X30_Y14_N23
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(7));

-- Location: FF_X30_Y14_N15
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7));

-- Location: LCCOMB_X30_Y14_N18
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X30_Y14_N14
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(7),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(8),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X30_Y14_N24
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6))))) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5) & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(6),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X30_Y14_N16
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (usb_write_n_in_i & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X30_Y14_N6
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ & ((usb_write_n_in_i) # 
-- ((!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\) # (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: FF_X30_Y14_N7
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X30_Y14_N10
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|int_rdempty\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|int_rdempty~combout\ = (!\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: LCCOMB_X30_Y14_N20
proc_usb_read_write_un5_ladder_fpga_fifo8_to_usb_empty : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty\ = (!usb_tx_full_c & (!usb_read_n_in_i & (!usb_write_n_in_i & !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|int_rdempty~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_tx_full_c,
	datab => usb_read_n_in_i,
	datac => usb_write_n_in_i,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty\);

-- Location: LCCOMB_X26_Y12_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X29_Y12_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X29_Y12_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: FF_X29_Y12_N25
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X30_Y12_N26
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(6),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout\);

-- Location: FF_X30_Y12_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(6));

-- Location: FF_X30_Y12_N5
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6));

-- Location: LCCOMB_X28_Y13_N24
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (usb_read_n_in_i & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_read_n_in_i,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X28_Y13_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X28_Y13_N3
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X28_Y13_N20
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (usb_read_n_in_i & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => usb_read_n_in_i,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X28_Y13_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X28_Y13_N13
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X27_Y13_N22
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X27_Y13_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X28_Y13_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\);

-- Location: FF_X28_Y13_N7
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X27_Y13_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2) $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X27_Y13_N11
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X27_Y13_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X28_Y13_N18
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & (usb_read_n_in_i & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => usb_read_n_in_i,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\);

-- Location: LCCOMB_X27_Y13_N20
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X27_Y13_N21
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: FF_X27_Y13_N19
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: FF_X28_Y12_N7
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: FF_X30_Y12_N21
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(5));

-- Location: LCCOMB_X30_Y12_N2
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder_combout\);

-- Location: FF_X30_Y12_N3
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5));

-- Location: LCCOMB_X30_Y12_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(6))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5) & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5) 
-- & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(6),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(6),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X30_Y12_N24
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout\);

-- Location: FF_X30_Y12_N25
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7));

-- Location: LCCOMB_X27_Y13_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X27_Y13_N17
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: LCCOMB_X27_Y13_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X27_Y13_N7
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: FF_X30_Y12_N9
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(8));

-- Location: FF_X30_Y12_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8));

-- Location: LCCOMB_X30_Y12_N18
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7) & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(7),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(8),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X30_Y12_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\) # ((!usb_read_n_in_i & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	datab => usb_read_n_in_i,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: FF_X30_Y12_N1
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LCCOMB_X29_Y12_N26
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: FF_X29_Y12_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X28_Y13_N22
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder_combout\);

-- Location: FF_X28_Y13_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(2));

-- Location: FF_X28_Y13_N1
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2));

-- Location: LCCOMB_X28_Y13_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(4),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder_combout\);

-- Location: FF_X28_Y13_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4));

-- Location: LCCOMB_X28_Y13_N2
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y13_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(1),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout\);

-- Location: FF_X29_Y13_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(1));

-- Location: LCCOMB_X28_Y13_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (usb_read_n_in_i & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => usb_read_n_in_i,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X28_Y13_N8
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X28_Y13_N9
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: FF_X28_Y12_N31
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X29_Y13_N26
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder_combout\);

-- Location: FF_X29_Y13_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(3));

-- Location: FF_X29_Y13_N21
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3));

-- Location: LCCOMB_X29_Y13_N2
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0) & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(0),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(3),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X29_Y13_N8
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = (usb_read_n_in_i & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(1) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_read_n_in_i,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(1),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: FF_X28_Y13_N15
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X28_Y13_N14
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4) & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4) 
-- & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(2),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a\(4),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X29_Y13_N24
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- ((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\) # ((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\)))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X29_Y13_N25
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LCCOMB_X29_Y13_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_wrfull\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_wrfull~combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_wrfull~combout\);

-- Location: IOIBUF_X41_Y13_N1
usb_rx_empty_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_rx_empty,
	o => usb_rx_empty_c);

-- Location: LCCOMB_X30_Y14_N0
usb_read_n_in_i_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_wrfull~combout\ & !usb_rx_empty_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_wrfull~combout\,
	datad => usb_rx_empty_c,
	combout => \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x\);

-- Location: LCCOMB_X30_Y14_N12
usb_read_n_in_i_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0\ = (!usb_write_n_in_i & (!\proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty\ & (!usb_read_n_in_i & \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_write_n_in_i,
	datab => \proc_usb_read_write.un5_ladder_fpga_fifo8_to_usb_empty\,
	datac => usb_read_n_in_i,
	datad => \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0_0_x\,
	combout => \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0\);

-- Location: FF_X30_Y14_N13
usb_read_n_in_i_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \proc_usb_read_write.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0\,
	clrn => \proc_usb_read_write.un6_reset_n_i_a2_0_a3~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => usb_read_n_in_i);

-- Location: FF_X27_Y13_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X27_Y13_N14
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & usb_read_n_in_i))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => usb_read_n_in_i,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X27_Y13_N15
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X27_Y13_N2
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\);

-- Location: LCCOMB_X27_Y13_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\ & 
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~1_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X27_Y13_N5
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: FF_X27_Y13_N31
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: LCCOMB_X30_Y12_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: FF_X30_Y12_N17
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X29_Y12_N8
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder_combout\);

-- Location: FF_X29_Y12_N9
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(7));

-- Location: FF_X29_Y12_N3
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7));

-- Location: LCCOMB_X29_Y12_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(8) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(7) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7))))) # 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8) & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(8) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: FF_X30_Y12_N31
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X30_Y12_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(6));

-- Location: FF_X28_Y12_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6));

-- Location: LCCOMB_X27_Y13_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X27_Y13_N29
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X30_Y12_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X30_Y12_N11
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X30_Y12_N14
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder_combout\);

-- Location: FF_X30_Y12_N15
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(5));

-- Location: LCCOMB_X28_Y12_N24
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder_combout\);

-- Location: FF_X28_Y12_N25
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5));

-- Location: LCCOMB_X28_Y12_N28
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(6),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X29_Y12_N20
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8) & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8) & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(8),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(7),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X28_Y12_N6
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(6),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(5),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X28_Y12_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (ladder_fpga_fifo8_from_usb_rd & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo8_from_usb_rd,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X28_Y12_N8
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ & 
-- ((ladder_fpga_fifo8_from_usb_rd) # ((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\) # 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo8_from_usb_rd,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: FF_X28_Y12_N9
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X27_Y12_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X27_Y12_N1
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X27_Y12_N16
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout\);

-- Location: FF_X27_Y12_N17
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(2));

-- Location: FF_X28_Y12_N19
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2));

-- Location: LCCOMB_X28_Y13_N26
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X28_Y13_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X28_Y13_N31
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: FF_X28_Y12_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(4));

-- Location: FF_X28_Y12_N3
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4));

-- Location: LCCOMB_X28_Y12_N18
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(2),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(4),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: FF_X28_Y12_N5
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_from_usb_rd,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: FF_X29_Y13_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X27_Y12_N22
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X27_Y12_N23
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X27_Y12_N7
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(1));

-- Location: FF_X28_Y12_N21
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(1));

-- Location: LCCOMB_X28_Y12_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ & 
-- (!ladder_fpga_fifo8_from_usb_rd & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(1) $ (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datab => ladder_fpga_fifo8_from_usb_rd,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(1),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: FF_X29_Y13_N3
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X27_Y12_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X27_Y12_N13
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X27_Y12_N4
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder_combout\);

-- Location: FF_X27_Y12_N5
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(3));

-- Location: FF_X28_Y12_N15
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3));

-- Location: LCCOMB_X29_Y13_N20
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X29_Y13_N1
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => usb_read_n_in_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: FF_X27_Y12_N27
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: FF_X27_Y12_N3
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(0));

-- Location: LCCOMB_X28_Y12_N10
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout\ = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a\(0),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout\);

-- Location: FF_X28_Y12_N11
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0));

-- Location: LCCOMB_X28_Y12_N14
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3))))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(3),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(0),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X28_Y12_N20
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (ladder_fpga_fifo8_from_usb_rd & 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo8_from_usb_rd,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a\(1),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X28_Y12_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ & ((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\) # 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\)))) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\)) # (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X28_Y12_N1
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X28_Y12_N12
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\ = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & 
-- !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: LCCOMB_X23_Y12_N2
\acquire_state_i_0_RNO_0_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1086_i_0_g0_a = (acquire_state_ip(2) & (acquire_state_i_0(15) & (!\acquire_adcs.n_fifo\(3)))) # (!acquire_state_ip(2) & ((acquire_state_i_0(15)) # ((\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(2),
	datab => acquire_state_i_0(15),
	datac => \acquire_adcs.n_fifo\(3),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => N_1086_i_0_g0_a);

-- Location: LCCOMB_X23_Y12_N24
\acquire_state_i_0_RNO_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1086_i_0_g0 = (acquire_state_ip(13) & (acquire_state_ns_0_a2_5(3) & (acquire_state_i_0(15)))) # (!acquire_state_ip(13) & (((N_1086_i_0_g0_a))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(13),
	datab => acquire_state_ns_0_a2_5(3),
	datac => acquire_state_i_0(15),
	datad => N_1086_i_0_g0_a,
	combout => N_1086_i_0_g0);

-- Location: FF_X23_Y12_N25
\acquire_state_i_0_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_1086_i_0_g0,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_i_0(15));

-- Location: LCCOMB_X23_Y12_N6
\acquire_state_RNO_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1088_i_0_g0 = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\ & ((acquire_state_ip(14)) # (!acquire_state_i_0(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_i_0(15),
	datac => acquire_state_ip(14),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => N_1088_i_0_g0);

-- Location: FF_X23_Y12_N7
\acquire_state_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_1088_i_0_g0,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(14));

-- Location: LCCOMB_X24_Y12_N28
un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2 = (!acquire_state_ip(12) & (!acquire_state_ip(14) & acquire_state_i_0(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(12),
	datac => acquire_state_ip(14),
	datad => acquire_state_i_0(15),
	combout => un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2);

-- Location: LCCOMB_X24_Y12_N8
ladder_fpga_fifo8_from_usb_rd_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo8_from_usb_rd_0_0_g0 = (un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2 & (ladder_fpga_fifo8_from_usb_rd_0_0_g0_a & (ladder_fpga_fifo8_from_usb_rd))) # (!un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2 & 
-- (((!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo8_from_usb_rd_0_0_g0_a,
	datab => un1_ladder_fpga_fifo8_from_usb_rd_0_sqmuxa_i_0_0_a2,
	datac => ladder_fpga_fifo8_from_usb_rd,
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => ladder_fpga_fifo8_from_usb_rd_0_0_g0);

-- Location: FF_X24_Y12_N9
ladder_fpga_fifo8_from_usb_rd_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_fifo8_from_usb_rd_0_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_from_usb_rd);

-- Location: CLKCTRL_G4
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\);

-- Location: CLKCTRL_G3
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y11_N22
\usb_data[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(0),
	o => \usb_data[0]~input_o\);

-- Location: LCCOMB_X27_Y13_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_a[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_a\(7) = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7) $ (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(7),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_a\(7));

-- Location: LCCOMB_X26_Y12_N22
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X29_Y12_N30
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_b[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_b\(7) = \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|ram_address_b\(7));

-- Location: IOIBUF_X7_Y0_N29
\usb_data[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(1),
	o => \usb_data[1]~input_o\);

-- Location: IOIBUF_X3_Y29_N29
\usb_data[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(2),
	o => \usb_data[2]~input_o\);

-- Location: IOIBUF_X1_Y0_N22
\usb_data[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(3),
	o => \usb_data[3]~input_o\);

-- Location: IOIBUF_X0_Y8_N22
\usb_data[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(4),
	o => \usb_data[4]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\usb_data[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(6),
	o => \usb_data[6]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\usb_data[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(7),
	o => \usb_data[7]~input_o\);

-- Location: M9K_X25_Y12_N0
\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|altsyncram_lf31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => usb_read_n_in_i,
	portbre => VCC,
	portbaddrstall => ALT_INV_ladder_fpga_fifo8_from_usb_rd,
	clk0 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => usb_read_n_in_i,
	ena1 => ladder_fpga_fifo8_from_usb_rd,
	clr1 => \ALT_INV_reset_n_c~clkctrl_outclk\,
	portadatain => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y12_N22
\acquire_state_ns_0_a2_4_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_ns_0_a2_4(3) = (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(2) & (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(6) & 
-- (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(3) & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	datac => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => acquire_state_ns_0_a2_4(3));

-- Location: LCCOMB_X21_Y12_N16
\acquire_state_ns_0_a2_5_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- acquire_state_ns_0_a2_5(3) = (\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(0) & (!\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(1) & (acquire_state_ns_0_a2_4(3) & 
-- !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	datab => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datac => acquire_state_ns_0_a2_4(3),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => acquire_state_ns_0_a2_5(3));

-- Location: LCCOMB_X23_Y12_N12
\acquire_state_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_0_0_3__g0_0\ = (acquire_state_ip(13) & ((acquire_state_ns_0_a2_5(3)) # ((acquire_state_ip(12) & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\)))) # (!acquire_state_ip(13) & (((acquire_state_ip(12) 
-- & \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(13),
	datab => acquire_state_ns_0_a2_5(3),
	datac => acquire_state_ip(12),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \acquire_state_ns_0_0_0_3__g0_0\);

-- Location: FF_X23_Y12_N13
\acquire_state_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_0_0_0_3__g0_0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(12));

-- Location: LCCOMB_X23_Y12_N22
\acquire_state_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_a3_0_a2_0_a3_0_4__g0\ = (acquire_state_ip(12) & !\comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => acquire_state_ip(12),
	datad => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \acquire_state_ns_a3_0_a2_0_a3_0_4__g0\);

-- Location: FF_X23_Y12_N23
\acquire_state_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_a3_0_a2_0_a3_0_4__g0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(11));

-- Location: LCCOMB_X24_Y12_N18
\acquire_state_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_state_ns_0_0_5__g0\ = (acquire_state_ip(11)) # ((!ladder_fpga_event_controller_state_i_0(5) & acquire_state_ip(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_i_0(5),
	datac => acquire_state_ip(10),
	datad => acquire_state_ip(11),
	combout => \acquire_state_ns_0_0_5__g0\);

-- Location: FF_X24_Y12_N19
\acquire_state_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_state_ns_0_0_5__g0\,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(10));

-- Location: FF_X24_Y12_N17
tst_holdin_echelle_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_event_controller_state_i_0[5]~_wirecell_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => acquire_state_ip(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tst_holdin_echelle);

-- Location: LCCOMB_X23_Y11_N24
\ladder_fpga_event_controller_state_ns_i_0_0_m2_x_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1) = (spare_switch_c & ((tst_holdin_echelle))) # (!spare_switch_c & (holdin_echelle_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => holdin_echelle_c,
	datac => spare_switch_c,
	datad => tst_holdin_echelle,
	combout => ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1));

-- Location: LCCOMB_X22_Y11_N26
\ladder_fpga_event_controller_state_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2829_i_0_g0 = (ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1) & ((ladder_fpga_event_controller_state_ip(1)) # ((!ladder_fpga_event_controller_state_ns_0_i_0_m2(4) & ladder_fpga_event_controller_state_ip(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ns_0_i_0_m2(4),
	datab => ladder_fpga_event_controller_state_ip(2),
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1),
	combout => N_2829_i_0_g0);

-- Location: FF_X22_Y11_N27
\ladder_fpga_event_controller_state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2829_i_0_g0,
	clrn => ladder_fpga_event_controller_state_294_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(1));

-- Location: LCCOMB_X23_Y11_N16
ladder_fpga_event_controller_state_illegal_1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_illegal_1 = (ladder_fpga_event_controller_state_ip(4) & (((ladder_fpga_event_controller_state_ip(2)) # (ladder_fpga_event_controller_state_ip(3))) # (!ladder_fpga_event_controller_state_i_0(5)))) # 
-- (!ladder_fpga_event_controller_state_ip(4) & ((ladder_fpga_event_controller_state_i_0(5) & (ladder_fpga_event_controller_state_ip(2) & ladder_fpga_event_controller_state_ip(3))) # (!ladder_fpga_event_controller_state_i_0(5) & 
-- ((ladder_fpga_event_controller_state_ip(2)) # (ladder_fpga_event_controller_state_ip(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datab => ladder_fpga_event_controller_state_i_0(5),
	datac => ladder_fpga_event_controller_state_ip(2),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => ladder_fpga_event_controller_state_illegal_1);

-- Location: LCCOMB_X23_Y11_N20
ladder_fpga_event_controller_state_illegal_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1233_ip = (ladder_fpga_event_controller_state_illegal_1) # ((ladder_fpga_event_controller_state_ip(0) & ((ladder_fpga_event_controller_state_286) # (ladder_fpga_event_controller_state_ip(1)))) # (!ladder_fpga_event_controller_state_ip(0) & 
-- (ladder_fpga_event_controller_state_286 $ (!ladder_fpga_event_controller_state_ip(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(0),
	datab => ladder_fpga_event_controller_state_286,
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => ladder_fpga_event_controller_state_illegal_1,
	combout => N_1233_ip);

-- Location: FF_X23_Y11_N21
ladder_fpga_event_controller_state_illegalpipe1_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_1233_ip,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_illegalpipe1);

-- Location: FF_X22_Y11_N31
ladder_fpga_event_controller_state_illegalpipe2_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => ladder_fpga_event_controller_state_illegalpipe1,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_illegalpipe2);

-- Location: LCCOMB_X22_Y11_N30
ladder_fpga_event_controller_state_294_i_a2_i_x : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_294_i_a2_i_x_i = (reset_n_c & !ladder_fpga_event_controller_state_illegalpipe2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => reset_n_c,
	datac => ladder_fpga_event_controller_state_illegalpipe2,
	combout => ladder_fpga_event_controller_state_294_i_a2_i_x_i);

-- Location: FF_X22_Y11_N19
\ladder_fpga_event_controller_state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_88_i_0_g0_x,
	clrn => ladder_fpga_event_controller_state_294_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(2));

-- Location: LCCOMB_X22_Y11_N2
\ladder_fpga_event_controller_state_RNIV7GD1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echellelde_i_0_i = ((!ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1 & ((ladder_fpga_event_controller_state_ip(3)) # (ladder_fpga_event_controller_state_ip(2))))) # (!un1_ladder_fpga_event_controller_state_2_0_a2_0_a3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datab => ladder_fpga_event_controller_state_ip(2),
	datac => un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	datad => ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1,
	combout => ladder_fpga_nbr_rclk_echellelde_i_0_i);

-- Location: FF_X21_Y11_N3
\ladder_fpga_nbr_rclk_echelle_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c0_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(0));

-- Location: LCCOMB_X21_Y11_N4
ladder_fpga_nbr_rclk_echelle_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c1_combout = (ladder_fpga_nbr_rclk_echelle(1) & (!ladder_fpga_nbr_rclk_echelle_c0_cout)) # (!ladder_fpga_nbr_rclk_echelle(1) & ((ladder_fpga_nbr_rclk_echelle_c0_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c1_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c0_cout) # (!ladder_fpga_nbr_rclk_echelle(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(1),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c0_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c1_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c1_cout);

-- Location: LCCOMB_X20_Y11_N18
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i_0\ = (!ladder_fpga_nbr_rclk_echelle(1) & !\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(1),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i_0\);

-- Location: FF_X21_Y11_N5
\ladder_fpga_nbr_rclk_echelle_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c1_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(1));

-- Location: LCCOMB_X21_Y11_N6
ladder_fpga_nbr_rclk_echelle_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c2_combout = (ladder_fpga_nbr_rclk_echelle(2) & (ladder_fpga_nbr_rclk_echelle_c1_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(2) & (!ladder_fpga_nbr_rclk_echelle_c1_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c2_cout = CARRY((ladder_fpga_nbr_rclk_echelle(2) & !ladder_fpga_nbr_rclk_echelle_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(2),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c1_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c2_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c2_cout);

-- Location: LCCOMB_X21_Y11_N8
ladder_fpga_nbr_rclk_echelle_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c3_combout = (ladder_fpga_nbr_rclk_echelle(3) & (!ladder_fpga_nbr_rclk_echelle_c2_cout)) # (!ladder_fpga_nbr_rclk_echelle(3) & ((ladder_fpga_nbr_rclk_echelle_c2_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c3_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c2_cout) # (!ladder_fpga_nbr_rclk_echelle(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(3),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c2_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c3_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c3_cout);

-- Location: LCCOMB_X21_Y11_N10
ladder_fpga_nbr_rclk_echelle_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c4_combout = (ladder_fpga_nbr_rclk_echelle(4) & (ladder_fpga_nbr_rclk_echelle_c3_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(4) & (!ladder_fpga_nbr_rclk_echelle_c3_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c4_cout = CARRY((ladder_fpga_nbr_rclk_echelle(4) & !ladder_fpga_nbr_rclk_echelle_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(4),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c3_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c4_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c4_cout);

-- Location: LCCOMB_X21_Y11_N12
ladder_fpga_nbr_rclk_echelle_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c5_combout = (ladder_fpga_nbr_rclk_echelle(5) & (!ladder_fpga_nbr_rclk_echelle_c4_cout)) # (!ladder_fpga_nbr_rclk_echelle(5) & ((ladder_fpga_nbr_rclk_echelle_c4_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c5_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c4_cout) # (!ladder_fpga_nbr_rclk_echelle(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(5),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c4_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c5_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c5_cout);

-- Location: LCCOMB_X21_Y11_N14
ladder_fpga_nbr_rclk_echelle_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c6_combout = (ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle_c5_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(6) & (!ladder_fpga_nbr_rclk_echelle_c5_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c6_cout = CARRY((ladder_fpga_nbr_rclk_echelle(6) & !ladder_fpga_nbr_rclk_echelle_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(6),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c5_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c6_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c6_cout);

-- Location: LCCOMB_X20_Y11_N6
\un26_ladder_fpga_nbr_rclk_echelle_30_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(30) = (ladder_fpga_nbr_rclk_echelle(2) & (ladder_fpga_nbr_rclk_echelle(1) $ (VCC))) # (!ladder_fpga_nbr_rclk_echelle(2) & (ladder_fpga_nbr_rclk_echelle(1) & VCC))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(30) = CARRY((ladder_fpga_nbr_rclk_echelle(2) & ladder_fpga_nbr_rclk_echelle(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(2),
	datab => ladder_fpga_nbr_rclk_echelle(1),
	datad => VCC,
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(30),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(30));

-- Location: LCCOMB_X20_Y11_N20
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(30),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i_0\);

-- Location: FF_X21_Y11_N7
\ladder_fpga_nbr_rclk_echelle_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c2_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(2));

-- Location: LCCOMB_X19_Y11_N16
\un26_ladder_fpga_nbr_rclk_echelle_31_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_cout(31) = CARRY((ladder_fpga_nbr_rclk_echelle(1) & ladder_fpga_nbr_rclk_echelle(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(1),
	datab => ladder_fpga_nbr_rclk_echelle(2),
	datad => VCC,
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(31));

-- Location: LCCOMB_X19_Y11_N18
\un26_ladder_fpga_nbr_rclk_echelle_29_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(29) = (ladder_fpga_nbr_rclk_echelle(3) & (((!ladder_fpga_nbr_rclk_echelle(4) & GND)) # (!un26_ladder_fpga_nbr_rclk_echelle_cout(31)))) # (!ladder_fpga_nbr_rclk_echelle(3) & 
-- (((un26_ladder_fpga_nbr_rclk_echelle_cout(31)) # (GND))))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(29) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(31)) # (!ladder_fpga_nbr_rclk_echelle(4))) # (!ladder_fpga_nbr_rclk_echelle(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(3),
	datab => ladder_fpga_nbr_rclk_echelle(4),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(31),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(29),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(29));

-- Location: LCCOMB_X22_Y11_N14
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i_0\ = (un26_ladder_fpga_nbr_rclk_echelle_combout(29) & !\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => un26_ladder_fpga_nbr_rclk_echelle_combout(29),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i_0\);

-- Location: FF_X21_Y11_N9
\ladder_fpga_nbr_rclk_echelle_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c3_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(3));

-- Location: LCCOMB_X20_Y11_N8
\un26_ladder_fpga_nbr_rclk_echelle_28_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(28) = (ladder_fpga_nbr_rclk_echelle(4) & (((!un26_ladder_fpga_nbr_rclk_echelle_cout(30))) # (!ladder_fpga_nbr_rclk_echelle(3)))) # (!ladder_fpga_nbr_rclk_echelle(4) & (((ladder_fpga_nbr_rclk_echelle(3) & 
-- un26_ladder_fpga_nbr_rclk_echelle_cout(30))) # (GND)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(28) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(30)) # (!ladder_fpga_nbr_rclk_echelle(3))) # (!ladder_fpga_nbr_rclk_echelle(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(4),
	datab => ladder_fpga_nbr_rclk_echelle(3),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(30),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(28),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(28));

-- Location: LCCOMB_X20_Y11_N30
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datac => un26_ladder_fpga_nbr_rclk_echelle_combout(28),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i_0\);

-- Location: FF_X21_Y11_N11
\ladder_fpga_nbr_rclk_echelle_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c4_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(4));

-- Location: LCCOMB_X19_Y11_N20
\un26_ladder_fpga_nbr_rclk_echelle_27_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(27) = (((ladder_fpga_nbr_rclk_echelle(5) $ (!un26_ladder_fpga_nbr_rclk_echelle_cout(29))))) # (GND)
-- un26_ladder_fpga_nbr_rclk_echelle_cout(27) = CARRY((ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle(5) & !un26_ladder_fpga_nbr_rclk_echelle_cout(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(6),
	datab => ladder_fpga_nbr_rclk_echelle(5),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(29),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(27),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(27));

-- Location: LCCOMB_X19_Y11_N4
\proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(5) = (ladder_fpga_event_controller_state_i_0(5) & ((ladder_fpga_event_controller_state_ip(1)) # (un26_ladder_fpga_nbr_rclk_echelle_combout(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(1),
	datac => ladder_fpga_event_controller_state_i_0(5),
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(27),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(5));

-- Location: FF_X21_Y11_N13
\ladder_fpga_nbr_rclk_echelle_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c5_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(5));

-- Location: LCCOMB_X20_Y11_N10
\un26_ladder_fpga_nbr_rclk_echelle_26_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(26) = (ladder_fpga_nbr_rclk_echelle(6) & ((((ladder_fpga_nbr_rclk_echelle(5) & !un26_ladder_fpga_nbr_rclk_echelle_cout(28)))))) # (!ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle(5) & 
-- (!un26_ladder_fpga_nbr_rclk_echelle_cout(28) & VCC)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(26) = CARRY((ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle(5) & !un26_ladder_fpga_nbr_rclk_echelle_cout(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(6),
	datab => ladder_fpga_nbr_rclk_echelle(5),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(28),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(26),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(26));

-- Location: LCCOMB_X20_Y11_N22
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(26),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i_0\);

-- Location: FF_X21_Y11_N15
\ladder_fpga_nbr_rclk_echelle_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c6_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(6));

-- Location: LCCOMB_X21_Y11_N16
ladder_fpga_nbr_rclk_echelle_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c7_combout = (ladder_fpga_nbr_rclk_echelle(7) & (!ladder_fpga_nbr_rclk_echelle_c6_cout)) # (!ladder_fpga_nbr_rclk_echelle(7) & ((ladder_fpga_nbr_rclk_echelle_c6_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c7_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c6_cout) # (!ladder_fpga_nbr_rclk_echelle(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(7),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c6_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c7_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c7_cout);

-- Location: LCCOMB_X19_Y11_N22
\un26_ladder_fpga_nbr_rclk_echelle_25_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(25) = (ladder_fpga_nbr_rclk_echelle(7) & (((!ladder_fpga_nbr_rclk_echelle(8) & GND)) # (!un26_ladder_fpga_nbr_rclk_echelle_cout(27)))) # (!ladder_fpga_nbr_rclk_echelle(7) & 
-- (((un26_ladder_fpga_nbr_rclk_echelle_cout(27)) # (GND))))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(25) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(27)) # (!ladder_fpga_nbr_rclk_echelle(8))) # (!ladder_fpga_nbr_rclk_echelle(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(7),
	datab => ladder_fpga_nbr_rclk_echelle(8),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(27),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(25),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(25));

-- Location: LCCOMB_X21_Y11_N0
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(25),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i_0\);

-- Location: FF_X21_Y11_N17
\ladder_fpga_nbr_rclk_echelle_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c7_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(7));

-- Location: LCCOMB_X21_Y11_N18
ladder_fpga_nbr_rclk_echelle_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c8_combout = (ladder_fpga_nbr_rclk_echelle(8) & (ladder_fpga_nbr_rclk_echelle_c7_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(8) & (!ladder_fpga_nbr_rclk_echelle_c7_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c8_cout = CARRY((ladder_fpga_nbr_rclk_echelle(8) & !ladder_fpga_nbr_rclk_echelle_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(8),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c7_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c8_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c8_cout);

-- Location: LCCOMB_X20_Y11_N12
\un26_ladder_fpga_nbr_rclk_echelle_24_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(24) = (ladder_fpga_nbr_rclk_echelle(8) & (((!un26_ladder_fpga_nbr_rclk_echelle_cout(26))) # (!ladder_fpga_nbr_rclk_echelle(7)))) # (!ladder_fpga_nbr_rclk_echelle(8) & (((ladder_fpga_nbr_rclk_echelle(7) & 
-- un26_ladder_fpga_nbr_rclk_echelle_cout(26))) # (GND)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(24) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(26)) # (!ladder_fpga_nbr_rclk_echelle(8))) # (!ladder_fpga_nbr_rclk_echelle(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(7),
	datab => ladder_fpga_nbr_rclk_echelle(8),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(26),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(24),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(24));

-- Location: LCCOMB_X20_Y11_N28
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(24),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i_0\);

-- Location: FF_X21_Y11_N19
\ladder_fpga_nbr_rclk_echelle_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c8_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(8));

-- Location: LCCOMB_X21_Y11_N20
ladder_fpga_nbr_rclk_echelle_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c9_combout = (ladder_fpga_nbr_rclk_echelle(9) & (!ladder_fpga_nbr_rclk_echelle_c8_cout)) # (!ladder_fpga_nbr_rclk_echelle(9) & ((ladder_fpga_nbr_rclk_echelle_c8_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c9_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c8_cout) # (!ladder_fpga_nbr_rclk_echelle(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(9),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c8_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c9_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c9_cout);

-- Location: LCCOMB_X21_Y11_N22
ladder_fpga_nbr_rclk_echelle_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c10_combout = (ladder_fpga_nbr_rclk_echelle(10) & (ladder_fpga_nbr_rclk_echelle_c9_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(10) & (!ladder_fpga_nbr_rclk_echelle_c9_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c10_cout = CARRY((ladder_fpga_nbr_rclk_echelle(10) & !ladder_fpga_nbr_rclk_echelle_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(10),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c9_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c10_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c10_cout);

-- Location: LCCOMB_X20_Y11_N14
\un26_ladder_fpga_nbr_rclk_echelle_22_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(22) = (ladder_fpga_nbr_rclk_echelle(10) & ((((ladder_fpga_nbr_rclk_echelle(9) & !un26_ladder_fpga_nbr_rclk_echelle_cout(24)))))) # (!ladder_fpga_nbr_rclk_echelle(10) & (ladder_fpga_nbr_rclk_echelle(9) & 
-- (!un26_ladder_fpga_nbr_rclk_echelle_cout(24) & VCC)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(22) = CARRY((ladder_fpga_nbr_rclk_echelle(9) & (ladder_fpga_nbr_rclk_echelle(10) & !un26_ladder_fpga_nbr_rclk_echelle_cout(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(9),
	datab => ladder_fpga_nbr_rclk_echelle(10),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(24),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(22),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(22));

-- Location: LCCOMB_X20_Y11_N26
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datac => un26_ladder_fpga_nbr_rclk_echelle_combout(22),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i_0\);

-- Location: FF_X21_Y11_N23
\ladder_fpga_nbr_rclk_echelle_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c10_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(10));

-- Location: LCCOMB_X19_Y11_N24
\un26_ladder_fpga_nbr_rclk_echelle_23_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(23) = ((ladder_fpga_nbr_rclk_echelle(9) $ (((!un26_ladder_fpga_nbr_rclk_echelle_cout(25)))))) # (GND)
-- un26_ladder_fpga_nbr_rclk_echelle_cout(23) = CARRY((ladder_fpga_nbr_rclk_echelle(9) & (ladder_fpga_nbr_rclk_echelle(10) & !un26_ladder_fpga_nbr_rclk_echelle_cout(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(9),
	datab => ladder_fpga_nbr_rclk_echelle(10),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(25),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(23),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(23));

-- Location: LCCOMB_X20_Y11_N4
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(23),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i_0\);

-- Location: FF_X21_Y11_N21
\ladder_fpga_nbr_rclk_echelle_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c9_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(9));

-- Location: LCCOMB_X21_Y11_N24
ladder_fpga_nbr_rclk_echelle_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c11_combout = (ladder_fpga_nbr_rclk_echelle(11) & (!ladder_fpga_nbr_rclk_echelle_c10_cout)) # (!ladder_fpga_nbr_rclk_echelle(11) & ((ladder_fpga_nbr_rclk_echelle_c10_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c11_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c10_cout) # (!ladder_fpga_nbr_rclk_echelle(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(11),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c10_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c11_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c11_cout);

-- Location: LCCOMB_X19_Y11_N26
\un26_ladder_fpga_nbr_rclk_echelle_21_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(21) = (ladder_fpga_nbr_rclk_echelle(11) & (((!ladder_fpga_nbr_rclk_echelle(12) & GND)) # (!un26_ladder_fpga_nbr_rclk_echelle_cout(23)))) # (!ladder_fpga_nbr_rclk_echelle(11) & 
-- (((un26_ladder_fpga_nbr_rclk_echelle_cout(23)) # (GND))))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(21) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(23)) # (!ladder_fpga_nbr_rclk_echelle(11))) # (!ladder_fpga_nbr_rclk_echelle(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(12),
	datab => ladder_fpga_nbr_rclk_echelle(11),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(23),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(21),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(21));

-- Location: LCCOMB_X22_Y11_N12
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11_i_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i_0\ = (!\proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\ & un26_ladder_fpga_nbr_rclk_echelle_combout(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\,
	datac => un26_ladder_fpga_nbr_rclk_echelle_combout(21),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i_0\);

-- Location: FF_X21_Y11_N25
\ladder_fpga_nbr_rclk_echelle_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c11_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11_i_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(11));

-- Location: LCCOMB_X21_Y11_N26
ladder_fpga_nbr_rclk_echelle_c12 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c12_combout = (ladder_fpga_nbr_rclk_echelle(12) & (ladder_fpga_nbr_rclk_echelle_c11_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(12) & (!ladder_fpga_nbr_rclk_echelle_c11_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c12_cout = CARRY((ladder_fpga_nbr_rclk_echelle(12) & !ladder_fpga_nbr_rclk_echelle_c11_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(12),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c11_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c12_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c12_cout);

-- Location: LCCOMB_X21_Y11_N28
ladder_fpga_nbr_rclk_echelle_c13 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c13_combout = ladder_fpga_nbr_rclk_echelle_c12_cout $ (ladder_fpga_nbr_rclk_echelle(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_rclk_echelle(13),
	cin => ladder_fpga_nbr_rclk_echelle_c12_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c13_combout);

-- Location: LCCOMB_X19_Y11_N28
\un26_ladder_fpga_nbr_rclk_echelle_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(19) = un26_ladder_fpga_nbr_rclk_echelle_cout(21) $ (!ladder_fpga_nbr_rclk_echelle(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_rclk_echelle(13),
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(21),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(19));

-- Location: LCCOMB_X19_Y11_N6
\proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(13) = (ladder_fpga_event_controller_state_i_0(5) & ((ladder_fpga_event_controller_state_ip(1)) # (un26_ladder_fpga_nbr_rclk_echelle_combout(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(1),
	datac => ladder_fpga_event_controller_state_i_0(5),
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(19),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(13));

-- Location: FF_X21_Y11_N29
\ladder_fpga_nbr_rclk_echelle_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c13_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(13));

-- Location: LCCOMB_X20_Y11_N16
\un26_ladder_fpga_nbr_rclk_echelle_20_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(20) = ladder_fpga_nbr_rclk_echelle(12) $ (((ladder_fpga_nbr_rclk_echelle(11) & un26_ladder_fpga_nbr_rclk_echelle_cout(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(11),
	datab => ladder_fpga_nbr_rclk_echelle(12),
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(22),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(20));

-- Location: LCCOMB_X20_Y11_N24
\proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_i_0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(12) = (ladder_fpga_event_controller_state_i_0(5) & ((ladder_fpga_event_controller_state_ip(1)) # (un26_ladder_fpga_nbr_rclk_echelle_combout(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(1),
	datac => ladder_fpga_event_controller_state_i_0(5),
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(20),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(12));

-- Location: FF_X21_Y11_N27
\ladder_fpga_nbr_rclk_echelle_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c12_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0_i_0\(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2_0_a2_0_a3,
	ena => ladder_fpga_nbr_rclk_echellelde_i_0_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(12));

-- Location: LCCOMB_X22_Y11_N28
proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o2_3 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\ = (ladder_fpga_nbr_rclk_echelle(10)) # ((ladder_fpga_nbr_rclk_echelle(9)) # (ladder_fpga_nbr_rclk_echelle(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(10),
	datac => ladder_fpga_nbr_rclk_echelle(9),
	datad => ladder_fpga_nbr_rclk_echelle(11),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\);

-- Location: LCCOMB_X22_Y11_N0
proc_ladder_fpga_nbr_rclk_echelle_un41_ladder_fpga_nbr_rclk_echelle_i_o2_3_RNI8CEI : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1 = (ladder_fpga_nbr_rclk_echelle(13) & (ladder_fpga_nbr_rclk_echelle(12) & ((\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\) # 
-- (\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\,
	datab => ladder_fpga_nbr_rclk_echelle(13),
	datac => ladder_fpga_nbr_rclk_echelle(12),
	datad => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\,
	combout => ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1);

-- Location: LCCOMB_X19_Y11_N0
ladder_fpga_busy_RNO_1 : cycloneiii_lcell_comb
-- Equation(s):
-- N_2807_i_0_g0_i_a3_4 = (ladder_fpga_nbr_rclk_echelle(3)) # ((ladder_fpga_nbr_rclk_echelle(2)) # ((ladder_fpga_nbr_rclk_echelle(4)) # (ladder_fpga_nbr_rclk_echelle(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(3),
	datab => ladder_fpga_nbr_rclk_echelle(2),
	datac => ladder_fpga_nbr_rclk_echelle(4),
	datad => ladder_fpga_nbr_rclk_echelle(1),
	combout => N_2807_i_0_g0_i_a3_4);

-- Location: LCCOMB_X19_Y11_N2
ladder_fpga_busy_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- N_2807_i_0_g0_i_a3_5 = (ladder_fpga_nbr_rclk_echelle(12)) # ((ladder_fpga_nbr_rclk_echelle(13)) # ((ladder_fpga_nbr_rclk_echelle(0)) # (N_2807_i_0_g0_i_a3_4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(12),
	datab => ladder_fpga_nbr_rclk_echelle(13),
	datac => ladder_fpga_nbr_rclk_echelle(0),
	datad => N_2807_i_0_g0_i_a3_4,
	combout => N_2807_i_0_g0_i_a3_5);

-- Location: LCCOMB_X22_Y11_N24
ladder_fpga_busy_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- N_2807_i_0_g0_i = (!ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1 & ((\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\) # ((N_2807_i_0_g0_i_a3_5) # (\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_4\,
	datab => ladder_fpga_nbr_rclk_echellelde_i_0_a3_0_1,
	datac => N_2807_i_0_g0_i_a3_5,
	datad => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_i_o2_3\,
	combout => N_2807_i_0_g0_i);

-- Location: FF_X22_Y11_N25
ladder_fpga_busy_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2807_i_0_g0_i,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_busy);

-- Location: LCCOMB_X23_Y11_N2
\ladder_fpga_event_controller_state_RNO_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g2\ = (!ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1) & ((ladder_fpga_event_controller_state_ip(4)) # (ladder_fpga_event_controller_state_ip(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datac => ladder_fpga_event_controller_state_ip(2),
	datad => ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1),
	combout => \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g2\);

-- Location: LCCOMB_X22_Y11_N20
\ladder_fpga_event_controller_state_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0\ = (\ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0_a4_0_x\) # ((\ladder_fpga_event_controller_state_ns_0_0_0_0_5__g2\) # ((ladder_fpga_busy & ladder_fpga_event_controller_state_ip(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0_a4_0_x\,
	datab => ladder_fpga_busy,
	datac => ladder_fpga_event_controller_state_ip(0),
	datad => \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g2\,
	combout => \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0\);

-- Location: FF_X22_Y11_N21
\ladder_fpga_event_controller_state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_event_controller_state_ns_0_0_0_0_5__g0_0\,
	clrn => ladder_fpga_event_controller_state_294_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(0));

-- Location: LCCOMB_X23_Y11_N14
\ladder_fpga_event_controller_state_i_0_RNO_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3\ = (ladder_fpga_event_controller_state_ip(0) & !ladder_fpga_busy)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(0),
	datad => ladder_fpga_busy,
	combout => \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3\);

-- Location: LCCOMB_X22_Y11_N10
\ladder_fpga_event_controller_state_i_0_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0\ = (!\ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3\ & ((ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1)) # ((!ladder_fpga_event_controller_state_ip(1) & 
-- ladder_fpga_event_controller_state_i_0(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(1),
	datab => \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0_a3\,
	datac => ladder_fpga_event_controller_state_i_0(5),
	datad => ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1),
	combout => \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0\);

-- Location: FF_X22_Y11_N11
\ladder_fpga_event_controller_state_i_0_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0\,
	clrn => ladder_fpga_event_controller_state_294_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_i_0(5));

-- Location: LCCOMB_X23_Y12_N20
\acquire_state_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1094_i_0_g0_i = (ladder_fpga_event_controller_state_ip(4) & (((acquire_state_ip(9)) # (acquire_state_ip(10))))) # (!ladder_fpga_event_controller_state_ip(4) & (ladder_fpga_event_controller_state_i_0(5) & ((acquire_state_ip(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datab => ladder_fpga_event_controller_state_i_0(5),
	datac => acquire_state_ip(9),
	datad => acquire_state_ip(10),
	combout => N_1094_i_0_g0_i);

-- Location: FF_X23_Y12_N21
\acquire_state_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_1094_i_0_g0_i,
	clrn => acquire_state_48_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => acquire_state_ip(9));

-- Location: LCCOMB_X15_Y13_N0
tst_tokenin_echelle_mx_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- tst_tokenin_echelle_mx = (acquire_state_ip(9) & ((ladder_fpga_event_controller_state_ip(4)))) # (!acquire_state_ip(9) & (tst_tokenin_echellegen))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(9),
	datac => tst_tokenin_echellegen,
	datad => ladder_fpga_event_controller_state_ip(4),
	combout => tst_tokenin_echelle_mx);

-- Location: FF_X15_Y13_N1
tst_tokenin_echelle_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => tst_tokenin_echelle_mx,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tst_tokenin_echellegen);

-- Location: IOIBUF_X21_Y0_N1
tokenin_echelle_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenin_echelle,
	o => tokenin_echelle_c);

-- Location: LCCOMB_X19_Y10_N28
\ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x(1) = (spare_switch_c & (tst_tokenin_echellegen)) # (!spare_switch_c & ((tokenin_echelle_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => spare_switch_c,
	datac => tst_tokenin_echellegen,
	datad => tokenin_echelle_c,
	combout => ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x(1));

-- Location: LCCOMB_X22_Y11_N16
\ladder_fpga_event_controller_state_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2206_i_0_g0 = (ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1) & ((ladder_fpga_event_controller_state_ip(4) & ((ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x(1)))) # (!ladder_fpga_event_controller_state_ip(4) & 
-- (!ladder_fpga_event_controller_state_ns_i_0_0_o2_x(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ns_i_0_0_o2_x(2),
	datab => ladder_fpga_event_controller_state_ns_i_0_0_m2_0_x(1),
	datac => ladder_fpga_event_controller_state_ip(4),
	datad => ladder_fpga_event_controller_state_ns_i_0_0_m2_x(1),
	combout => N_2206_i_0_g0);

-- Location: FF_X22_Y11_N17
\ladder_fpga_event_controller_state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2206_i_0_g0,
	clrn => ladder_fpga_event_controller_state_294_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(3));

-- Location: LCCOMB_X24_Y11_N0
\ladder_fpga_event_controller_state_RNIN3LM_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_2927_i_0_g3 = (ladder_fpga_event_controller_state_ip(3)) # (ladder_fpga_event_controller_state_ip(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => ladder_fpga_event_controller_state_ip(2),
	combout => N_2927_i_0_g3);

-- Location: LCCOMB_X24_Y11_N16
\ladder_fpga_adc_bit_count_cs_integer_i_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_adc_bit_count_cs_integer_n3_0_0_g0 = (ladder_fpga_adc_bit_count_cs_integer_i(2) & (((ladder_fpga_adc_bit_count_cs_integer_i(3))))) # (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ((ladder_fpga_fifo21_input_11_sn_m8_i_o2 & 
-- (ladder_fpga_adc_bit_count_cs_integer_i(3))) # (!ladder_fpga_fifo21_input_11_sn_m8_i_o2 & (!ladder_fpga_adc_bit_count_cs_integer_i(3) & N_2927_i_0_g3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i_o2,
	datac => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datad => N_2927_i_0_g3,
	combout => ladder_fpga_adc_bit_count_cs_integer_n3_0_0_g0);

-- Location: FF_X24_Y11_N17
\ladder_fpga_adc_bit_count_cs_integer_i_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_adc_bit_count_cs_integer_n3_0_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_i(3));

-- Location: FF_X22_Y19_N15
\COMP_ladder_fpga_SC_BYPASS_REG|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => ladder_fpga_sc_tdi_c,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_REG|ff1\);

-- Location: FF_X21_Y20_N25
\COMP_ladder_fpga_SC_BYPASS_REG|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_REG|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\);

-- Location: LCCOMB_X24_Y16_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\);

-- Location: IOIBUF_X5_Y29_N8
\card_ser_num_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(1),
	o => card_ser_num_c(1));

-- Location: FF_X24_Y16_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(1),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\);

-- Location: LCCOMB_X22_Y20_N20
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y20_N21
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y17_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\);

-- Location: IOIBUF_X3_Y29_N1
\card_ser_num_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(0),
	o => card_ser_num_c(0));

-- Location: FF_X21_Y17_N27
\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(0),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1\);

-- Location: FF_X21_Y20_N15
\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y21_N24
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\ = (ladder_fpga_sc_tdi_c) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tdi_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\);

-- Location: FF_X21_Y21_N25
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\);

-- Location: FF_X20_Y20_N25
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\);

-- Location: LCCOMB_X21_Y20_N14
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- ((\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\))))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\);

-- Location: LCCOMB_X21_Y21_N0
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out~feeder_combout\ = \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out~feeder_combout\);

-- Location: FF_X21_Y21_N1
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\);

-- Location: LCCOMB_X21_Y21_N30
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\);

-- Location: FF_X21_Y21_N31
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\);

-- Location: FF_X19_Y20_N5
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\);

-- Location: LCCOMB_X20_Y20_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & !\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\);

-- Location: LCCOMB_X21_Y21_N2
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\);

-- Location: FF_X21_Y21_N3
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\);

-- Location: FF_X19_Y20_N23
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\);

-- Location: LCCOMB_X20_Y20_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_3\ = (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & 
-- !\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_3\);

-- Location: LCCOMB_X20_Y20_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_RNI7N912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_3\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\);

-- Location: FF_X20_Y20_N27
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\);

-- Location: LCCOMB_X20_Y20_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_RNI65PB2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\);

-- Location: FF_X22_Y15_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\);

-- Location: LCCOMB_X22_Y16_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\);

-- Location: FF_X22_Y16_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\);

-- Location: LCCOMB_X23_Y17_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(0) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(0));

-- Location: FF_X21_Y15_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\);

-- Location: LCCOMB_X21_Y19_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(2) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(2));

-- Location: LCCOMB_X21_Y19_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(4) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(4));

-- Location: LCCOMB_X21_Y19_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(6) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(6));

-- Location: LCCOMB_X21_Y19_N6
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(8) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(8));

-- Location: LCCOMB_X21_Y16_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\);

-- Location: FF_X21_Y16_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N7
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(8),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y16_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\);

-- Location: FF_X21_Y16_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(6),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N20
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y16_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\);

-- Location: FF_X21_Y16_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N30
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(4),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\);

-- Location: LCCOMB_X22_Y19_N30
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y19_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y16_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\);

-- Location: FF_X21_Y16_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N1
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(2),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\);

-- Location: LCCOMB_X23_Y16_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y16_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y16_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\);

-- Location: FF_X24_Y16_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\);

-- Location: FF_X22_Y16_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(0),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\);

-- Location: FF_X21_Y20_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y20_N8
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\);

-- Location: LCCOMB_X21_Y21_N26
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\);

-- Location: FF_X21_Y21_N27
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\);

-- Location: FF_X19_Y20_N9
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\);

-- Location: LCCOMB_X20_Y20_N6
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ = (\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & 
-- ((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\))))) # (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & (((!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\);

-- Location: LCCOMB_X20_Y20_N16
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\ = (\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & (((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ & 
-- ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\))) # (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ & (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\);

-- Location: LCCOMB_X21_Y20_N24
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & (((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & ((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\);

-- Location: LCCOMB_X20_Y20_N2
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & ((\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\);

-- Location: LCCOMB_X20_Y20_N4
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\ = (\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & (((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\);

-- Location: FF_X21_Y21_N9
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\);

-- Location: LCCOMB_X21_Y21_N8
\COMP_ladder_fpga_SC_MUX_OUT|z_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_OUT|z_x\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\ & (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\,
	combout => \COMP_ladder_fpga_SC_MUX_OUT|z_x\);

-- Location: LCCOMB_X20_Y17_N16
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y5_N1
\latchup_hybride_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(15),
	o => latchup_hybride_c(15));

-- Location: FF_X27_Y17_N9
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\);

-- Location: LCCOMB_X22_Y17_N24
\allumage_hybride|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \allumage_hybride|a_15_b_c|ff1~feeder_combout\);

-- Location: FF_X22_Y17_N25
\allumage_hybride|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_15_b_c|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_15_b_c|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|ff1\);

-- Location: LCCOMB_X19_Y20_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\ = (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & 
-- \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\);

-- Location: FF_X19_Y20_N25
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\);

-- Location: LCCOMB_X19_Y20_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\ = (\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\);

-- Location: LCCOMB_X19_Y20_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\);

-- Location: LCCOMB_X19_Y20_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_derived_clock_RNIU6D61_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\);

-- Location: FF_X28_Y21_N1
\allumage_hybride|a_15_b_c|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_15_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|ff2\);

-- Location: LCCOMB_X27_Y17_N8
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_15_b_c|ff2\ & ((latchup_hybride_c(15)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(15),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\,
	datad => \allumage_hybride|a_15_b_c|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X19_Y20_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_derived_clock_RNIU6D61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\);

-- Location: LCCOMB_X28_Y21_N0
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_15_b_c|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_15_b_c|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_cnv\);

-- Location: FF_X20_Y17_N17
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\);

-- Location: LCCOMB_X29_Y18_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X29_Y18_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\);

-- Location: FF_X26_Y18_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\);

-- Location: FF_X20_Y23_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y19_N8
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y18_N17
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\);

-- Location: FF_X24_Y19_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\);

-- Location: LCCOMB_X26_Y18_N24
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X26_Y18_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X29_Y18_N28
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y18_N13
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\);

-- Location: FF_X29_Y18_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\);

-- Location: LCCOMB_X26_Y18_N18
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X26_Y18_N19
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X29_Y18_N30
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\);

-- Location: FF_X29_Y18_N31
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\);

-- Location: FF_X26_Y18_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\);

-- Location: LCCOMB_X26_Y17_N24
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\);

-- Location: LCCOMB_X21_Y17_N24
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y17_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\);

-- Location: FF_X26_Y18_N1
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_667\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\);

-- Location: LCCOMB_X26_Y16_N0
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X28_Y20_N16
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y4_N8
\latchup_hybride_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(14),
	o => latchup_hybride_c(14));

-- Location: FF_X27_Y17_N11
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\);

-- Location: LCCOMB_X27_Y17_N10
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_14_d_e|ff2\ & ((latchup_hybride_c(14)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_14_d_e|ff2\,
	datab => latchup_hybride_c(14),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N30
\allumage_hybride|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_15_b_c|scan_out~feeder_combout\ = \allumage_hybride|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_15_b_c|ff1\,
	combout => \allumage_hybride|a_15_b_c|scan_out~feeder_combout\);

-- Location: FF_X28_Y21_N31
\allumage_hybride|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|scan_out\);

-- Location: LCCOMB_X28_Y19_N0
\allumage_hybride|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_14_d_e|ff1~feeder_combout\ = \allumage_hybride|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_15_b_c|scan_out\,
	combout => \allumage_hybride|a_14_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N1
\allumage_hybride|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_14_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_14_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|ff1\);

-- Location: FF_X28_Y20_N19
\allumage_hybride|a_14_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_14_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|ff2\);

-- Location: LCCOMB_X28_Y20_N18
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_14_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_14_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_cnv\);

-- Location: FF_X28_Y20_N17
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y17_N10
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\);

-- Location: LCCOMB_X26_Y16_N2
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X24_Y18_N24
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\);

-- Location: FF_X27_Y17_N7
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\);

-- Location: LCCOMB_X28_Y21_N24
\allumage_hybride|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_14_d_e|ff1\,
	combout => \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y21_N25
\allumage_hybride|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|scan_out_0\);

-- Location: LCCOMB_X27_Y21_N22
\allumage_hybride|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_13_d_e|ff1~feeder_combout\ = \allumage_hybride|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_14_d_e|scan_out_0\,
	combout => \allumage_hybride|a_13_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y21_N23
\allumage_hybride|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_13_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_13_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|ff1\);

-- Location: FF_X28_Y21_N11
\allumage_hybride|a_13_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_13_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|ff2\);

-- Location: LCCOMB_X27_Y17_N6
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_13_d_e|ff2\ & ((latchup_hybride_c(13)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(13),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\,
	datad => \allumage_hybride|a_13_d_e|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N10
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_13_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_13_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_cnv\);

-- Location: FF_X24_Y18_N25
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y16_N20
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X27_Y18_N24
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y5_N8
\latchup_hybride_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(12),
	o => latchup_hybride_c(12));

-- Location: FF_X27_Y17_N3
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\);

-- Location: LCCOMB_X28_Y21_N2
\allumage_hybride|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_13_d_e|ff1\,
	combout => \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y21_N3
\allumage_hybride|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X27_Y21_N8
\allumage_hybride|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_12_d_e|ff1~feeder_combout\ = \allumage_hybride|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_13_d_e|scan_out_0\,
	combout => \allumage_hybride|a_12_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y21_N9
\allumage_hybride|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_12_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_12_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|ff1\);

-- Location: FF_X28_Y21_N5
\allumage_hybride|a_12_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_12_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|ff2\);

-- Location: LCCOMB_X27_Y17_N2
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_12_d_e|ff2\ & ((latchup_hybride_c(12)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(12),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\,
	datad => \allumage_hybride|a_12_d_e|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N4
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_12_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_12_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_cnv\);

-- Location: FF_X27_Y18_N25
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y16_N22
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y17_N20
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\);

-- Location: LCCOMB_X24_Y18_N2
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ = (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\);

-- Location: LCCOMB_X28_Y18_N30
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ & \COMP_ladder_fpga_SC_MUX_OUT|z_x\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X27_Y17_N30
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X0_Y25_N22
\latchup_hybride_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(10),
	o => latchup_hybride_c(10));

-- Location: FF_X27_Y17_N17
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\);

-- Location: LCCOMB_X28_Y19_N2
\allumage_hybride|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_10_d_e|ff1~feeder_combout\ = \allumage_hybride|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_11_d_e|scan_out_0\,
	combout => \allumage_hybride|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N3
\allumage_hybride|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_10_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_10_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|ff1\);

-- Location: FF_X28_Y21_N9
\allumage_hybride|a_10_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_10_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|ff2\);

-- Location: LCCOMB_X27_Y17_N16
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_10_d_e|ff2\ & ((latchup_hybride_c(10)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(10),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\,
	datad => \allumage_hybride|a_10_d_e|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N8
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_10_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_10_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_cnv\);

-- Location: FF_X27_Y17_N31
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y17_N6
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0\);

-- Location: LCCOMB_X26_Y17_N0
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\ = (\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\);

-- Location: LCCOMB_X26_Y17_N26
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X29_Y18_N24
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\);

-- Location: FF_X27_Y17_N29
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\);

-- Location: FF_X28_Y21_N17
\allumage_hybride|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_10_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N4
\allumage_hybride|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_9_d_e|ff1~feeder_combout\ = \allumage_hybride|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_10_d_e|scan_out_0\,
	combout => \allumage_hybride|a_9_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N5
\allumage_hybride|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_9_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_9_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|ff1\);

-- Location: FF_X28_Y21_N27
\allumage_hybride|a_9_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_9_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|ff2\);

-- Location: LCCOMB_X27_Y17_N28
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_9_d_e|ff2\ & ((latchup_hybride_c(9)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(9),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\,
	datad => \allumage_hybride|a_9_d_e|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N26
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_9_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_9_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_cnv\);

-- Location: FF_X29_Y18_N25
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\);

-- Location: LCCOMB_X29_Y18_N2
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\);

-- Location: LCCOMB_X29_Y18_N4
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X29_Y21_N24
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\);

-- Location: FF_X27_Y17_N21
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\);

-- Location: LCCOMB_X28_Y21_N18
\allumage_hybride|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_9_d_e|ff1\,
	combout => \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y21_N19
\allumage_hybride|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X27_Y21_N28
\allumage_hybride|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_8_d_e|ff1~feeder_combout\ = \allumage_hybride|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_9_d_e|scan_out_0\,
	combout => \allumage_hybride|a_8_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y21_N29
\allumage_hybride|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_8_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_8_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|ff1\);

-- Location: FF_X28_Y21_N21
\allumage_hybride|a_8_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_8_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|ff2\);

-- Location: LCCOMB_X27_Y17_N20
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_8_d_e|ff2\ & ((latchup_hybride_c(8)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(8),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\,
	datad => \allumage_hybride|a_8_d_e|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N20
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_8_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_8_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_cnv\);

-- Location: FF_X29_Y21_N25
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\);

-- Location: LCCOMB_X29_Y18_N6
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\);

-- Location: LCCOMB_X29_Y18_N8
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X29_Y21_N2
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N12
\allumage_hybride|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_8_d_e|ff1\,
	combout => \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y21_N13
\allumage_hybride|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N6
\allumage_hybride|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|ff1~feeder_combout\ = \allumage_hybride|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_8_d_e|scan_out_0\,
	combout => \allumage_hybride|a_7_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N7
\allumage_hybride|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_7_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_7_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|ff1\);

-- Location: FF_X27_Y19_N19
\allumage_hybride|a_7_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_7_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|ff2\);

-- Location: FF_X27_Y19_N25
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\);

-- Location: IOIBUF_X41_Y19_N8
\latchup_hybride_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(7),
	o => latchup_hybride_c(7));

-- Location: LCCOMB_X27_Y19_N24
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_7_d_e|ff2\ & ((latchup_hybride_c(7)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_7_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\,
	datad => latchup_hybride_c(7),
	combout => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N18
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_7_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_7_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_cnv\);

-- Location: FF_X29_Y21_N3
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\);

-- Location: LCCOMB_X29_Y18_N18
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0\);

-- Location: LCCOMB_X29_Y18_N12
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\);

-- Location: LCCOMB_X24_Y18_N20
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X27_Y21_N24
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N20
\allumage_hybride|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_7_d_e|ff1\,
	combout => \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y19_N21
\allumage_hybride|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N8
\allumage_hybride|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_6_d_e|ff1~feeder_combout\ = \allumage_hybride|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_7_d_e|scan_out_0\,
	combout => \allumage_hybride|a_6_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N9
\allumage_hybride|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_6_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_6_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|ff1\);

-- Location: FF_X27_Y19_N15
\allumage_hybride|a_6_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_6_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|ff2\);

-- Location: FF_X27_Y19_N5
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\);

-- Location: IOIBUF_X32_Y29_N22
\latchup_hybride_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(6),
	o => latchup_hybride_c(6));

-- Location: LCCOMB_X27_Y19_N4
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_6_d_e|ff2\ & ((latchup_hybride_c(6)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_6_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\,
	datad => latchup_hybride_c(6),
	combout => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N14
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_6_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_6_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_cnv\);

-- Location: FF_X27_Y21_N25
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y18_N2
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_0\);

-- Location: LCCOMB_X26_Y18_N20
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\);

-- Location: LCCOMB_X27_Y18_N10
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y19_N8
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N26
\allumage_hybride|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|ff1~feeder_combout\ = \allumage_hybride|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_6_d_e|scan_out_0\,
	combout => \allumage_hybride|a_5_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N27
\allumage_hybride|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_5_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_5_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|ff1\);

-- Location: FF_X27_Y19_N1
\allumage_hybride|a_5_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_5_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|ff2\);

-- Location: FF_X26_Y19_N19
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\);

-- Location: LCCOMB_X26_Y19_N18
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_5_d_e|ff2\ & ((latchup_hybride_c(5)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(5),
	datab => \allumage_hybride|a_5_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N0
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_5_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_5_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_cnv\);

-- Location: FF_X26_Y19_N9
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y17_N14
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ = (\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_0\ & (\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on_0\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\);

-- Location: LCCOMB_X24_Y18_N30
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ & \COMP_ladder_fpga_SC_MUX_OUT|z_x\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X20_Y18_N8
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N24
\allumage_hybride|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_5_d_e|ff1\,
	combout => \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y19_N25
\allumage_hybride|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N12
\allumage_hybride|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|ff1~feeder_combout\ = \allumage_hybride|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_5_d_e|scan_out_0\,
	combout => \allumage_hybride|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N13
\allumage_hybride|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_4_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_4_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|ff1\);

-- Location: FF_X27_Y19_N21
\allumage_hybride|a_4_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_4_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|ff2\);

-- Location: FF_X27_Y19_N3
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\);

-- Location: LCCOMB_X27_Y19_N2
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_4_d_e|ff2\ & ((latchup_hybride_c(4)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(4),
	datab => \allumage_hybride|a_4_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N20
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_4_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_4_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_cnv\);

-- Location: FF_X20_Y18_N9
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y17_N16
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\);

-- Location: LCCOMB_X26_Y17_N18
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y17_N28
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\);

-- Location: LCCOMB_X28_Y18_N26
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N18
\allumage_hybride|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_4_d_e|ff1\,
	combout => \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y19_N19
\allumage_hybride|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N30
\allumage_hybride|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|ff1~feeder_combout\ = \allumage_hybride|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_4_d_e|scan_out_0\,
	combout => \allumage_hybride|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N31
\allumage_hybride|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_3_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_3_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|ff1\);

-- Location: FF_X27_Y19_N23
\allumage_hybride|a_3_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|ff2\);

-- Location: FF_X28_Y18_N5
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\);

-- Location: LCCOMB_X28_Y18_N4
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_3_d_e|ff2\ & ((latchup_hybride_c(3)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(3),
	datab => \allumage_hybride|a_3_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N22
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_3_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_3_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_cnv\);

-- Location: FF_X28_Y18_N27
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\);

-- Location: LCCOMB_X28_Y18_N14
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\ & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ & \COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y18_N16
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\);

-- Location: LCCOMB_X24_Y16_N8
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y27_N8
\latchup_hybride_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(2),
	o => latchup_hybride_c(2));

-- Location: FF_X28_Y18_N19
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\);

-- Location: LCCOMB_X28_Y18_N18
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_2_d_e|ff2\ & ((latchup_hybride_c(2)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_2_d_e|ff2\,
	datab => latchup_hybride_c(2),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y19_N28
\allumage_hybride|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_3_d_e|ff1\,
	combout => \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y19_N29
\allumage_hybride|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N16
\allumage_hybride|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_2_d_e|ff1~feeder_combout\ = \allumage_hybride|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_3_d_e|scan_out_0\,
	combout => \allumage_hybride|a_2_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N17
\allumage_hybride|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_2_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_2_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|ff1\);

-- Location: FF_X27_Y19_N9
\allumage_hybride|a_2_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_2_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|ff2\);

-- Location: LCCOMB_X27_Y19_N8
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_2_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_2_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_cnv\);

-- Location: FF_X24_Y16_N9
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y16_N8
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X27_Y20_N8
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N14
\allumage_hybride|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_2_d_e|ff1\,
	combout => \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y19_N15
\allumage_hybride|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X28_Y19_N10
\allumage_hybride|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_1_d_e|ff1~feeder_combout\ = \allumage_hybride|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_2_d_e|scan_out_0\,
	combout => \allumage_hybride|a_1_d_e|ff1~feeder_combout\);

-- Location: FF_X28_Y19_N11
\allumage_hybride|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_1_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_1_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|ff1\);

-- Location: FF_X27_Y19_N27
\allumage_hybride|a_1_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|ff2\);

-- Location: FF_X27_Y20_N3
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\);

-- Location: IOIBUF_X41_Y9_N15
\latchup_hybride_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(1),
	o => latchup_hybride_c(1));

-- Location: LCCOMB_X27_Y20_N2
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_1_d_e|ff2\ & ((latchup_hybride_c(1)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_1_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\,
	datad => latchup_hybride_c(1),
	combout => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N26
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_1_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_1_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_cnv\);

-- Location: FF_X27_Y20_N9
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\);

-- Location: LCCOMB_X28_Y18_N6
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\ & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ & \COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y20_N16
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N12
\allumage_hybride|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_1_d_e|ff1\,
	combout => \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y20_N13
\allumage_hybride|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y17_N16
\allumage_hybride|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_0_d_e|ff1~feeder_combout\ = \allumage_hybride|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_1_d_e|scan_out_0\,
	combout => \allumage_hybride|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y17_N17
\allumage_hybride|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_0_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_0_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|ff1\);

-- Location: FF_X27_Y19_N13
\allumage_hybride|a_0_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|ff2\);

-- Location: FF_X26_Y20_N19
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\);

-- Location: IOIBUF_X32_Y0_N8
\latchup_hybride_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(0),
	o => latchup_hybride_c(0));

-- Location: LCCOMB_X26_Y20_N18
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_0_d_e|ff2\ & ((latchup_hybride_c(0)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_0_d_e|ff2\,
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\,
	datad => latchup_hybride_c(0),
	combout => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X27_Y19_N12
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_0_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_0_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_cnv\);

-- Location: FF_X26_Y20_N17
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y16_N26
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y16_N28
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X26_Y16_N30
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & (ladder_fpga_sc_tms_c & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X26_Y16_N16
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X26_Y16_N10
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ & (ladder_fpga_sc_tms_c & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X28_Y18_N12
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\ = (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X26_Y17_N22
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_x\ = (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X29_Y18_N22
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => ladder_fpga_sc_tms_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X29_Y18_N0
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb\ = (ladder_fpga_sc_tms_c & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X24_Y18_N8
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_x\ = (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X27_Y18_N4
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb_x\ = (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X26_Y17_N8
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_x\ = (\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ & ladder_fpga_sc_tms_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\,
	datac => ladder_fpga_sc_tms_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X26_Y17_N2
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X28_Y18_N16
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X27_Y18_N6
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X28_Y18_N28
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X26_Y16_N4
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => ladder_fpga_sc_tms_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb\);

-- Location: IOIBUF_X0_Y14_N15
ladder_fpga_sc_tck_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_tck,
	o => ladder_fpga_sc_tck_c);

-- Location: LCCOMB_X26_Y16_N14
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb\ = (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tck_c,
	datab => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X26_Y16_N24
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\ = (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tck_c,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X26_Y16_N18
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & (ladder_fpga_sc_tck_c & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datac => ladder_fpga_sc_tck_c,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X26_Y16_N12
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb\ = (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tck_c,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X28_Y18_N24
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\ = (ladder_fpga_sc_tck_c & \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X28_Y18_N10
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_x\ = (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\ & ladder_fpga_sc_tck_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\,
	datac => ladder_fpga_sc_tck_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X29_Y18_N26
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (ladder_fpga_sc_tck_c & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datab => ladder_fpga_sc_tck_c,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X29_Y18_N20
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (ladder_fpga_sc_tck_c & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datab => ladder_fpga_sc_tck_c,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un2_jtag_on_1_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X29_Y18_N14
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_x\ = (ladder_fpga_sc_tck_c & \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X27_Y18_N0
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb_x\ = (ladder_fpga_sc_tck_c & \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X26_Y17_N4
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_x\ = (\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ & ladder_fpga_sc_tck_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\,
	datac => ladder_fpga_sc_tck_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X26_Y17_N30
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb\ = (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tck_c,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X28_Y18_N22
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X27_Y18_N2
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & (ladder_fpga_sc_tck_c & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datab => ladder_fpga_sc_tck_c,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X28_Y18_N20
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => ladder_fpga_sc_tck_c,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X26_Y16_N6
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb\ = (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tck_c,
	datab => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X24_Y15_N24
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X19_Y12_N8
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X27_Y17_N14
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X27_Y17_N18
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X21_Y17_N0
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X30_Y0_N22
\latchup_hybride_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(11),
	o => latchup_hybride_c(11));

-- Location: FF_X27_Y17_N13
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\);

-- Location: LCCOMB_X28_Y21_N28
\allumage_hybride|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_12_d_e|ff1\,
	combout => \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X28_Y21_N29
\allumage_hybride|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|scan_out_0\);

-- Location: LCCOMB_X27_Y21_N18
\allumage_hybride|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_11_d_e|ff1~feeder_combout\ = \allumage_hybride|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_12_d_e|scan_out_0\,
	combout => \allumage_hybride|a_11_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y21_N19
\allumage_hybride|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_11_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_11_d_e|ff2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|ff1\);

-- Location: FF_X28_Y21_N15
\allumage_hybride|a_11_d_e|ff2_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_11_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|ff2\);

-- Location: LCCOMB_X27_Y17_N12
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_11_d_e|ff2\ & ((latchup_hybride_c(11)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(11),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\,
	datad => \allumage_hybride|a_11_d_e|ff2\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X28_Y21_N14
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_cnv\ = (\allumage_hybride|a_11_d_e|ff2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_11_d_e|ff2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|G_710\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_cnv\);

-- Location: FF_X21_Y17_N1
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_cnv\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\);

-- Location: LCCOMB_X21_Y17_N18
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ & ladder_fpga_event_controller_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X19_Y12_N18
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X29_Y18_N16
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X29_Y21_N28
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X29_Y21_N6
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X27_Y21_N10
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ & ladder_fpga_event_controller_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X27_Y21_N20
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X21_Y17_N28
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ & ladder_fpga_event_controller_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X28_Y18_N2
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ & ladder_fpga_event_controller_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X29_Y21_N0
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X28_Y18_N8
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb\ = (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ & ladder_fpga_event_controller_state_ip(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X21_Y17_N22
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb\ = (ladder_fpga_event_controller_state_ip(3) & \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb\);

-- Location: LCCOMB_X19_Y10_N16
ladder_fpga_rclk_echelle_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- N_2927_i_0_g0_0_m2 = (ladder_fpga_event_controller_state_ip(2) & (((ladder_fpga_adc_bit_count_cs_integer_i(3))))) # (!ladder_fpga_event_controller_state_ip(2) & ((ladder_fpga_event_controller_state_ip(3) & (ladder_fpga_adc_bit_count_cs_integer_i(3))) # 
-- (!ladder_fpga_event_controller_state_ip(3) & ((ladder_fpga_adc_bit_count_cs_integer_i(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(2),
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => N_2927_i_0_g0_0_m2);

-- Location: FF_X19_Y10_N17
ladder_fpga_rclk_echelle_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_2927_i_0_g0_0_m2,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_rclk_echelle);

-- Location: IOIBUF_X21_Y0_N22
testin_echelle_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_testin_echelle,
	o => testin_echelle_c);

-- Location: LCCOMB_X24_Y21_N16
test_16hybrides_x_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- test_16hybrides_x = testin_echelle_c $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => testin_echelle_c,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => test_16hybrides_x);

-- Location: CLKCTRL_G1
\ladder_fpga_sc_tck_c~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ladder_fpga_sc_tck_c~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ladder_fpga_sc_tck_c~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y17_N8
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\);

-- Location: FF_X21_Y17_N9
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\);

-- Location: FF_X19_Y22_N27
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\);

-- Location: LCCOMB_X19_Y20_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g2_0\ = (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g2_0\);

-- Location: LCCOMB_X19_Y22_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_RNIOERH1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\);

-- Location: LCCOMB_X19_Y22_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_RNIRSAS1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_679\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\ & !\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_679\);

-- Location: FF_X23_Y16_N1
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_679\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\);

-- Location: FF_X23_Y16_N7
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\);

-- Location: LCCOMB_X21_Y17_N30
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y17_N31
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\);

-- Location: FF_X23_Y16_N27
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_679\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\);

-- Location: LCCOMB_X23_Y18_N10
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y18_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\);

-- Location: LCCOMB_X19_Y20_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNIGPSV\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x02_0_sqmuxa_i_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\);

-- Location: FF_X19_Y20_N13
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\);

-- Location: LCCOMB_X19_Y20_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_RNIT8CA1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\);

-- Location: FF_X22_Y18_N31
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\);

-- Location: IOIBUF_X41_Y21_N22
\sc_tdo_hybride_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(9),
	o => sc_tdo_hybride_c(9));

-- Location: LCCOMB_X22_Y18_N30
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\ & ((\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\)) # 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\ & ((sc_tdo_hybride_c(9)))))) # (!\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un2_jtag_on_1\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\,
	datad => sc_tdo_hybride_c(9),
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant\);

-- Location: IOIBUF_X41_Y6_N22
\sc_tdo_hybride_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(13),
	o => sc_tdo_hybride_c(13));

-- Location: LCCOMB_X21_Y17_N2
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\);

-- Location: FF_X24_Y18_N29
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\);

-- Location: FF_X21_Y17_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\);

-- Location: LCCOMB_X20_Y18_N28
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\);

-- Location: FF_X20_Y18_N29
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\);

-- Location: LCCOMB_X23_Y18_N8
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y18_N13
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\);

-- Location: FF_X23_Y18_N9
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\);

-- Location: LCCOMB_X23_Y18_N0
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y18_N1
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N4
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y18_N5
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\);

-- Location: FF_X22_Y18_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\);

-- Location: LCCOMB_X22_Y18_N16
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X22_Y18_N2
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ & (sc_tdo_hybride_c(13))) # (!\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ 
-- & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sc_tdo_hybride_c(13),
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tdi_suivant_x\);

-- Location: LCCOMB_X22_Y18_N28
\comp_gestion_hybrides_v4|tdo_echelle_6_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_6_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((!\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tdi_suivant_x\))) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant\)))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tdi_suivant_x\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_6_a\);

-- Location: LCCOMB_X23_Y19_N2
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y19_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y19_N24
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y18_N15
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\);

-- Location: FF_X23_Y19_N25
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\);

-- Location: LCCOMB_X22_Y18_N18
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y18_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N18
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y18_N13
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\);

-- Location: FF_X23_Y18_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\);

-- Location: LCCOMB_X20_Y18_N26
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X20_Y18_N27
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N28
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y18_N21
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\);

-- Location: FF_X23_Y18_N29
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\);

-- Location: LCCOMB_X20_Y18_N22
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X20_Y18_N23
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y18_N4
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y18_N1
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\);

-- Location: FF_X21_Y18_N5
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\);

-- Location: LCCOMB_X21_Y18_N10
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y18_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y18_N30
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y18_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\);

-- Location: FF_X21_Y18_N31
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\);

-- Location: LCCOMB_X22_Y18_N24
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y18_N25
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y18_N24
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y18_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\);

-- Location: FF_X21_Y18_N25
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\);

-- Location: LCCOMB_X21_Y18_N16
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y18_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y18_N26
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y18_N15
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\);

-- Location: FF_X21_Y18_N27
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\);

-- Location: LCCOMB_X20_Y18_N16
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X20_Y18_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X19_Y16_N24
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\);

-- Location: FF_X19_Y16_N25
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\);

-- Location: FF_X22_Y18_N27
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\);

-- Location: LCCOMB_X22_Y18_N26
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant\);

-- Location: IOIBUF_X19_Y29_N22
\sc_tdo_hybride_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(1),
	o => sc_tdo_hybride_c(1));

-- Location: LCCOMB_X22_Y18_N4
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant\ & ((sc_tdo_hybride_c(1)))) # (!\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant\ & 
-- (\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un1_tdi_suivant\,
	datad => sc_tdo_hybride_c(1),
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_x\);

-- Location: LCCOMB_X22_Y18_N0
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tdi_suivant\ = (\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\ & (((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ & (sc_tdo_hybride_c(5))) # (!\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\ & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(5),
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X22_Y18_N22
\comp_gestion_hybrides_v4|tdo_echelle_6_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_6\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\comp_gestion_hybrides_v4|tdo_echelle_6_a\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_6_a\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_x\)) # (!\comp_gestion_hybrides_v4|tdo_echelle_6_a\ & ((\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tdi_suivant\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|tdo_echelle_6_a\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_6\);

-- Location: LCCOMB_X26_Y18_N10
\comp_gestion_hybrides_v4|tdo_echelle_7_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_7\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_6\))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\comp_gestion_hybrides_v4|tdo_echelle_3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|tdo_echelle_3\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|tdo_echelle_6\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_7\);

-- Location: IOIBUF_X30_Y0_N29
\sc_tdo_hybride_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(14),
	o => sc_tdo_hybride_c(14));

-- Location: LCCOMB_X27_Y18_N12
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X27_Y18_N30
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ & (sc_tdo_hybride_c(14))) # (!\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ 
-- & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => sc_tdo_hybride_c(14),
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tdi_suivant_x\);

-- Location: LCCOMB_X22_Y18_N20
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y18_N21
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N14
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\);

-- Location: FF_X27_Y18_N29
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\);

-- Location: FF_X23_Y18_N15
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\);

-- Location: LCCOMB_X23_Y18_N2
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y18_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N16
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y18_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\);

-- Location: FF_X23_Y18_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\);

-- Location: LCCOMB_X23_Y18_N12
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y18_N13
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N30
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y18_N31
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\);

-- Location: FF_X27_Y18_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_676\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\);

-- Location: LCCOMB_X27_Y18_N18
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tdi_suivant\ = (\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\ & (((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\ & (sc_tdo_hybride_c(10))) # (!\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\ & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(10),
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X27_Y18_N16
\comp_gestion_hybrides_v4|tdo_echelle_10_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_10_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tdi_suivant_x\)) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((!\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tdi_suivant\))))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tdi_suivant_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_10_a\);

-- Location: LCCOMB_X27_Y18_N14
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_2_0\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\);

-- Location: IOIBUF_X32_Y29_N15
\sc_tdo_hybride_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(2),
	o => sc_tdo_hybride_c(2));

-- Location: LCCOMB_X27_Y18_N8
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ & ((sc_tdo_hybride_c(2)))) # (!\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ & 
-- (\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\,
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => sc_tdo_hybride_c(2),
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tdi_suivant_x\);

-- Location: LCCOMB_X27_Y18_N20
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tdi_suivant\ = (\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\ & (((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\ & (sc_tdo_hybride_c(6))) # (!\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\ & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(6),
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X27_Y18_N26
\comp_gestion_hybrides_v4|tdo_echelle_10_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_10\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\comp_gestion_hybrides_v4|tdo_echelle_10_a\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_10_a\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tdi_suivant_x\)) # (!\comp_gestion_hybrides_v4|tdo_echelle_10_a\ & ((\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tdi_suivant\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|tdo_echelle_10_a\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tdi_suivant_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_10\);

-- Location: IOIBUF_X26_Y0_N1
\sc_tdo_hybride_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(15),
	o => sc_tdo_hybride_c(15));

-- Location: LCCOMB_X24_Y18_N28
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y18_N22
\comp_gestion_hybrides_v4|tdo_echelle_12_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_12_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant\ & ((!sc_tdo_hybride_c(15)))) # 
-- (!\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datac => sc_tdo_hybride_c(15),
	datad => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_12_a\);

-- Location: IOIBUF_X30_Y0_N1
\sc_tdo_hybride_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(11),
	o => sc_tdo_hybride_c(11));

-- Location: LCCOMB_X24_Y18_N0
\comp_gestion_hybrides_v4|tdo_echelle_12_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_12\ = (\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\comp_gestion_hybrides_v4|tdo_echelle_12_a\)) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((sc_tdo_hybride_c(11)))))) # (!\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant\ & (((!\comp_gestion_hybrides_v4|tdo_echelle_12_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un1_tdi_suivant\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|tdo_echelle_12_a\,
	datad => sc_tdo_hybride_c(11),
	combout => \comp_gestion_hybrides_v4|tdo_echelle_12\);

-- Location: LCCOMB_X24_Y18_N18
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\ 
-- & \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_2\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\);

-- Location: IOIBUF_X19_Y29_N1
\sc_tdo_hybride_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(3),
	o => sc_tdo_hybride_c(3));

-- Location: LCCOMB_X24_Y18_N16
\comp_gestion_hybrides_v4|tdo_echelle_11_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_11\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\comp_gestion_hybrides_v4|tdo_echelle_11_a\)) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & ((sc_tdo_hybride_c(3)))))) # (!\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ & (!\comp_gestion_hybrides_v4|tdo_echelle_11_a\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|tdo_echelle_11_a\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => sc_tdo_hybride_c(3),
	combout => \comp_gestion_hybrides_v4|tdo_echelle_11\);

-- Location: LCCOMB_X24_Y18_N26
\comp_gestion_hybrides_v4|tdo_echelle_13_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_13\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|tdo_echelle_12\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|tdo_echelle_12\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|tdo_echelle_11\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_13\);

-- Location: LCCOMB_X26_Y18_N8
\comp_gestion_hybrides_v4|tdo_echelle_14_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_14\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_13\))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\comp_gestion_hybrides_v4|tdo_echelle_10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|tdo_echelle_10\,
	datad => \comp_gestion_hybrides_v4|tdo_echelle_13\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_14\);

-- Location: LCCOMB_X26_Y18_N30
\comp_gestion_hybrides_v4|tdo_echelle_15_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|tdo_echelle_15\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & ((\comp_gestion_hybrides_v4|tdo_echelle_14\))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|tdo_echelle_7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|tdo_echelle_7\,
	datab => \comp_gestion_hybrides_v4|tdo_echelle_14\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|tdo_echelle_15\);

-- Location: LCCOMB_X20_Y12_N16
ladder_fpga_fifo21_rd_debug_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_rd_debug_0_0_g0_0 = (\acquire_adcs.n_fifo\(3) & (((ladder_fpga_fifo21_rd_debug & !acquire_state_ip(1))))) # (!\acquire_adcs.n_fifo\(3) & ((acquire_state_ip(2)) # ((ladder_fpga_fifo21_rd_debug & !acquire_state_ip(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_fifo\(3),
	datab => acquire_state_ip(2),
	datac => ladder_fpga_fifo21_rd_debug,
	datad => acquire_state_ip(1),
	combout => ladder_fpga_fifo21_rd_debug_0_0_g0_0);

-- Location: FF_X20_Y12_N17
ladder_fpga_fifo21_rd_debug_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_rd_debug_0_0_g0_0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_rd_debug);

-- Location: LCCOMB_X23_Y13_N4
ladder_fpga_fifo21_rd_iv_i_m2_i_m2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_rd_iv_i_m2_i_m2 = (spare_switch_c & (ladder_fpga_fifo21_rd_debug)) # (!spare_switch_c & (((!GLOBAL(\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\) & 
-- !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => spare_switch_c,
	datab => ladder_fpga_fifo21_rd_debug,
	datac => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => ladder_fpga_fifo21_rd_iv_i_m2_i_m2);

-- Location: LCCOMB_X24_Y13_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & ladder_fpga_fifo21_rd_iv_i_m2_i_m2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X24_Y13_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X24_Y13_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & ladder_fpga_fifo21_rd_iv_i_m2_i_m2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X24_Y13_N2
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X24_Y13_N3
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X24_Y13_N14
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X24_Y13_N15
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X24_Y13_N16
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4) = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4));

-- Location: FF_X24_Y13_N17
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X24_Y13_N28
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: FF_X24_Y13_N29
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X22_Y13_N2
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: FF_X22_Y13_N3
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X24_Y13_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & ladder_fpga_fifo21_rd_iv_i_m2_i_m2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X24_Y13_N26
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X24_Y13_N27
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X24_Y13_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: FF_X24_Y13_N1
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X27_Y11_N2
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X27_Y11_N3
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X27_Y11_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X27_Y11_N1
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X27_Y11_N28
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X24_Y11_N8
proc_ladder_fpga_adc_cs_shiftreg_clr10_0_a3 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\ = (ladder_fpga_adc_bit_count_cs_integer_i(1)) # ((ladder_fpga_adc_bit_count_cs_integer_i(3)) # ((!ladder_fpga_adc_bit_count_cs_integer_i(0)) # (!ladder_fpga_adc_bit_count_cs_integer_i(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\);

-- Location: LCCOMB_X24_Y11_N14
ladder_fpga_fifo21_wr_RNO_1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g2_0_618_i_1 = (ladder_fpga_adc_bit_count_cs_integer_i(1) & (!ladder_fpga_adc_bit_count_cs_integer_i(3))) # (!ladder_fpga_adc_bit_count_cs_integer_i(1) & ((ladder_fpga_adc_bit_count_cs_integer_i(3) & 
-- (!ladder_fpga_adc_bit_count_cs_integer_i(2))) # (!ladder_fpga_adc_bit_count_cs_integer_i(3) & ((ladder_fpga_adc_bit_count_cs_integer_i(2)) # (ladder_fpga_adc_bit_count_cs_integer_i(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_wr_0_0_g2_0_618_i_1);

-- Location: LCCOMB_X24_Y11_N10
ladder_fpga_fifo21_wr_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g2_0_618_i = (ladder_fpga_event_controller_state_ip(2) & (\proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\ & ladder_fpga_fifo21_wr_0_0_g2_0_618_i_1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(2),
	datab => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	datac => ladder_fpga_fifo21_wr_0_0_g2_0_618_i_1,
	combout => ladder_fpga_fifo21_wr_0_0_g2_0_618_i);

-- Location: LCCOMB_X24_Y11_N2
ladder_fpga_fifo21_wr_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g0_i_o4 = (((ladder_fpga_adc_bit_count_cs_integer_i(2)) # (ladder_fpga_adc_bit_count_cs_integer_i(0))) # (!ladder_fpga_adc_bit_count_cs_integer_i(3))) # (!ladder_fpga_adc_bit_count_cs_integer_i(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_wr_0_0_g0_i_o4);

-- Location: FF_X24_Y11_N11
ladder_fpga_fifo21_wr_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_wr_0_0_g2_0_618_i,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr_0_0_g0_i_o4,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_wr);

-- Location: FF_X27_Y11_N29
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X27_Y11_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0) $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: FF_X27_Y11_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X27_Y11_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X27_Y11_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X27_Y11_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: FF_X27_Y11_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X27_Y11_N24
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (ladder_fpga_fifo21_wr & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => ladder_fpga_fifo21_wr,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X27_Y11_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X27_Y11_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X27_Y11_N14
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X27_Y11_N15
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X26_Y13_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X26_Y13_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: LCCOMB_X24_Y13_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\);

-- Location: FF_X24_Y13_N5
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3));

-- Location: FF_X24_Y13_N25
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3));

-- Location: LCCOMB_X24_Y13_N24
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3) $ 
-- (((ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)) # (!ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3),
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X21_Y13_N16
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]~feeder_combout\);

-- Location: FF_X21_Y13_N17
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4));

-- Location: FF_X26_Y11_N1
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X26_Y11_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X26_Y11_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X24_Y13_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\);

-- Location: FF_X24_Y13_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5));

-- Location: FF_X24_Y13_N19
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5));

-- Location: LCCOMB_X24_Y13_N18
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5) $ 
-- (((ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\))) # (!ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5),
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X23_Y13_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\) # 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\) # (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: FF_X23_Y13_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X22_Y13_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X22_Y13_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X23_Y13_N14
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)) # 
-- (!ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X27_Y11_N16
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X27_Y11_N17
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X21_Y13_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X21_Y13_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X21_Y13_N26
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\);

-- Location: FF_X21_Y13_N27
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0));

-- Location: LCCOMB_X23_Y13_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\);

-- Location: FF_X23_Y13_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0));

-- Location: FF_X22_Y13_N25
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X27_Y11_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (ladder_fpga_fifo21_wr & !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => ladder_fpga_fifo21_wr,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X27_Y11_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: FF_X27_Y11_N19
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X26_Y13_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X22_Y13_N27
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1));

-- Location: FF_X22_Y13_N15
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1));

-- Location: LCCOMB_X22_Y13_N14
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1) $ 
-- (((ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\)) # (!ladder_fpga_fifo21_rd_iv_i_m2_i_m2 & 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1),
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X23_Y13_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\) # 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\) # (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: FF_X23_Y13_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X23_Y13_N2
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ = (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & 
-- !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: LCCOMB_X23_Y13_N16
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\);

-- Location: FF_X23_Y13_N17
\ladder_fpga_mux_dataout_21_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(21));

-- Location: LCCOMB_X17_Y16_N28
ladder_fpga_mux_status_count_integer_n1_0_x2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_status_count_integer_n1_0_x2 = ladder_fpga_mux_status_count_integer(0) $ (ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datac => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_status_count_integer_n1_0_x2);

-- Location: FF_X17_Y16_N29
\ladder_fpga_mux_status_count_integer_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_status_count_integer_n1_0_x2,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_status_count_integer(1));

-- Location: LCCOMB_X16_Y14_N0
\ladder_fpga_mux_status_count_integer_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_125_i_i_0_g0 = ladder_fpga_mux_status_count_integer(2) $ (((ladder_fpga_mux_status_count_integer(0) & ladder_fpga_mux_status_count_integer(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_mux_status_count_integer(2),
	combout => N_125_i_i_0_g0);

-- Location: FF_X16_Y14_N1
\ladder_fpga_mux_status_count_integer_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => N_125_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_status_count_integer(2));

-- Location: LCCOMB_X17_Y16_N8
\ladder_fpga_mux_statusout[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[20]~feeder_combout\ = ladder_fpga_mux_status_count_integer(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => \ladder_fpga_mux_statusout[20]~feeder_combout\);

-- Location: FF_X17_Y16_N9
\ladder_fpga_mux_statusout_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[20]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(20));

-- Location: LCCOMB_X19_Y13_N8
\ladder_fpga_mux_dataout[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[20]~feeder_combout\ = ladder_fpga_mux_statusout(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(20),
	combout => \ladder_fpga_mux_dataout[20]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N6
\ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m8_i = (ladder_fpga_adc_bit_count_cs_integer_i(3)) # ((ladder_fpga_adc_bit_count_cs_integer_i(1) & (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ladder_fpga_adc_bit_count_cs_integer_i(0))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_i(1) & ((!ladder_fpga_adc_bit_count_cs_integer_i(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_input_11_sn_m8_i);

-- Location: LCCOMB_X22_Y9_N14
\ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ = (ladder_fpga_adc_bit_count_cs_integer_i(3) & (ladder_fpga_adc_bit_count_cs_integer_i(2) & (ladder_fpga_adc_bit_count_cs_integer_i(1) & ladder_fpga_adc_bit_count_cs_integer_i(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\);

-- Location: LCCOMB_X24_Y11_N30
un1_shiftreg_clr3_i_o2_RNICJC53 : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ = (\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\) # ((ladder_fpga_adc_select_n_0_sqmuxa_i_o2 $ (ladder_fpga_adc_bit_count_cs_integer_i(3))) # (!un1_shiftreg_clr3_i_o2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_select_n_0_sqmuxa_i_o2,
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datad => un1_shiftreg_clr3_i_o2,
	combout => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\);

-- Location: LCCOMB_X21_Y10_N4
\ladder_fpga_data_packer_temp_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_4__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (data_serial_m_x(4) & ((!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\)))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m_x(4),
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(4),
	datad => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	combout => \ladder_fpga_data_packer_temp_1_0_4__m3\);

-- Location: FF_X21_Y10_N5
\ladder_fpga_data_packer_temp_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_4__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(4));

-- Location: LCCOMB_X21_Y10_N8
\ladder_fpga_fifo21_input_11_2_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(0) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ladder_fpga_data_packer_temp(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_data_packer_temp(4),
	combout => ladder_fpga_fifo21_input_11_2(0));

-- Location: LCCOMB_X21_Y10_N28
\ladder_fpga_fifo21_input_11_3_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(0) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2(0)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(0),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_2(0),
	combout => ladder_fpga_fifo21_input_11_3(0));

-- Location: LCCOMB_X23_Y9_N14
\ladder_fpga_adc_bit_count_cs_integer_i_RNIH4LB1_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m2_0_a3 = (!ladder_fpga_adc_bit_count_cs_integer_i(1) & ((ladder_fpga_adc_bit_count_cs_integer_i(2)) # (ladder_fpga_adc_bit_count_cs_integer_i(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_input_11_sn_m2_0_a3);

-- Location: LCCOMB_X21_Y10_N12
\ladder_fpga_fifo21_input_11_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(0) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(0))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(0),
	datab => ladder_fpga_fifo21_input(0),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	combout => ladder_fpga_fifo21_input_11_0(0));

-- Location: LCCOMB_X22_Y9_N16
\ladder_fpga_adc_bit_count_cs_integer_i_RNIER6Q1_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m11_0 = (ladder_fpga_adc_bit_count_cs_integer_i(3) & ((ladder_fpga_adc_bit_count_cs_integer_i(2)) # ((!ladder_fpga_adc_bit_count_cs_integer_i(1) & !ladder_fpga_adc_bit_count_cs_integer_i(0))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_i(3) & (((ladder_fpga_adc_bit_count_cs_integer_i(1)) # (ladder_fpga_adc_bit_count_cs_integer_i(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_input_11_sn_m11_0);

-- Location: FF_X21_Y10_N29
\ladder_fpga_fifo21_input_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(0),
	asdata => ladder_fpga_fifo21_input_11_0(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(0));

-- Location: LCCOMB_X27_Y11_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X27_Y11_N5
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LCCOMB_X26_Y11_N2
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\);

-- Location: FF_X26_Y11_N3
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X26_Y11_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\(4) = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5) $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\(4));

-- Location: LCCOMB_X22_Y13_N28
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X22_Y13_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & ladder_fpga_fifo21_rd_iv_i_m2_i_m2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X22_Y13_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X24_Y14_N0
\~QUARTUS_CREATED_GND~I\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOIBUF_X23_Y0_N1
\data_serial_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(5),
	o => data_serial_c(5));

-- Location: LCCOMB_X24_Y10_N16
\data_serial_m_x_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(5) = data_serial_c(5) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_serial_c(5),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(5));

-- Location: LCCOMB_X24_Y10_N8
\ladder_fpga_data_packer_temp_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_5__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(5))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datab => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datac => ladder_fpga_data_packer_temp(5),
	datad => data_serial_m_x(5),
	combout => \ladder_fpga_data_packer_temp_1_0_5__m3\);

-- Location: FF_X24_Y10_N9
\ladder_fpga_data_packer_temp_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_5__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(5));

-- Location: LCCOMB_X24_Y10_N4
\ladder_fpga_fifo21_input_11_2_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(1) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ladder_fpga_data_packer_temp(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_data_packer_temp(5),
	combout => ladder_fpga_fifo21_input_11_2(1));

-- Location: LCCOMB_X24_Y10_N30
\ladder_fpga_fifo21_input_11_3_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(1) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2(1)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(1),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_2(1),
	combout => ladder_fpga_fifo21_input_11_3(1));

-- Location: LCCOMB_X24_Y9_N2
\ladder_fpga_data_packer_temp_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_1__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (data_serial_m_x(1) & ((!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\)))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m_x(1),
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(1),
	datad => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	combout => \ladder_fpga_data_packer_temp_1_0_1__m3\);

-- Location: FF_X24_Y9_N3
\ladder_fpga_data_packer_temp_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_1__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(1));

-- Location: LCCOMB_X24_Y9_N20
\ladder_fpga_fifo21_input_11_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(1) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(1)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datac => ladder_fpga_fifo21_input(1),
	datad => ladder_fpga_data_packer_temp(1),
	combout => ladder_fpga_fifo21_input_11_0(1));

-- Location: FF_X24_Y10_N31
\ladder_fpga_fifo21_input_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(1),
	asdata => ladder_fpga_fifo21_input_11_0(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(1));

-- Location: LCCOMB_X22_Y9_N28
\ladder_fpga_adc_bit_count_cs_integer_i_RNIH4LB1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m5 = (ladder_fpga_adc_bit_count_cs_integer_i(2) & ((ladder_fpga_adc_bit_count_cs_integer_i(0)) # (!ladder_fpga_adc_bit_count_cs_integer_i(1)))) # (!ladder_fpga_adc_bit_count_cs_integer_i(2) & 
-- (ladder_fpga_adc_bit_count_cs_integer_i(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => ladder_fpga_fifo21_input_11_sn_m5);

-- Location: LCCOMB_X23_Y9_N18
\data_serial_m_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(14) = data_serial_c(14) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(14),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(14));

-- Location: LCCOMB_X22_Y9_N26
\ladder_fpga_data_packer_temp_RNO_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_14__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(14))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datab => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datac => ladder_fpga_data_packer_temp(14),
	datad => data_serial_m_x(14),
	combout => \ladder_fpga_data_packer_temp_1_0_14__m3\);

-- Location: FF_X22_Y9_N27
\ladder_fpga_data_packer_temp_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_14__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(14));

-- Location: LCCOMB_X22_Y9_N8
\ladder_fpga_fifo21_input_11_1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(2) = (ladder_fpga_fifo21_input_11_sn_m5 & (ladder_fpga_data_packer_temp(10))) # (!ladder_fpga_fifo21_input_11_sn_m5 & ((ladder_fpga_data_packer_temp(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(10),
	datab => ladder_fpga_fifo21_input_11_sn_m5,
	datac => ladder_fpga_data_packer_temp(14),
	combout => ladder_fpga_fifo21_input_11_1(2));

-- Location: LCCOMB_X22_Y9_N18
\ladder_fpga_fifo21_input_11_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(2) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2(2))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2(2),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(2),
	combout => ladder_fpga_fifo21_input_11_3(2));

-- Location: IOIBUF_X16_Y0_N8
\data_serial_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(2),
	o => data_serial_c(2));

-- Location: LCCOMB_X21_Y15_N18
\data_serial_m_x_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(2) = data_serial_c(2) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_serial_c(2),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(2));

-- Location: LCCOMB_X22_Y9_N10
\ladder_fpga_data_packer_temp_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_2__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(2))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datab => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datac => ladder_fpga_data_packer_temp(2),
	datad => data_serial_m_x(2),
	combout => \ladder_fpga_data_packer_temp_1_0_2__m3\);

-- Location: FF_X22_Y9_N11
\ladder_fpga_data_packer_temp_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_2__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(2));

-- Location: LCCOMB_X22_Y9_N4
\ladder_fpga_fifo21_input_11_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(2) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(2)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(2),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_data_packer_temp(2),
	combout => ladder_fpga_fifo21_input_11_0(2));

-- Location: FF_X22_Y9_N19
\ladder_fpga_fifo21_input_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(2),
	asdata => ladder_fpga_fifo21_input_11_0(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(2));

-- Location: IOIBUF_X41_Y15_N8
\data_serial_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(7),
	o => data_serial_c(7));

-- Location: LCCOMB_X26_Y18_N0
\data_serial_m_x_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(7) = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_c(7),
	combout => data_serial_m_x(7));

-- Location: LCCOMB_X22_Y10_N26
\ladder_fpga_data_packer_temp_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_7__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(7))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(7),
	datad => data_serial_m_x(7),
	combout => \ladder_fpga_data_packer_temp_1_0_7__m3\);

-- Location: FF_X22_Y10_N27
\ladder_fpga_data_packer_temp_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_7__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(7));

-- Location: LCCOMB_X22_Y10_N14
\ladder_fpga_fifo21_input_11_2_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(3) = (ladder_fpga_data_packer_temp(7) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_data_packer_temp(7),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(3));

-- Location: LCCOMB_X22_Y10_N24
\ladder_fpga_data_packer_temp_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_11__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (data_serial_m_x(11) & ((!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\)))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m_x(11),
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(11),
	datad => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	combout => \ladder_fpga_data_packer_temp_1_0_11__m3\);

-- Location: FF_X22_Y10_N25
\ladder_fpga_data_packer_temp_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_11__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(11));

-- Location: IOIBUF_X41_Y10_N1
\data_serial_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(15),
	o => data_serial_c(15));

-- Location: LCCOMB_X23_Y10_N16
\data_serial_m_x_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(15) = data_serial_c(15) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_serial_c(15),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(15));

-- Location: LCCOMB_X23_Y10_N26
\ladder_fpga_data_packer_temp_RNO_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_15__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(15))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(15),
	datad => data_serial_m_x(15),
	combout => \ladder_fpga_data_packer_temp_1_0_15__m3\);

-- Location: FF_X23_Y10_N27
\ladder_fpga_data_packer_temp_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_15__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(15));

-- Location: LCCOMB_X22_Y10_N8
\ladder_fpga_fifo21_input_11_1_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(3) = (ladder_fpga_fifo21_input_11_sn_m5 & (ladder_fpga_data_packer_temp(11))) # (!ladder_fpga_fifo21_input_11_sn_m5 & ((ladder_fpga_data_packer_temp(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => ladder_fpga_data_packer_temp(11),
	datad => ladder_fpga_data_packer_temp(15),
	combout => ladder_fpga_fifo21_input_11_1(3));

-- Location: LCCOMB_X22_Y10_N20
\ladder_fpga_fifo21_input_11_3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(3) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2(3))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_2(3),
	datad => ladder_fpga_fifo21_input_11_1(3),
	combout => ladder_fpga_fifo21_input_11_3(3));

-- Location: LCCOMB_X23_Y10_N22
\data_serial_m_x_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(3) = data_serial_c(3) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(3),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(3));

-- Location: LCCOMB_X22_Y10_N2
\ladder_fpga_data_packer_temp_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_3__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(3))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(3),
	datad => data_serial_m_x(3),
	combout => \ladder_fpga_data_packer_temp_1_0_3__m3\);

-- Location: FF_X22_Y10_N3
\ladder_fpga_data_packer_temp_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_3__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(3));

-- Location: LCCOMB_X22_Y10_N12
\ladder_fpga_fifo21_input_11_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(3) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(3)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(3),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_data_packer_temp(3),
	combout => ladder_fpga_fifo21_input_11_0(3));

-- Location: FF_X22_Y10_N21
\ladder_fpga_fifo21_input_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(3),
	asdata => ladder_fpga_fifo21_input_11_0(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(3));

-- Location: IOIBUF_X16_Y0_N29
\data_serial_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(0),
	o => data_serial_c(0));

-- Location: LCCOMB_X24_Y10_N10
\data_serial_m_x_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(12) = data_serial_c(12) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(12),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(12));

-- Location: LCCOMB_X22_Y10_N22
\ladder_fpga_data_packer_temp_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_12__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(12))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(12),
	datad => data_serial_m_x(12),
	combout => \ladder_fpga_data_packer_temp_1_0_12__m3\);

-- Location: FF_X22_Y10_N23
\ladder_fpga_data_packer_temp_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_12__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(12));

-- Location: LCCOMB_X21_Y10_N2
\ladder_fpga_fifo21_input_11_1_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(4) = (ladder_fpga_fifo21_input_11_sn_m5 & (((ladder_fpga_data_packer_temp(12))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(0) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => data_serial_c(0),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => ladder_fpga_data_packer_temp(12),
	combout => ladder_fpga_fifo21_input_11_1(4));

-- Location: LCCOMB_X21_Y10_N10
\ladder_fpga_fifo21_input_11_3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(4) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2(4))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2(4),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(4),
	combout => ladder_fpga_fifo21_input_11_3(4));

-- Location: LCCOMB_X21_Y10_N14
\ladder_fpga_fifo21_input_11_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(4) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(4)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(4),
	datab => ladder_fpga_data_packer_temp(4),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	combout => ladder_fpga_fifo21_input_11_0(4));

-- Location: FF_X21_Y10_N11
\ladder_fpga_fifo21_input_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(4),
	asdata => ladder_fpga_fifo21_input_11_0(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(4));

-- Location: IOIBUF_X19_Y0_N22
\data_serial_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(13),
	o => data_serial_c(13));

-- Location: LCCOMB_X24_Y9_N6
\data_serial_m_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(13) = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_c(13),
	combout => data_serial_m_x(13));

-- Location: LCCOMB_X24_Y9_N10
\ladder_fpga_data_packer_temp_RNO_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_13__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(13))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(13),
	datad => data_serial_m_x(13),
	combout => \ladder_fpga_data_packer_temp_1_0_13__m3\);

-- Location: FF_X24_Y9_N11
\ladder_fpga_data_packer_temp_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_13__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(13));

-- Location: LCCOMB_X24_Y9_N0
\ladder_fpga_fifo21_input_11_1_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(5) = (ladder_fpga_fifo21_input_11_sn_m5 & (((ladder_fpga_data_packer_temp(13))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(1) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(1),
	datab => ladder_fpga_fifo21_input_11_sn_m5,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => ladder_fpga_data_packer_temp(13),
	combout => ladder_fpga_fifo21_input_11_1(5));

-- Location: LCCOMB_X24_Y10_N28
\ladder_fpga_fifo21_input_11_3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(5) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2(5))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2(5),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(5),
	combout => ladder_fpga_fifo21_input_11_3(5));

-- Location: LCCOMB_X24_Y10_N26
\ladder_fpga_fifo21_input_11_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(5) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(5))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datac => ladder_fpga_data_packer_temp(5),
	datad => ladder_fpga_fifo21_input(5),
	combout => ladder_fpga_fifo21_input_11_0(5));

-- Location: FF_X24_Y10_N29
\ladder_fpga_fifo21_input_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(5),
	asdata => ladder_fpga_fifo21_input_11_0(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(5));

-- Location: LCCOMB_X22_Y9_N0
\ladder_fpga_fifo21_input_11_1_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(6) = (ladder_fpga_fifo21_input_11_sn_m5 & (((ladder_fpga_data_packer_temp(14))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(2) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(2),
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datac => ladder_fpga_data_packer_temp(14),
	datad => ladder_fpga_fifo21_input_11_sn_m5,
	combout => ladder_fpga_fifo21_input_11_1(6));

-- Location: LCCOMB_X22_Y9_N30
\ladder_fpga_fifo21_input_11_2_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(6) = (ladder_fpga_data_packer_temp(10) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(10),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(6));

-- Location: LCCOMB_X22_Y9_N24
\ladder_fpga_fifo21_input_11_3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(6) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2(6)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_1(6),
	datad => ladder_fpga_fifo21_input_11_2(6),
	combout => ladder_fpga_fifo21_input_11_3(6));

-- Location: IOIBUF_X41_Y10_N15
\data_serial_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(6),
	o => data_serial_c(6));

-- Location: LCCOMB_X23_Y9_N10
\data_serial_m_x_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(6) = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_c(6),
	combout => data_serial_m_x(6));

-- Location: LCCOMB_X22_Y9_N2
\ladder_fpga_data_packer_temp_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_6__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(6))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datab => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datac => ladder_fpga_data_packer_temp(6),
	datad => data_serial_m_x(6),
	combout => \ladder_fpga_data_packer_temp_1_0_6__m3\);

-- Location: FF_X22_Y9_N3
\ladder_fpga_data_packer_temp_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_6__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(6));

-- Location: LCCOMB_X22_Y9_N20
\ladder_fpga_fifo21_input_11_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(6) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(6)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(6),
	datab => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_data_packer_temp(6),
	combout => ladder_fpga_fifo21_input_11_0(6));

-- Location: FF_X22_Y9_N25
\ladder_fpga_fifo21_input_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(6),
	asdata => ladder_fpga_fifo21_input_11_0(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(6));

-- Location: LCCOMB_X22_Y10_N16
\ladder_fpga_fifo21_input_11_2_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(7) = (ladder_fpga_data_packer_temp(11) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(11),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(7));

-- Location: IOIBUF_X21_Y29_N22
\data_serial_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(3),
	o => data_serial_c(3));

-- Location: LCCOMB_X23_Y10_N28
\ladder_fpga_fifo21_input_11_1_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(7) = (ladder_fpga_fifo21_input_11_sn_m5 & (((ladder_fpga_data_packer_temp(15))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(3) $ (((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => data_serial_c(3),
	datac => ladder_fpga_data_packer_temp(15),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_1(7));

-- Location: LCCOMB_X22_Y10_N10
\ladder_fpga_fifo21_input_11_3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(7) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2(7))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_2(7),
	datad => ladder_fpga_fifo21_input_11_1(7),
	combout => ladder_fpga_fifo21_input_11_3(7));

-- Location: LCCOMB_X22_Y10_N4
\ladder_fpga_fifo21_input_11_0_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(7) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(7)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(7),
	datac => ladder_fpga_data_packer_temp(7),
	datad => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	combout => ladder_fpga_fifo21_input_11_0(7));

-- Location: FF_X22_Y10_N11
\ladder_fpga_fifo21_input_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(7),
	asdata => ladder_fpga_fifo21_input_11_0(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(7));

-- Location: LCCOMB_X22_Y10_N18
\ladder_fpga_fifo21_input_11_2_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(8) = (ladder_fpga_data_packer_temp(12) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_data_packer_temp(12),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(8));

-- Location: LCCOMB_X22_Y10_N0
\ladder_fpga_fifo21_input_11_3_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(8) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2(8)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(8),
	datab => ladder_fpga_fifo21_input_11_2(8),
	datad => ladder_fpga_fifo21_input_11_sn_m8_i,
	combout => ladder_fpga_fifo21_input_11_3(8));

-- Location: IOIBUF_X0_Y13_N15
\data_serial_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(8),
	o => data_serial_c(8));

-- Location: LCCOMB_X21_Y10_N24
\data_serial_m_x_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(8) = data_serial_c(8) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_serial_c(8),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(8));

-- Location: LCCOMB_X22_Y10_N28
\ladder_fpga_data_packer_temp_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_8__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & ((data_serial_m_x(8))))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	datac => ladder_fpga_data_packer_temp(8),
	datad => data_serial_m_x(8),
	combout => \ladder_fpga_data_packer_temp_1_0_8__m3\);

-- Location: FF_X22_Y10_N29
\ladder_fpga_data_packer_temp_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_8__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(8));

-- Location: LCCOMB_X22_Y10_N30
\ladder_fpga_fifo21_input_11_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(8) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(8)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(8),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_data_packer_temp(8),
	combout => ladder_fpga_fifo21_input_11_0(8));

-- Location: FF_X22_Y10_N1
\ladder_fpga_fifo21_input_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(8),
	asdata => ladder_fpga_fifo21_input_11_0(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(8));

-- Location: IOIBUF_X0_Y13_N8
\data_serial_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(1),
	o => data_serial_c(1));

-- Location: LCCOMB_X24_Y10_N2
\ladder_fpga_fifo21_input_11_1_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(9) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(1) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => data_serial_c(1),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_m_x(5),
	combout => ladder_fpga_fifo21_input_11_1(9));

-- Location: LCCOMB_X24_Y10_N18
\ladder_fpga_fifo21_input_11_3_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(9) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2(9))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2(9),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(9),
	combout => ladder_fpga_fifo21_input_11_3(9));

-- Location: IOIBUF_X0_Y10_N15
\data_serial_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(9),
	o => data_serial_c(9));

-- Location: LCCOMB_X24_Y9_N14
\data_serial_m_x_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(9) = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_c(9),
	combout => data_serial_m_x(9));

-- Location: LCCOMB_X24_Y9_N22
\ladder_fpga_data_packer_temp_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_9__m3\ = (\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\ & (data_serial_m_x(9)))) # (!\ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\ & 
-- (((ladder_fpga_data_packer_temp(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_adc_cs.shiftreg_clr2_i_i_a3\,
	datab => data_serial_m_x(9),
	datac => ladder_fpga_data_packer_temp(9),
	datad => \ladder_fpga_data_packer_temp_1_0_0__g0_0_o3\,
	combout => \ladder_fpga_data_packer_temp_1_0_9__m3\);

-- Location: FF_X24_Y9_N23
\ladder_fpga_data_packer_temp_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_data_packer_temp_1_0_9__m3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(9));

-- Location: LCCOMB_X24_Y10_N20
\ladder_fpga_fifo21_input_11_0_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(9) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(9))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datac => ladder_fpga_data_packer_temp(9),
	datad => ladder_fpga_fifo21_input(9),
	combout => ladder_fpga_fifo21_input_11_0(9));

-- Location: FF_X24_Y10_N19
\ladder_fpga_fifo21_input_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(9),
	asdata => ladder_fpga_fifo21_input_11_0(9),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(9));

-- Location: LCCOMB_X23_Y9_N0
\ladder_fpga_fifo21_input_11_2_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(10) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & ladder_fpga_data_packer_temp(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => ladder_fpga_data_packer_temp(14),
	combout => ladder_fpga_fifo21_input_11_2(10));

-- Location: LCCOMB_X23_Y9_N4
\ladder_fpga_fifo21_input_11_3_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(10) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2(10)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(10),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_2(10),
	combout => ladder_fpga_fifo21_input_11_3(10));

-- Location: LCCOMB_X23_Y9_N30
\ladder_fpga_fifo21_input_11_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(10) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(10))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(10),
	datab => ladder_fpga_fifo21_input(10),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	combout => ladder_fpga_fifo21_input_11_0(10));

-- Location: FF_X23_Y9_N5
\ladder_fpga_fifo21_input_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(10),
	asdata => ladder_fpga_fifo21_input_11_0(10),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(10));

-- Location: LCCOMB_X23_Y10_N0
\ladder_fpga_fifo21_input_11_1_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(11) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(3) $ (((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => data_serial_c(3),
	datac => data_serial_m_x(7),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_1(11));

-- Location: LCCOMB_X23_Y10_N30
\ladder_fpga_fifo21_input_11_2_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2(11) = (ladder_fpga_data_packer_temp(15) & !ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_data_packer_temp(15),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2(11));

-- Location: LCCOMB_X23_Y10_N12
\ladder_fpga_fifo21_input_11_3_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(11) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2(11)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_1(11),
	datad => ladder_fpga_fifo21_input_11_2(11),
	combout => ladder_fpga_fifo21_input_11_3(11));

-- Location: LCCOMB_X23_Y10_N18
\ladder_fpga_fifo21_input_11_0_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(11) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(11)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(11),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_data_packer_temp(11),
	combout => ladder_fpga_fifo21_input_11_0(11));

-- Location: FF_X23_Y10_N13
\ladder_fpga_fifo21_input_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(11),
	asdata => ladder_fpga_fifo21_input_11_0(11),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(11));

-- Location: IOIBUF_X23_Y0_N22
\data_serial_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(4),
	o => data_serial_c(4));

-- Location: LCCOMB_X21_Y10_N18
\ladder_fpga_fifo21_input_11_1_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(12) = (ladder_fpga_fifo21_input_11_sn_m5 & (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ ((data_serial_c(4))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datac => data_serial_c(4),
	datad => data_serial_m_x(8),
	combout => ladder_fpga_fifo21_input_11_1(12));

-- Location: LCCOMB_X21_Y10_N16
\ladder_fpga_fifo21_input_11_3_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(12) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2_x(12))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2_x(12),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(12),
	combout => ladder_fpga_fifo21_input_11_3(12));

-- Location: LCCOMB_X21_Y10_N20
\ladder_fpga_fifo21_input_11_0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(12) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(12))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(12),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_fifo21_input(12),
	combout => ladder_fpga_fifo21_input_11_0(12));

-- Location: FF_X21_Y10_N17
\ladder_fpga_fifo21_input_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(12),
	asdata => ladder_fpga_fifo21_input_11_0(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(12));

-- Location: LCCOMB_X24_Y9_N8
\ladder_fpga_fifo21_input_11_1_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(13) = (ladder_fpga_fifo21_input_11_sn_m5 & (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ ((data_serial_c(5))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datab => data_serial_c(5),
	datac => data_serial_m_x(9),
	datad => ladder_fpga_fifo21_input_11_sn_m5,
	combout => ladder_fpga_fifo21_input_11_1(13));

-- Location: LCCOMB_X24_Y9_N18
\ladder_fpga_fifo21_input_11_3_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(13) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2_x(13))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2_x(13),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(13),
	combout => ladder_fpga_fifo21_input_11_3(13));

-- Location: LCCOMB_X24_Y9_N4
\ladder_fpga_fifo21_input_11_0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(13) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(13))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(13),
	datab => ladder_fpga_fifo21_input(13),
	datad => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	combout => ladder_fpga_fifo21_input_11_0(13));

-- Location: FF_X24_Y9_N19
\ladder_fpga_fifo21_input_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(13),
	asdata => ladder_fpga_fifo21_input_11_0(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(13));

-- Location: IOIBUF_X14_Y29_N29
\data_serial_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(10),
	o => data_serial_c(10));

-- Location: LCCOMB_X23_Y9_N26
\data_serial_m_x_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(10) = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_c(10),
	combout => data_serial_m_x(10));

-- Location: LCCOMB_X23_Y9_N28
\ladder_fpga_fifo21_input_11_1_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(14) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(6) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(6),
	datab => ladder_fpga_fifo21_input_11_sn_m5,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_m_x(10),
	combout => ladder_fpga_fifo21_input_11_1(14));

-- Location: LCCOMB_X23_Y9_N2
\ladder_fpga_fifo21_input_11_3_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(14) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2_x(14))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_2_x(14),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_1(14),
	combout => ladder_fpga_fifo21_input_11_3(14));

-- Location: LCCOMB_X23_Y9_N6
\ladder_fpga_fifo21_input_11_0_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(14) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_data_packer_temp(14))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_fifo21_input(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datac => ladder_fpga_data_packer_temp(14),
	datad => ladder_fpga_fifo21_input(14),
	combout => ladder_fpga_fifo21_input_11_0(14));

-- Location: FF_X23_Y9_N3
\ladder_fpga_fifo21_input_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(14),
	asdata => ladder_fpga_fifo21_input_11_0(14),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(14));

-- Location: LCCOMB_X26_Y18_N28
\data_serial_m_x_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(11) = data_serial_c(11) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(11),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => data_serial_m_x(11));

-- Location: LCCOMB_X23_Y10_N8
\ladder_fpga_fifo21_input_11_1_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(15) = (ladder_fpga_fifo21_input_11_sn_m5 & (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ ((data_serial_c(7))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datac => data_serial_c(7),
	datad => data_serial_m_x(11),
	combout => ladder_fpga_fifo21_input_11_1(15));

-- Location: LCCOMB_X23_Y10_N6
\ladder_fpga_fifo21_input_11_2_x_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(15) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(3) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => data_serial_c(3),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_2_x(15));

-- Location: LCCOMB_X23_Y10_N10
\ladder_fpga_fifo21_input_11_3_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(15) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2_x(15)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_1(15),
	datad => ladder_fpga_fifo21_input_11_2_x(15),
	combout => ladder_fpga_fifo21_input_11_3(15));

-- Location: LCCOMB_X23_Y10_N4
\ladder_fpga_fifo21_input_11_0_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(15) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & ((ladder_fpga_data_packer_temp(15)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (ladder_fpga_fifo21_input(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(15),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => ladder_fpga_data_packer_temp(15),
	combout => ladder_fpga_fifo21_input_11_0(15));

-- Location: FF_X23_Y10_N11
\ladder_fpga_fifo21_input_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(15),
	asdata => ladder_fpga_fifo21_input_11_0(15),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(15));

-- Location: LCCOMB_X24_Y10_N0
\ladder_fpga_fifo21_input_11_2_x_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(16) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datac => data_serial_c(4),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2_x(16));

-- Location: LCCOMB_X24_Y10_N24
\ladder_fpga_fifo21_input_11_3_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(16) = (ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_2_x(16)))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_1(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(16),
	datab => ladder_fpga_fifo21_input_11_sn_m8_i,
	datad => ladder_fpga_fifo21_input_11_2_x(16),
	combout => ladder_fpga_fifo21_input_11_3(16));

-- Location: LCCOMB_X24_Y10_N14
\ladder_fpga_fifo21_input_11_0_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(16) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (data_serial_c(0) $ (((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (((ladder_fpga_fifo21_input(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datab => data_serial_c(0),
	datac => ladder_fpga_fifo21_input(16),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_0(16));

-- Location: FF_X24_Y10_N25
\ladder_fpga_fifo21_input_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(16),
	asdata => ladder_fpga_fifo21_input_11_0(16),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(16));

-- Location: LCCOMB_X24_Y9_N28
\ladder_fpga_fifo21_input_11_2_x_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(17) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(5) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_serial_c(5),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => ladder_fpga_fifo21_input_11_2_x(17));

-- Location: LCCOMB_X24_Y9_N16
\ladder_fpga_fifo21_input_11_1_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(17) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(9) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(9),
	datab => ladder_fpga_fifo21_input_11_sn_m5,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_m_x(13),
	combout => ladder_fpga_fifo21_input_11_1(17));

-- Location: LCCOMB_X24_Y9_N24
\ladder_fpga_fifo21_input_11_3_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(17) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2_x(17))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_2_x(17),
	datad => ladder_fpga_fifo21_input_11_1(17),
	combout => ladder_fpga_fifo21_input_11_3(17));

-- Location: LCCOMB_X24_Y9_N26
\ladder_fpga_fifo21_input_11_0_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(17) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (data_serial_c(1) $ (((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (((ladder_fpga_fifo21_input(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(1),
	datab => ladder_fpga_fifo21_input(17),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	combout => ladder_fpga_fifo21_input_11_0(17));

-- Location: FF_X24_Y9_N25
\ladder_fpga_fifo21_input_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(17),
	asdata => ladder_fpga_fifo21_input_11_0(17),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(17));

-- Location: LCCOMB_X23_Y9_N16
\ladder_fpga_fifo21_input_11_2_x_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(18) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(6) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(6),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_2_x(18));

-- Location: LCCOMB_X23_Y9_N20
\ladder_fpga_fifo21_input_11_1_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(18) = (ladder_fpga_fifo21_input_11_sn_m5 & (data_serial_c(10) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(10),
	datab => ladder_fpga_fifo21_input_11_sn_m5,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_m_x(14),
	combout => ladder_fpga_fifo21_input_11_1(18));

-- Location: LCCOMB_X23_Y9_N24
\ladder_fpga_fifo21_input_11_3_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(18) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2_x(18))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_2_x(18),
	datad => ladder_fpga_fifo21_input_11_1(18),
	combout => ladder_fpga_fifo21_input_11_3(18));

-- Location: LCCOMB_X23_Y9_N22
\ladder_fpga_fifo21_input_11_0_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(18) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (data_serial_c(2) $ ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (((ladder_fpga_fifo21_input(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(2),
	datab => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => ladder_fpga_fifo21_input(18),
	combout => ladder_fpga_fifo21_input_11_0(18));

-- Location: FF_X23_Y9_N25
\ladder_fpga_fifo21_input_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(18),
	asdata => ladder_fpga_fifo21_input_11_0(18),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(18));

-- Location: LCCOMB_X23_Y10_N14
\ladder_fpga_fifo21_input_11_2_x_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_2_x(19) = (!ladder_fpga_adc_bit_count_cs_integer_i(2) & (data_serial_c(7) $ (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datac => data_serial_c(7),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_2_x(19));

-- Location: IOIBUF_X16_Y29_N29
\data_serial_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(11),
	o => data_serial_c(11));

-- Location: LCCOMB_X23_Y10_N2
\ladder_fpga_fifo21_input_11_1_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(19) = (ladder_fpga_fifo21_input_11_sn_m5 & (\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ ((data_serial_c(11))))) # (!ladder_fpga_fifo21_input_11_sn_m5 & (((data_serial_m_x(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m5,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datac => data_serial_c(11),
	datad => data_serial_m_x(15),
	combout => ladder_fpga_fifo21_input_11_1(19));

-- Location: LCCOMB_X23_Y10_N24
\ladder_fpga_fifo21_input_11_3_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(19) = (ladder_fpga_fifo21_input_11_sn_m8_i & (ladder_fpga_fifo21_input_11_2_x(19))) # (!ladder_fpga_fifo21_input_11_sn_m8_i & ((ladder_fpga_fifo21_input_11_1(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8_i,
	datab => ladder_fpga_fifo21_input_11_2_x(19),
	datad => ladder_fpga_fifo21_input_11_1(19),
	combout => ladder_fpga_fifo21_input_11_3(19));

-- Location: LCCOMB_X23_Y10_N20
\ladder_fpga_fifo21_input_11_0_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(19) = (ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (data_serial_c(3) $ (((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))))) # (!ladder_fpga_fifo21_input_11_sn_m2_0_a3 & (((ladder_fpga_fifo21_input(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_c(3),
	datab => ladder_fpga_fifo21_input(19),
	datac => ladder_fpga_fifo21_input_11_sn_m2_0_a3,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_fifo21_input_11_0(19));

-- Location: FF_X23_Y10_N25
\ladder_fpga_fifo21_input_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_input_11_3(19),
	asdata => ladder_fpga_fifo21_input_11_0(19),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_input_11_sn_m11_0,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr10_0_a3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(19));

-- Location: LCCOMB_X24_Y11_N4
\ladder_fpga_fifo21_input_RNO_0_20_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_20__g2\ = (!ladder_fpga_adc_bit_count_cs_integer_i(1) & (ladder_fpga_adc_bit_count_cs_integer_i(2) & ((ladder_fpga_fifo21_input(20)) # (!ladder_fpga_adc_bit_count_cs_integer_i(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datab => ladder_fpga_fifo21_input(20),
	datac => ladder_fpga_adc_bit_count_cs_integer_i(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => \ladder_fpga_fifo21_input_1_0_20__g2\);

-- Location: LCCOMB_X24_Y11_N28
\ladder_fpga_fifo21_input_RNO_20_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_20__g0\ = (ladder_fpga_adc_bit_count_cs_integer_i(3) & (ladder_fpga_adc_bit_count_cs_integer_i(0) & ((!ladder_fpga_adc_select_n_0_sqmuxa_i_o2)))) # (!ladder_fpga_adc_bit_count_cs_integer_i(3) & 
-- (((\ladder_fpga_fifo21_input_1_0_20__g2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datac => \ladder_fpga_fifo21_input_1_0_20__g2\,
	datad => ladder_fpga_adc_select_n_0_sqmuxa_i_o2,
	combout => \ladder_fpga_fifo21_input_1_0_20__g0\);

-- Location: FF_X24_Y11_N29
\ladder_fpga_fifo21_input_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_20__g0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(20));

-- Location: M9K_X25_Y13_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => ladder_fpga_fifo21_wr,
	portbre => VCC,
	portbaddrstall => ALT_INV_ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	clk0 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => ladder_fpga_fifo21_wr,
	ena1 => ladder_fpga_fifo21_rd_iv_i_m2_i_m2,
	clr1 => \ALT_INV_reset_n_c~clkctrl_outclk\,
	portadatain => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: FF_X19_Y13_N9
\ladder_fpga_mux_dataout_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[20]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(20));

-- Location: LCCOMB_X17_Y16_N26
\ladder_fpga_mux_statusout[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[19]~feeder_combout\ = ladder_fpga_mux_status_count_integer(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \ladder_fpga_mux_statusout[19]~feeder_combout\);

-- Location: FF_X17_Y16_N27
\ladder_fpga_mux_statusout_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[19]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(19));

-- Location: LCCOMB_X23_Y13_N10
\ladder_fpga_mux_dataout[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[19]~feeder_combout\ = ladder_fpga_mux_statusout(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(19),
	combout => \ladder_fpga_mux_dataout[19]~feeder_combout\);

-- Location: FF_X23_Y13_N11
\ladder_fpga_mux_dataout_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[19]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(19));

-- Location: LCCOMB_X17_Y16_N14
\ladder_fpga_mux_status_count_integer[0]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\ = !ladder_fpga_mux_status_count_integer(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_mux_status_count_integer(0),
	combout => \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\);

-- Location: FF_X17_Y16_N15
\ladder_fpga_mux_status_count_integer_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_status_count_integer(0));

-- Location: LCCOMB_X17_Y16_N20
\ladder_fpga_mux_statusout[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[18]~feeder_combout\ = ladder_fpga_mux_status_count_integer(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => \ladder_fpga_mux_statusout[18]~feeder_combout\);

-- Location: FF_X17_Y16_N21
\ladder_fpga_mux_statusout_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[18]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(18));

-- Location: LCCOMB_X19_Y13_N26
\ladder_fpga_mux_dataout[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[18]~feeder_combout\ = ladder_fpga_mux_statusout(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(18),
	combout => \ladder_fpga_mux_dataout[18]~feeder_combout\);

-- Location: FF_X19_Y13_N27
\ladder_fpga_mux_dataout_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[18]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(18));

-- Location: LCCOMB_X16_Y16_N4
\ladder_fpga_mux_statusin_3_4_i_m2_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4_i_m2(17) = (ladder_fpga_mux_status_count_integer(2) & (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\)) # (!ladder_fpga_mux_status_count_integer(2) & 
-- ((\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4_i_m2(17));

-- Location: LCCOMB_X16_Y16_N2
\ladder_fpga_mux_statusin_3_5_i_m2_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5_i_m2(17) = (ladder_fpga_mux_status_count_integer(2) & ((\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\))) # (!ladder_fpga_mux_status_count_integer(2) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5_i_m2(17));

-- Location: LCCOMB_X16_Y16_N16
\ladder_fpga_mux_statusin_3_6_i_m2_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6_i_m2(17) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5_i_m2(17)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4_i_m2(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_4_i_m2(17),
	datad => ladder_fpga_mux_statusin_3_5_i_m2(17),
	combout => ladder_fpga_mux_statusin_3_6_i_m2(17));

-- Location: LCCOMB_X16_Y16_N6
\ladder_fpga_mux_statusin_3_3_i_m2_a_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_i_m2_a(17) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & ((!\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\))) # (!ladder_fpga_mux_status_count_integer(2) & 
-- (!\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\)))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_3_i_m2_a(17));

-- Location: LCCOMB_X16_Y16_N8
\ladder_fpga_mux_statusin_3_3_i_m2_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_i_m2(17) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_i_m2_a(17))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_i_m2_a(17) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\)) # (!ladder_fpga_mux_statusin_3_3_i_m2_a(17) & ((\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_statusin_3_3_i_m2_a(17),
	combout => ladder_fpga_mux_statusin_3_3_i_m2(17));

-- Location: FF_X16_Y16_N17
\ladder_fpga_mux_statusout_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6_i_m2(17),
	asdata => ladder_fpga_mux_statusin_3_3_i_m2(17),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(17));

-- Location: LCCOMB_X19_Y13_N28
\ladder_fpga_mux_dataout[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[17]~feeder_combout\ = ladder_fpga_mux_statusout(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(17),
	combout => \ladder_fpga_mux_dataout[17]~feeder_combout\);

-- Location: FF_X19_Y13_N29
\ladder_fpga_mux_dataout_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[17]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(17));

-- Location: LCCOMB_X19_Y12_N12
\ladder_fpga_mux_statusin_3_5_i_m2_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5_i_m2(16) = (ladder_fpga_mux_status_count_integer(2) & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\)) # (!ladder_fpga_mux_status_count_integer(2) & 
-- ((\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5_i_m2(16));

-- Location: LCCOMB_X19_Y12_N14
\ladder_fpga_mux_statusin_3_6_i_m2_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6_i_m2(16) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5_i_m2(16)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4_i_m2(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4_i_m2(16),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_5_i_m2(16),
	combout => ladder_fpga_mux_statusin_3_6_i_m2(16));

-- Location: LCCOMB_X19_Y12_N16
\ladder_fpga_mux_statusin_3_3_i_m2_a_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_i_m2_a(16) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & (!\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\)) # (!ladder_fpga_mux_status_count_integer(2) & 
-- ((!\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_3_i_m2_a(16));

-- Location: LCCOMB_X19_Y12_N26
\ladder_fpga_mux_statusin_3_3_i_m2_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_i_m2(16) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_i_m2_a(16))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_i_m2_a(16) & 
-- ((\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\))) # (!ladder_fpga_mux_statusin_3_3_i_m2_a(16) & (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_3_i_m2_a(16),
	combout => ladder_fpga_mux_statusin_3_3_i_m2(16));

-- Location: FF_X19_Y12_N15
\ladder_fpga_mux_statusout_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6_i_m2(16),
	asdata => ladder_fpga_mux_statusin_3_3_i_m2(16),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(16));

-- Location: LCCOMB_X19_Y13_N30
\ladder_fpga_mux_dataout[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[16]~feeder_combout\ = ladder_fpga_mux_statusout(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(16),
	combout => \ladder_fpga_mux_dataout[16]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\ladder_fpga_mux_dataout_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[16]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(16));

-- Location: LCCOMB_X23_Y11_N10
\ladder_fpga_mux_statusout[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[15]~feeder_combout\ = ladder_fpga_busy

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_busy,
	combout => \ladder_fpga_mux_statusout[15]~feeder_combout\);

-- Location: FF_X23_Y11_N11
\ladder_fpga_mux_statusout_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[15]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(15));

-- Location: LCCOMB_X19_Y13_N16
\ladder_fpga_mux_dataout[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[15]~feeder_combout\ = ladder_fpga_mux_statusout(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_statusout(15),
	combout => \ladder_fpga_mux_dataout[15]~feeder_combout\);

-- Location: FF_X19_Y13_N17
\ladder_fpga_mux_dataout_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[15]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(15));

-- Location: IOIBUF_X0_Y9_N8
\ladder_addr_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_addr(2),
	o => ladder_addr_c(2));

-- Location: LCCOMB_X19_Y12_N20
\ladder_fpga_mux_statusin_3_5_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5_x(14) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_addr_c(2)))) # (!ladder_fpga_mux_status_count_integer(2) & (usb_present_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => usb_present_c,
	datac => ladder_addr_c(2),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5_x(14));

-- Location: LCCOMB_X19_Y12_N0
\ladder_fpga_mux_statusin_3_6_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(14) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5_x(14)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4_x(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4_x(14),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_5_x(14),
	combout => ladder_fpga_mux_statusin_3_6(14));

-- Location: LCCOMB_X19_Y12_N24
\ladder_fpga_mux_statusin_3_2_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_2_x(14) = (ladder_fpga_mux_status_count_integer(2) & (card_ser_num_c(2))) # (!ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_event_controller_state_ip(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => card_ser_num_c(2),
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_2_x(14));

-- Location: LCCOMB_X19_Y12_N10
\ladder_fpga_mux_statusin_3_3_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(14) = (ladder_fpga_mux_status_count_integer(1) & (((ladder_fpga_mux_statusin_3_2_x(14))))) # (!ladder_fpga_mux_status_count_integer(1) & (((testin_echelle_c)) # (!ladder_fpga_mux_status_count_integer(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => testin_echelle_c,
	datad => ladder_fpga_mux_statusin_3_2_x(14),
	combout => ladder_fpga_mux_statusin_3_3(14));

-- Location: FF_X19_Y12_N1
\ladder_fpga_mux_statusout_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(14),
	asdata => ladder_fpga_mux_statusin_3_3(14),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(14));

-- Location: LCCOMB_X19_Y13_N10
\ladder_fpga_mux_dataout[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[14]~feeder_combout\ = ladder_fpga_mux_statusout(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(14),
	combout => \ladder_fpga_mux_dataout[14]~feeder_combout\);

-- Location: FF_X19_Y13_N11
\ladder_fpga_mux_dataout_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[14]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(14));

-- Location: IOIBUF_X0_Y10_N8
\ladder_addr_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_addr(1),
	o => ladder_addr_c(1));

-- Location: LCCOMB_X19_Y12_N28
\ladder_fpga_mux_statusin_3_5_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5_x(13) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_addr_c(1)))) # (!ladder_fpga_mux_status_count_integer(2) & (usb_ready_n_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => usb_ready_n_c,
	datac => ladder_addr_c(1),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5_x(13));

-- Location: LCCOMB_X19_Y12_N2
\ladder_fpga_mux_statusin_3_6_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(13) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5_x(13)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4_x(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4_x(13),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_5_x(13),
	combout => ladder_fpga_mux_statusin_3_6(13));

-- Location: LCCOMB_X16_Y17_N0
\ladder_fpga_mux_statusin_3_2_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_2_x(13) = (ladder_fpga_mux_status_count_integer(2) & (card_ser_num_c(1))) # (!ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_event_controller_state_ip(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_status_count_integer(2),
	datac => card_ser_num_c(1),
	datad => ladder_fpga_event_controller_state_ip(4),
	combout => ladder_fpga_mux_statusin_3_2_x(13));

-- Location: LCCOMB_X16_Y17_N2
\ladder_fpga_mux_statusin_3_3_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(13) = (ladder_fpga_mux_status_count_integer(1) & (((ladder_fpga_mux_statusin_3_2_x(13))))) # (!ladder_fpga_mux_status_count_integer(1) & (((holdin_echelle_c)) # (!ladder_fpga_mux_status_count_integer(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => holdin_echelle_c,
	datad => ladder_fpga_mux_statusin_3_2_x(13),
	combout => ladder_fpga_mux_statusin_3_3(13));

-- Location: FF_X19_Y12_N3
\ladder_fpga_mux_statusout_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(13),
	asdata => ladder_fpga_mux_statusin_3_3(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(13));

-- Location: LCCOMB_X19_Y13_N4
\ladder_fpga_mux_dataout[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[13]~feeder_combout\ = ladder_fpga_mux_statusout(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_statusout(13),
	combout => \ladder_fpga_mux_dataout[13]~feeder_combout\);

-- Location: FF_X19_Y13_N5
\ladder_fpga_mux_dataout_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[13]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(13));

-- Location: IOIBUF_X3_Y29_N8
debug_present_n_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_debug_present_n,
	o => debug_present_n_c);

-- Location: LCCOMB_X17_Y16_N16
\ladder_fpga_mux_statusin_3_5_x_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5_x(12) = (ladder_fpga_mux_status_count_integer(2) & (ladder_addr_c(0))) # (!ladder_fpga_mux_status_count_integer(2) & ((!debug_present_n_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_addr_c(0),
	datab => ladder_fpga_mux_status_count_integer(2),
	datad => debug_present_n_c,
	combout => ladder_fpga_mux_statusin_3_5_x(12));

-- Location: LCCOMB_X17_Y16_N22
\ladder_fpga_mux_statusin_3_6_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(12) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5_x(12)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4_x(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4_x(12),
	datab => ladder_fpga_mux_statusin_3_5_x(12),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(12));

-- Location: LCCOMB_X20_Y11_N0
\ladder_fpga_mux_statusin_3_3_a_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(12) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & 
-- ((!\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\,
	datac => ladder_fpga_mux_status_count_integer(2),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_mux_statusin_3_3_a(12));

-- Location: LCCOMB_X20_Y11_N2
\ladder_fpga_mux_statusin_3_3_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(12) = (ladder_fpga_mux_statusin_3_3_a(12) & (((!ladder_fpga_event_controller_state_i_0(5) & ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_statusin_3_3_a(12) & ((card_ser_num_c(0)) # 
-- ((!ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => card_ser_num_c(0),
	datab => ladder_fpga_mux_statusin_3_3_a(12),
	datac => ladder_fpga_event_controller_state_i_0(5),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3(12));

-- Location: FF_X17_Y16_N23
\ladder_fpga_mux_statusout_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(12),
	asdata => ladder_fpga_mux_statusin_3_3(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(12));

-- Location: LCCOMB_X19_Y13_N6
\ladder_fpga_mux_dataout[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[12]~feeder_combout\ = ladder_fpga_mux_statusout(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(12),
	combout => \ladder_fpga_mux_dataout[12]~feeder_combout\);

-- Location: FF_X19_Y13_N7
\ladder_fpga_mux_dataout_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[12]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(12));

-- Location: LCCOMB_X15_Y15_N0
\comp_mesure_temperature|temperature3_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_11__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_11\,
	combout => \comp_mesure_temperature|temperature3_1_0_11__g3\);

-- Location: LCCOMB_X12_Y17_N14
\comp_mesure_temperature|cnt_c0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c0_combout\ = \comp_mesure_temperature|cnt\(0) $ (VCC)
-- \comp_mesure_temperature|cnt_c0_cout\ = CARRY(\comp_mesure_temperature|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(0),
	datad => VCC,
	combout => \comp_mesure_temperature|cnt_c0_combout\,
	cout => \comp_mesure_temperature|cnt_c0_cout\);

-- Location: LCCOMB_X12_Y16_N10
\comp_mesure_temperature|cnt_c14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c14_combout\ = (\comp_mesure_temperature|cnt\(14) & (\comp_mesure_temperature|cnt_c13_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(14) & (!\comp_mesure_temperature|cnt_c13_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c14_cout\ = CARRY((\comp_mesure_temperature|cnt\(14) & !\comp_mesure_temperature|cnt_c13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c13_cout\,
	combout => \comp_mesure_temperature|cnt_c14_combout\,
	cout => \comp_mesure_temperature|cnt_c14_cout\);

-- Location: FF_X12_Y16_N11
\comp_mesure_temperature|cnt_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c14_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(14));

-- Location: LCCOMB_X12_Y16_N6
\comp_mesure_temperature|cnt_c12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c12_combout\ = (\comp_mesure_temperature|cnt\(12) & (\comp_mesure_temperature|cnt_c11_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(12) & (!\comp_mesure_temperature|cnt_c11_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c12_cout\ = CARRY((\comp_mesure_temperature|cnt\(12) & !\comp_mesure_temperature|cnt_c11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(12),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c11_cout\,
	combout => \comp_mesure_temperature|cnt_c12_combout\,
	cout => \comp_mesure_temperature|cnt_c12_cout\);

-- Location: FF_X12_Y16_N7
\comp_mesure_temperature|cnt_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c12_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(12));

-- Location: LCCOMB_X15_Y17_N22
\comp_mesure_temperature|state_ns_i_o2_1_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2_1\(8) = ((!\comp_mesure_temperature|cnt\(12)) # (!\comp_mesure_temperature|cnt\(10))) # (!\comp_mesure_temperature|cnt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(11),
	datac => \comp_mesure_temperature|cnt\(10),
	datad => \comp_mesure_temperature|cnt\(12),
	combout => \comp_mesure_temperature|state_ns_i_o2_1\(8));

-- Location: LCCOMB_X12_Y15_N20
\comp_mesure_temperature|state_ns_i_o2_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2_0\(1) = (\comp_mesure_temperature|cnt\(14)) # ((\comp_mesure_temperature|cnt\(13)) # ((\comp_mesure_temperature|state_ns_o2_0\(2) & !\comp_mesure_temperature|state_ns_i_o2_1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2_0\(2),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(13),
	datad => \comp_mesure_temperature|state_ns_i_o2_1\(8),
	combout => \comp_mesure_temperature|state_ns_i_o2_0\(1));

-- Location: LCCOMB_X12_Y16_N12
\comp_mesure_temperature|cnt_c15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c15_combout\ = (\comp_mesure_temperature|cnt\(15) & (!\comp_mesure_temperature|cnt_c14_cout\)) # (!\comp_mesure_temperature|cnt\(15) & ((\comp_mesure_temperature|cnt_c14_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c15_cout\ = CARRY((!\comp_mesure_temperature|cnt_c14_cout\) # (!\comp_mesure_temperature|cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c14_cout\,
	combout => \comp_mesure_temperature|cnt_c15_combout\,
	cout => \comp_mesure_temperature|cnt_c15_cout\);

-- Location: FF_X12_Y16_N13
\comp_mesure_temperature|cnt_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c15_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(15));

-- Location: LCCOMB_X12_Y16_N14
\comp_mesure_temperature|cnt_c16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c16_combout\ = (\comp_mesure_temperature|cnt\(16) & (\comp_mesure_temperature|cnt_c15_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(16) & (!\comp_mesure_temperature|cnt_c15_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c16_cout\ = CARRY((\comp_mesure_temperature|cnt\(16) & !\comp_mesure_temperature|cnt_c15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(16),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c15_cout\,
	combout => \comp_mesure_temperature|cnt_c16_combout\,
	cout => \comp_mesure_temperature|cnt_c16_cout\);

-- Location: LCCOMB_X12_Y16_N16
\comp_mesure_temperature|cnt_c17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c17_combout\ = \comp_mesure_temperature|cnt\(17) $ (\comp_mesure_temperature|cnt_c16_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(17),
	cin => \comp_mesure_temperature|cnt_c16_cout\,
	combout => \comp_mesure_temperature|cnt_c17_combout\);

-- Location: FF_X12_Y16_N17
\comp_mesure_temperature|cnt_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c17_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(17));

-- Location: LCCOMB_X12_Y15_N8
\comp_mesure_temperature|state_ns_i_o2_0_RNIJDLM_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_2__g2\ = (\comp_mesure_temperature|cnt\(16)) # ((\comp_mesure_temperature|cnt\(17)) # ((\comp_mesure_temperature|state_ns_i_o2_0\(1) & \comp_mesure_temperature|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(16),
	datab => \comp_mesure_temperature|state_ns_i_o2_0\(1),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|cnt\(17),
	combout => \comp_mesure_temperature|state_ns_0_2__g2\);

-- Location: LCCOMB_X12_Y15_N4
\comp_mesure_temperature|state_i_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0__g0_0\ = (!\comp_mesure_temperature|state_ns_0_0__g0_0_a3\ & ((\comp_mesure_temperature|state_ns_0_2__g2\) # (\comp_mesure_temperature|state_i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_0__g0_0_a3\,
	datab => \comp_mesure_temperature|state_ns_0_2__g2\,
	datac => \comp_mesure_temperature|state_i\(12),
	combout => \comp_mesure_temperature|state_ns_0_0__g0_0\);

-- Location: FF_X12_Y15_N5
\comp_mesure_temperature|state_i_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_0_0__g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state_i\(12));

-- Location: LCCOMB_X12_Y15_N16
\comp_mesure_temperature|state_i[12]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_i[12]~_wirecell_combout\ = !\comp_mesure_temperature|state_i\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|state_i\(12),
	combout => \comp_mesure_temperature|state_i[12]~_wirecell_combout\);

-- Location: FF_X12_Y15_N17
\comp_mesure_temperature|state_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_i[12]~_wirecell_combout\,
	clrn => \G_643~clkctrl_outclk\,
	ena => \comp_mesure_temperature|state_ns_0_2__g2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(11));

-- Location: LCCOMB_X12_Y15_N0
\comp_mesure_temperature|un1_cnt_0_sqmuxa\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_0_sqmuxa_i\ = (!\comp_mesure_temperature|state_ns_0_0__g0_0_a3\ & (((\comp_mesure_temperature|state_i\(12) & !\comp_mesure_temperature|state\(11))) # (!\comp_mesure_temperature|state_ns_0_2__g2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_0__g0_0_a3\,
	datab => \comp_mesure_temperature|state_ns_0_2__g2\,
	datac => \comp_mesure_temperature|state_i\(12),
	datad => \comp_mesure_temperature|state\(11),
	combout => \comp_mesure_temperature|un1_cnt_0_sqmuxa_i\);

-- Location: FF_X12_Y17_N15
\comp_mesure_temperature|cnt_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c0_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(0));

-- Location: LCCOMB_X12_Y17_N16
\comp_mesure_temperature|cnt_c1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c1_combout\ = (\comp_mesure_temperature|cnt\(1) & (!\comp_mesure_temperature|cnt_c0_cout\)) # (!\comp_mesure_temperature|cnt\(1) & ((\comp_mesure_temperature|cnt_c0_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c1_cout\ = CARRY((!\comp_mesure_temperature|cnt_c0_cout\) # (!\comp_mesure_temperature|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(1),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c0_cout\,
	combout => \comp_mesure_temperature|cnt_c1_combout\,
	cout => \comp_mesure_temperature|cnt_c1_cout\);

-- Location: FF_X12_Y17_N17
\comp_mesure_temperature|cnt_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c1_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(1));

-- Location: LCCOMB_X12_Y17_N18
\comp_mesure_temperature|cnt_c2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c2_combout\ = (\comp_mesure_temperature|cnt\(2) & (\comp_mesure_temperature|cnt_c1_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(2) & (!\comp_mesure_temperature|cnt_c1_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c2_cout\ = CARRY((\comp_mesure_temperature|cnt\(2) & !\comp_mesure_temperature|cnt_c1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(2),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c1_cout\,
	combout => \comp_mesure_temperature|cnt_c2_combout\,
	cout => \comp_mesure_temperature|cnt_c2_cout\);

-- Location: FF_X12_Y17_N19
\comp_mesure_temperature|cnt_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c2_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(2));

-- Location: LCCOMB_X12_Y17_N20
\comp_mesure_temperature|cnt_c3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c3_combout\ = (\comp_mesure_temperature|cnt\(3) & (!\comp_mesure_temperature|cnt_c2_cout\)) # (!\comp_mesure_temperature|cnt\(3) & ((\comp_mesure_temperature|cnt_c2_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c3_cout\ = CARRY((!\comp_mesure_temperature|cnt_c2_cout\) # (!\comp_mesure_temperature|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(3),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c2_cout\,
	combout => \comp_mesure_temperature|cnt_c3_combout\,
	cout => \comp_mesure_temperature|cnt_c3_cout\);

-- Location: FF_X12_Y17_N21
\comp_mesure_temperature|cnt_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c3_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(3));

-- Location: LCCOMB_X12_Y17_N22
\comp_mesure_temperature|cnt_c4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c4_combout\ = (\comp_mesure_temperature|cnt\(4) & (\comp_mesure_temperature|cnt_c3_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(4) & (!\comp_mesure_temperature|cnt_c3_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c4_cout\ = CARRY((\comp_mesure_temperature|cnt\(4) & !\comp_mesure_temperature|cnt_c3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c3_cout\,
	combout => \comp_mesure_temperature|cnt_c4_combout\,
	cout => \comp_mesure_temperature|cnt_c4_cout\);

-- Location: LCCOMB_X12_Y17_N24
\comp_mesure_temperature|cnt_c5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c5_combout\ = (\comp_mesure_temperature|cnt\(5) & (!\comp_mesure_temperature|cnt_c4_cout\)) # (!\comp_mesure_temperature|cnt\(5) & ((\comp_mesure_temperature|cnt_c4_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c5_cout\ = CARRY((!\comp_mesure_temperature|cnt_c4_cout\) # (!\comp_mesure_temperature|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(5),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c4_cout\,
	combout => \comp_mesure_temperature|cnt_c5_combout\,
	cout => \comp_mesure_temperature|cnt_c5_cout\);

-- Location: FF_X12_Y17_N25
\comp_mesure_temperature|cnt_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c5_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(5));

-- Location: LCCOMB_X12_Y17_N26
\comp_mesure_temperature|cnt_c6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c6_combout\ = (\comp_mesure_temperature|cnt\(6) & (\comp_mesure_temperature|cnt_c5_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(6) & (!\comp_mesure_temperature|cnt_c5_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c6_cout\ = CARRY((\comp_mesure_temperature|cnt\(6) & !\comp_mesure_temperature|cnt_c5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(6),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c5_cout\,
	combout => \comp_mesure_temperature|cnt_c6_combout\,
	cout => \comp_mesure_temperature|cnt_c6_cout\);

-- Location: LCCOMB_X12_Y17_N28
\comp_mesure_temperature|cnt_c7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c7_combout\ = (\comp_mesure_temperature|cnt\(7) & (!\comp_mesure_temperature|cnt_c6_cout\)) # (!\comp_mesure_temperature|cnt\(7) & ((\comp_mesure_temperature|cnt_c6_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c7_cout\ = CARRY((!\comp_mesure_temperature|cnt_c6_cout\) # (!\comp_mesure_temperature|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(7),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c6_cout\,
	combout => \comp_mesure_temperature|cnt_c7_combout\,
	cout => \comp_mesure_temperature|cnt_c7_cout\);

-- Location: FF_X12_Y17_N29
\comp_mesure_temperature|cnt_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c7_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(7));

-- Location: LCCOMB_X12_Y17_N30
\comp_mesure_temperature|cnt_c8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c8_combout\ = (\comp_mesure_temperature|cnt\(8) & (\comp_mesure_temperature|cnt_c7_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(8) & (!\comp_mesure_temperature|cnt_c7_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c8_cout\ = CARRY((\comp_mesure_temperature|cnt\(8) & !\comp_mesure_temperature|cnt_c7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(8),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c7_cout\,
	combout => \comp_mesure_temperature|cnt_c8_combout\,
	cout => \comp_mesure_temperature|cnt_c8_cout\);

-- Location: LCCOMB_X12_Y16_N0
\comp_mesure_temperature|cnt_c9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c9_combout\ = (\comp_mesure_temperature|cnt\(9) & (!\comp_mesure_temperature|cnt_c8_cout\)) # (!\comp_mesure_temperature|cnt\(9) & ((\comp_mesure_temperature|cnt_c8_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c9_cout\ = CARRY((!\comp_mesure_temperature|cnt_c8_cout\) # (!\comp_mesure_temperature|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(9),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c8_cout\,
	combout => \comp_mesure_temperature|cnt_c9_combout\,
	cout => \comp_mesure_temperature|cnt_c9_cout\);

-- Location: FF_X12_Y16_N1
\comp_mesure_temperature|cnt_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c9_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(9));

-- Location: LCCOMB_X12_Y16_N2
\comp_mesure_temperature|cnt_c10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c10_combout\ = (\comp_mesure_temperature|cnt\(10) & (\comp_mesure_temperature|cnt_c9_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(10) & (!\comp_mesure_temperature|cnt_c9_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c10_cout\ = CARRY((\comp_mesure_temperature|cnt\(10) & !\comp_mesure_temperature|cnt_c9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(10),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c9_cout\,
	combout => \comp_mesure_temperature|cnt_c10_combout\,
	cout => \comp_mesure_temperature|cnt_c10_cout\);

-- Location: FF_X12_Y16_N3
\comp_mesure_temperature|cnt_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c10_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(10));

-- Location: LCCOMB_X12_Y16_N4
\comp_mesure_temperature|cnt_c11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c11_combout\ = (\comp_mesure_temperature|cnt\(11) & (!\comp_mesure_temperature|cnt_c10_cout\)) # (!\comp_mesure_temperature|cnt\(11) & ((\comp_mesure_temperature|cnt_c10_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c11_cout\ = CARRY((!\comp_mesure_temperature|cnt_c10_cout\) # (!\comp_mesure_temperature|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(11),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c10_cout\,
	combout => \comp_mesure_temperature|cnt_c11_combout\,
	cout => \comp_mesure_temperature|cnt_c11_cout\);

-- Location: FF_X12_Y16_N5
\comp_mesure_temperature|cnt_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c11_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(11));

-- Location: LCCOMB_X12_Y16_N8
\comp_mesure_temperature|cnt_c13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c13_combout\ = (\comp_mesure_temperature|cnt\(13) & (!\comp_mesure_temperature|cnt_c12_cout\)) # (!\comp_mesure_temperature|cnt\(13) & ((\comp_mesure_temperature|cnt_c12_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c13_cout\ = CARRY((!\comp_mesure_temperature|cnt_c12_cout\) # (!\comp_mesure_temperature|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(13),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c12_cout\,
	combout => \comp_mesure_temperature|cnt_c13_combout\,
	cout => \comp_mesure_temperature|cnt_c13_cout\);

-- Location: FF_X12_Y16_N9
\comp_mesure_temperature|cnt_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c13_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(13));

-- Location: FF_X12_Y16_N15
\comp_mesure_temperature|cnt_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c16_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(16));

-- Location: IOIBUF_X0_Y26_N8
i : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => temperature,
	o => temperature_c);

-- Location: LCCOMB_X14_Y15_N22
\comp_mesure_temperature|temperature_in_sync~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature_in_sync~feeder_combout\ = temperature_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => temperature_c,
	combout => \comp_mesure_temperature|temperature_in_sync~feeder_combout\);

-- Location: FF_X14_Y15_N23
\comp_mesure_temperature|temperature_in_sync_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature_in_sync~feeder_combout\,
	ena => G_643,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature_in_sync\);

-- Location: FF_X14_Y15_N19
\comp_mesure_temperature|sTemp_in_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature_in_sync\,
	sload => VCC,
	ena => G_643,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|sTemp_in\);

-- Location: LCCOMB_X14_Y14_N4
\comp_mesure_temperature|state_RNIJPPB_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\ = (\comp_mesure_temperature|state\(2) & G_643)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(2),
	datac => G_643,
	combout => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\);

-- Location: FF_X15_Y15_N1
\comp_mesure_temperature|temperature3_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_11__g3\,
	asdata => \comp_mesure_temperature|cnt\(16),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_11\);

-- Location: LCCOMB_X17_Y14_N4
ladder_fpga_nbr_abort_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c0_combout = ladder_fpga_nbr_abort(0) $ (VCC)
-- ladder_fpga_nbr_abort_c0_cout = CARRY(ladder_fpga_nbr_abort(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(0),
	datad => VCC,
	combout => ladder_fpga_nbr_abort_c0_combout,
	cout => ladder_fpga_nbr_abort_c0_cout);

-- Location: FF_X23_Y11_N5
ladder_fpga_abort_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => ladder_fpga_event_controller_state_ip(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_abortgen);

-- Location: LCCOMB_X23_Y11_N4
ladder_fpga_abort_RNI7UII : cycloneiii_lcell_comb
-- Equation(s):
-- G_682 = (ladder_fpga_event_controller_state_ip(0) & !ladder_fpga_abortgen)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(0),
	datac => ladder_fpga_abortgen,
	combout => G_682);

-- Location: FF_X17_Y14_N5
\ladder_fpga_nbr_abort_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c0_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(0));

-- Location: LCCOMB_X17_Y14_N8
ladder_fpga_nbr_abort_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c2_combout = (ladder_fpga_nbr_abort(2) & (ladder_fpga_nbr_abort_c1_cout $ (GND))) # (!ladder_fpga_nbr_abort(2) & (!ladder_fpga_nbr_abort_c1_cout & VCC))
-- ladder_fpga_nbr_abort_c2_cout = CARRY((ladder_fpga_nbr_abort(2) & !ladder_fpga_nbr_abort_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(2),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c1_cout,
	combout => ladder_fpga_nbr_abort_c2_combout,
	cout => ladder_fpga_nbr_abort_c2_cout);

-- Location: FF_X17_Y14_N9
\ladder_fpga_nbr_abort_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c2_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(2));

-- Location: LCCOMB_X17_Y14_N10
ladder_fpga_nbr_abort_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c3_combout = (ladder_fpga_nbr_abort(3) & (!ladder_fpga_nbr_abort_c2_cout)) # (!ladder_fpga_nbr_abort(3) & ((ladder_fpga_nbr_abort_c2_cout) # (GND)))
-- ladder_fpga_nbr_abort_c3_cout = CARRY((!ladder_fpga_nbr_abort_c2_cout) # (!ladder_fpga_nbr_abort(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_abort(3),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c2_cout,
	combout => ladder_fpga_nbr_abort_c3_combout,
	cout => ladder_fpga_nbr_abort_c3_cout);

-- Location: LCCOMB_X17_Y14_N14
ladder_fpga_nbr_abort_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c5_combout = (ladder_fpga_nbr_abort(5) & (!ladder_fpga_nbr_abort_c4_cout)) # (!ladder_fpga_nbr_abort(5) & ((ladder_fpga_nbr_abort_c4_cout) # (GND)))
-- ladder_fpga_nbr_abort_c5_cout = CARRY((!ladder_fpga_nbr_abort_c4_cout) # (!ladder_fpga_nbr_abort(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(5),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c4_cout,
	combout => ladder_fpga_nbr_abort_c5_combout,
	cout => ladder_fpga_nbr_abort_c5_cout);

-- Location: FF_X17_Y14_N15
\ladder_fpga_nbr_abort_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c5_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(5));

-- Location: LCCOMB_X17_Y14_N16
ladder_fpga_nbr_abort_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c6_combout = (ladder_fpga_nbr_abort(6) & (ladder_fpga_nbr_abort_c5_cout $ (GND))) # (!ladder_fpga_nbr_abort(6) & (!ladder_fpga_nbr_abort_c5_cout & VCC))
-- ladder_fpga_nbr_abort_c6_cout = CARRY((ladder_fpga_nbr_abort(6) & !ladder_fpga_nbr_abort_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(6),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c5_cout,
	combout => ladder_fpga_nbr_abort_c6_combout,
	cout => ladder_fpga_nbr_abort_c6_cout);

-- Location: FF_X17_Y14_N17
\ladder_fpga_nbr_abort_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c6_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(6));

-- Location: LCCOMB_X17_Y14_N18
ladder_fpga_nbr_abort_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c7_combout = (ladder_fpga_nbr_abort(7) & (!ladder_fpga_nbr_abort_c6_cout)) # (!ladder_fpga_nbr_abort(7) & ((ladder_fpga_nbr_abort_c6_cout) # (GND)))
-- ladder_fpga_nbr_abort_c7_cout = CARRY((!ladder_fpga_nbr_abort_c6_cout) # (!ladder_fpga_nbr_abort(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(7),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c6_cout,
	combout => ladder_fpga_nbr_abort_c7_combout,
	cout => ladder_fpga_nbr_abort_c7_cout);

-- Location: FF_X17_Y14_N19
\ladder_fpga_nbr_abort_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c7_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(7));

-- Location: LCCOMB_X17_Y14_N20
ladder_fpga_nbr_abort_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c8_combout = (ladder_fpga_nbr_abort(8) & (ladder_fpga_nbr_abort_c7_cout $ (GND))) # (!ladder_fpga_nbr_abort(8) & (!ladder_fpga_nbr_abort_c7_cout & VCC))
-- ladder_fpga_nbr_abort_c8_cout = CARRY((ladder_fpga_nbr_abort(8) & !ladder_fpga_nbr_abort_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(8),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c7_cout,
	combout => ladder_fpga_nbr_abort_c8_combout,
	cout => ladder_fpga_nbr_abort_c8_cout);

-- Location: FF_X17_Y14_N21
\ladder_fpga_nbr_abort_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c8_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(8));

-- Location: LCCOMB_X17_Y14_N24
ladder_fpga_nbr_abort_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c10_combout = (ladder_fpga_nbr_abort(10) & (ladder_fpga_nbr_abort_c9_cout $ (GND))) # (!ladder_fpga_nbr_abort(10) & (!ladder_fpga_nbr_abort_c9_cout & VCC))
-- ladder_fpga_nbr_abort_c10_cout = CARRY((ladder_fpga_nbr_abort(10) & !ladder_fpga_nbr_abort_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_abort(10),
	datad => VCC,
	cin => ladder_fpga_nbr_abort_c9_cout,
	combout => ladder_fpga_nbr_abort_c10_combout,
	cout => ladder_fpga_nbr_abort_c10_cout);

-- Location: FF_X17_Y14_N25
\ladder_fpga_nbr_abort_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c10_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(10));

-- Location: LCCOMB_X17_Y14_N26
ladder_fpga_nbr_abort_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_abort_c11_combout = ladder_fpga_nbr_abort(11) $ (ladder_fpga_nbr_abort_c10_cout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_abort(11),
	cin => ladder_fpga_nbr_abort_c10_cout,
	combout => ladder_fpga_nbr_abort_c11_combout);

-- Location: FF_X17_Y14_N27
\ladder_fpga_nbr_abort_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c11_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(11));

-- Location: LCCOMB_X17_Y16_N12
\ladder_fpga_mux_statusin_3_5_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(11) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(11)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|temperature3_11\,
	datac => ladder_fpga_nbr_abort(11),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(11));

-- Location: LCCOMB_X17_Y16_N0
\ladder_fpga_mux_statusin_3_6_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(11) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5(11)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(11),
	datab => ladder_fpga_mux_statusin_3_5(11),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(11));

-- Location: LCCOMB_X15_Y14_N6
ladder_fpga_nbr_hold_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c0_combout = ladder_fpga_nbr_hold(0) $ (VCC)
-- ladder_fpga_nbr_hold_c0_cout = CARRY(ladder_fpga_nbr_hold(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(0),
	datad => VCC,
	combout => ladder_fpga_nbr_hold_c0_combout,
	cout => ladder_fpga_nbr_hold_c0_cout);

-- Location: LCCOMB_X15_Y14_N8
ladder_fpga_nbr_hold_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c1_combout = (ladder_fpga_nbr_hold(1) & (!ladder_fpga_nbr_hold_c0_cout)) # (!ladder_fpga_nbr_hold(1) & ((ladder_fpga_nbr_hold_c0_cout) # (GND)))
-- ladder_fpga_nbr_hold_c1_cout = CARRY((!ladder_fpga_nbr_hold_c0_cout) # (!ladder_fpga_nbr_hold(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(1),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c0_cout,
	combout => ladder_fpga_nbr_hold_c1_combout,
	cout => ladder_fpga_nbr_hold_c1_cout);

-- Location: FF_X15_Y14_N9
\ladder_fpga_nbr_hold_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c1_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(1));

-- Location: LCCOMB_X15_Y14_N12
ladder_fpga_nbr_hold_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c3_combout = (ladder_fpga_nbr_hold(3) & (!ladder_fpga_nbr_hold_c2_cout)) # (!ladder_fpga_nbr_hold(3) & ((ladder_fpga_nbr_hold_c2_cout) # (GND)))
-- ladder_fpga_nbr_hold_c3_cout = CARRY((!ladder_fpga_nbr_hold_c2_cout) # (!ladder_fpga_nbr_hold(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(3),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c2_cout,
	combout => ladder_fpga_nbr_hold_c3_combout,
	cout => ladder_fpga_nbr_hold_c3_cout);

-- Location: LCCOMB_X15_Y14_N14
ladder_fpga_nbr_hold_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c4_combout = (ladder_fpga_nbr_hold(4) & (ladder_fpga_nbr_hold_c3_cout $ (GND))) # (!ladder_fpga_nbr_hold(4) & (!ladder_fpga_nbr_hold_c3_cout & VCC))
-- ladder_fpga_nbr_hold_c4_cout = CARRY((ladder_fpga_nbr_hold(4) & !ladder_fpga_nbr_hold_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(4),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c3_cout,
	combout => ladder_fpga_nbr_hold_c4_combout,
	cout => ladder_fpga_nbr_hold_c4_cout);

-- Location: FF_X15_Y14_N15
\ladder_fpga_nbr_hold_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c4_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(4));

-- Location: LCCOMB_X15_Y14_N16
ladder_fpga_nbr_hold_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c5_combout = (ladder_fpga_nbr_hold(5) & (!ladder_fpga_nbr_hold_c4_cout)) # (!ladder_fpga_nbr_hold(5) & ((ladder_fpga_nbr_hold_c4_cout) # (GND)))
-- ladder_fpga_nbr_hold_c5_cout = CARRY((!ladder_fpga_nbr_hold_c4_cout) # (!ladder_fpga_nbr_hold(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(5),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c4_cout,
	combout => ladder_fpga_nbr_hold_c5_combout,
	cout => ladder_fpga_nbr_hold_c5_cout);

-- Location: FF_X15_Y14_N17
\ladder_fpga_nbr_hold_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c5_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(5));

-- Location: LCCOMB_X15_Y14_N18
ladder_fpga_nbr_hold_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c6_combout = (ladder_fpga_nbr_hold(6) & (ladder_fpga_nbr_hold_c5_cout $ (GND))) # (!ladder_fpga_nbr_hold(6) & (!ladder_fpga_nbr_hold_c5_cout & VCC))
-- ladder_fpga_nbr_hold_c6_cout = CARRY((ladder_fpga_nbr_hold(6) & !ladder_fpga_nbr_hold_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(6),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c5_cout,
	combout => ladder_fpga_nbr_hold_c6_combout,
	cout => ladder_fpga_nbr_hold_c6_cout);

-- Location: FF_X15_Y14_N19
\ladder_fpga_nbr_hold_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c6_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(6));

-- Location: LCCOMB_X15_Y14_N20
ladder_fpga_nbr_hold_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c7_combout = (ladder_fpga_nbr_hold(7) & (!ladder_fpga_nbr_hold_c6_cout)) # (!ladder_fpga_nbr_hold(7) & ((ladder_fpga_nbr_hold_c6_cout) # (GND)))
-- ladder_fpga_nbr_hold_c7_cout = CARRY((!ladder_fpga_nbr_hold_c6_cout) # (!ladder_fpga_nbr_hold(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(7),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c6_cout,
	combout => ladder_fpga_nbr_hold_c7_combout,
	cout => ladder_fpga_nbr_hold_c7_cout);

-- Location: FF_X15_Y14_N21
\ladder_fpga_nbr_hold_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c7_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(7));

-- Location: LCCOMB_X15_Y14_N22
ladder_fpga_nbr_hold_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c8_combout = (ladder_fpga_nbr_hold(8) & (ladder_fpga_nbr_hold_c7_cout $ (GND))) # (!ladder_fpga_nbr_hold(8) & (!ladder_fpga_nbr_hold_c7_cout & VCC))
-- ladder_fpga_nbr_hold_c8_cout = CARRY((ladder_fpga_nbr_hold(8) & !ladder_fpga_nbr_hold_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(8),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c7_cout,
	combout => ladder_fpga_nbr_hold_c8_combout,
	cout => ladder_fpga_nbr_hold_c8_cout);

-- Location: LCCOMB_X15_Y14_N24
ladder_fpga_nbr_hold_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c9_combout = (ladder_fpga_nbr_hold(9) & (!ladder_fpga_nbr_hold_c8_cout)) # (!ladder_fpga_nbr_hold(9) & ((ladder_fpga_nbr_hold_c8_cout) # (GND)))
-- ladder_fpga_nbr_hold_c9_cout = CARRY((!ladder_fpga_nbr_hold_c8_cout) # (!ladder_fpga_nbr_hold(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(9),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c8_cout,
	combout => ladder_fpga_nbr_hold_c9_combout,
	cout => ladder_fpga_nbr_hold_c9_cout);

-- Location: FF_X15_Y14_N25
\ladder_fpga_nbr_hold_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c9_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(9));

-- Location: LCCOMB_X15_Y14_N28
ladder_fpga_nbr_hold_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c11_combout = ladder_fpga_nbr_hold_c10_cout $ (ladder_fpga_nbr_hold(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_hold(11),
	cin => ladder_fpga_nbr_hold_c10_cout,
	combout => ladder_fpga_nbr_hold_c11_combout);

-- Location: FF_X15_Y14_N29
\ladder_fpga_nbr_hold_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c11_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(11));

-- Location: LCCOMB_X14_Y17_N0
\comp_mesure_temperature|cnt_RNID0T7_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_8__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|cnt\(12),
	combout => \comp_mesure_temperature|temperature2_1_0_8__g4\);

-- Location: FF_X12_Y17_N31
\comp_mesure_temperature|cnt_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c8_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(8));

-- Location: LCCOMB_X14_Y17_N30
\comp_mesure_temperature|state_ns_i_o2_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2_1\(10) = (\comp_mesure_temperature|cnt\(17)) # (\comp_mesure_temperature|cnt\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(17),
	datad => \comp_mesure_temperature|cnt\(16),
	combout => \comp_mesure_temperature|state_ns_i_o2_1\(10));

-- Location: LCCOMB_X14_Y16_N30
\comp_mesure_temperature|state_ns_i_o2_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2\(4) = (\comp_mesure_temperature|cnt\(13)) # ((\comp_mesure_temperature|cnt\(14)) # ((\comp_mesure_temperature|state_ns_i_o2_1\(10)) # (\comp_mesure_temperature|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(13),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|state_ns_i_o2_1\(10),
	datad => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|state_ns_i_o2\(4));

-- Location: LCCOMB_X14_Y16_N0
\comp_mesure_temperature|state_ns_o2_1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2_1\(2) = (\comp_mesure_temperature|cnt\(12)) # ((\comp_mesure_temperature|cnt\(11)) # ((\comp_mesure_temperature|state_ns_i_o2\(4)) # (\comp_mesure_temperature|cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(12),
	datab => \comp_mesure_temperature|cnt\(11),
	datac => \comp_mesure_temperature|state_ns_i_o2\(4),
	datad => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|state_ns_o2_1\(2));

-- Location: LCCOMB_X14_Y16_N18
\comp_mesure_temperature|state_ns_i_o2_2_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2_2\(4) = (\comp_mesure_temperature|cnt\(7)) # ((\comp_mesure_temperature|cnt\(8)) # ((\comp_mesure_temperature|cnt\(9)) # (\comp_mesure_temperature|state_ns_o2_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(7),
	datab => \comp_mesure_temperature|cnt\(8),
	datac => \comp_mesure_temperature|cnt\(9),
	datad => \comp_mesure_temperature|state_ns_o2_1\(2),
	combout => \comp_mesure_temperature|state_ns_i_o2_2\(4));

-- Location: FF_X12_Y17_N27
\comp_mesure_temperature|cnt_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c6_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(6));

-- Location: LCCOMB_X14_Y15_N30
\comp_mesure_temperature|state_ns_i_a5_0_1_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_0_1\(3) = (!\comp_mesure_temperature|state\(10) & (\comp_mesure_temperature|cnt\(6) & \comp_mesure_temperature|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(10),
	datab => \comp_mesure_temperature|cnt\(6),
	datac => \comp_mesure_temperature|cnt\(5),
	combout => \comp_mesure_temperature|state_ns_i_a5_0_1\(3));

-- Location: LCCOMB_X14_Y15_N6
\comp_mesure_temperature|state_ns_o2_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2\(2) = ((!\comp_mesure_temperature|cnt\(4) & !\comp_mesure_temperature|cnt\(3))) # (!\comp_mesure_temperature|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datac => \comp_mesure_temperature|cnt\(5),
	datad => \comp_mesure_temperature|cnt\(3),
	combout => \comp_mesure_temperature|state_ns_o2\(2));

-- Location: LCCOMB_X12_Y15_N6
\comp_mesure_temperature|state_ns_o2_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2_0\(2) = (\comp_mesure_temperature|cnt\(9)) # ((\comp_mesure_temperature|cnt\(6)) # ((\comp_mesure_temperature|cnt\(8)) # (\comp_mesure_temperature|cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(9),
	datab => \comp_mesure_temperature|cnt\(6),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|cnt\(7),
	combout => \comp_mesure_temperature|state_ns_o2_0\(2));

-- Location: LCCOMB_X14_Y15_N8
\comp_mesure_temperature|state_ns_i_a5_1_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_1\(3) = (!\comp_mesure_temperature|state\(9) & (\comp_mesure_temperature|state_ns_o2\(2) & (!\comp_mesure_temperature|state_ns_o2_0\(2) & !\comp_mesure_temperature|state_ns_o2_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(9),
	datab => \comp_mesure_temperature|state_ns_o2\(2),
	datac => \comp_mesure_temperature|state_ns_o2_0\(2),
	datad => \comp_mesure_temperature|state_ns_o2_1\(2),
	combout => \comp_mesure_temperature|state_ns_i_a5_1\(3));

-- Location: LCCOMB_X14_Y15_N28
\comp_mesure_temperature|state_RNO_0_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_423_i_0_g0_0\ = (!\comp_mesure_temperature|state_ns_i_a5_1\(3) & (((!\comp_mesure_temperature|cnt\(4) & !\comp_mesure_temperature|cnt\(3))) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datab => \comp_mesure_temperature|cnt\(3),
	datac => \comp_mesure_temperature|state_ns_i_a5_0_1\(3),
	datad => \comp_mesure_temperature|state_ns_i_a5_1\(3),
	combout => \comp_mesure_temperature|N_423_i_0_g0_0\);

-- Location: LCCOMB_X14_Y15_N10
\comp_mesure_temperature|state_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_423_i_0_g0\ = (\comp_mesure_temperature|N_423_i_0_g0_0\ & ((\comp_mesure_temperature|state\(10)) # ((!\comp_mesure_temperature|state_ns_i_o2_2\(4) & \comp_mesure_temperature|state\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(10),
	datab => \comp_mesure_temperature|state_ns_i_o2_2\(4),
	datac => \comp_mesure_temperature|state\(9),
	datad => \comp_mesure_temperature|N_423_i_0_g0_0\,
	combout => \comp_mesure_temperature|N_423_i_0_g0\);

-- Location: FF_X14_Y15_N11
\comp_mesure_temperature|state_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_423_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(9));

-- Location: LCCOMB_X14_Y15_N18
\comp_mesure_temperature|state_ns_i_m2_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_m2\(4) = (\comp_mesure_temperature|state\(8) & (\comp_mesure_temperature|sTemp_in\)) # (!\comp_mesure_temperature|state\(8) & ((\comp_mesure_temperature|state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state\(8),
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|state\(9),
	combout => \comp_mesure_temperature|state_ns_i_m2\(4));

-- Location: LCCOMB_X15_Y17_N28
\comp_mesure_temperature|state_ns_o2_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_o2_3\(2) = (\comp_mesure_temperature|cnt\(7)) # (\comp_mesure_temperature|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(7),
	datad => \comp_mesure_temperature|cnt\(6),
	combout => \comp_mesure_temperature|state_ns_o2_3\(2));

-- Location: LCCOMB_X15_Y17_N16
\comp_mesure_temperature|state_ns_i_o2_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2\(6) = (\comp_mesure_temperature|state_ns_i_o2_1\(8)) # (((!\comp_mesure_temperature|state_ns_o2_3\(2)) # (!\comp_mesure_temperature|cnt\(8))) # (!\comp_mesure_temperature|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_o2_1\(8),
	datab => \comp_mesure_temperature|cnt\(9),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|state_ns_o2_3\(2),
	combout => \comp_mesure_temperature|state_ns_i_o2\(6));

-- Location: LCCOMB_X14_Y15_N16
\comp_mesure_temperature|state_RNO_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_425_i_0_g0_0\ = (\comp_mesure_temperature|state_ns_i_m2\(4) & ((\comp_mesure_temperature|state\(9)) # ((!\comp_mesure_temperature|state_ns_i_o2\(4) & \comp_mesure_temperature|state_ns_i_o2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(9),
	datab => \comp_mesure_temperature|state_ns_i_m2\(4),
	datac => \comp_mesure_temperature|state_ns_i_o2\(4),
	datad => \comp_mesure_temperature|state_ns_i_o2\(6),
	combout => \comp_mesure_temperature|N_425_i_0_g0_0\);

-- Location: LCCOMB_X14_Y15_N2
\comp_mesure_temperature|state_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_425_i_0_g0\ = (\comp_mesure_temperature|N_425_i_0_g0_0\ & (((\comp_mesure_temperature|state_ns_i_o2_2\(4)) # (\comp_mesure_temperature|state\(8))) # (!\comp_mesure_temperature|state_ns_i_o2_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_o2_0\(4),
	datab => \comp_mesure_temperature|state_ns_i_o2_2\(4),
	datac => \comp_mesure_temperature|state\(8),
	datad => \comp_mesure_temperature|N_425_i_0_g0_0\,
	combout => \comp_mesure_temperature|N_425_i_0_g0\);

-- Location: FF_X14_Y15_N3
\comp_mesure_temperature|state_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_425_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(8));

-- Location: LCCOMB_X15_Y17_N10
\comp_mesure_temperature|state_ns_i_o2_RNIIGKN1_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\ = (\comp_mesure_temperature|state\(8) & (G_643 & ((!\comp_mesure_temperature|state_ns_i_o2\(6)) # (!\comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_1_3\,
	datab => \comp_mesure_temperature|state\(8),
	datac => G_643,
	datad => \comp_mesure_temperature|state_ns_i_o2\(6),
	combout => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\);

-- Location: FF_X15_Y17_N19
\comp_mesure_temperature|temperature0_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature2_1_0_8__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_11\);

-- Location: LCCOMB_X14_Y17_N10
\comp_mesure_temperature|temperature2_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_11__g4\ = (\comp_mesure_temperature|cnt\(15)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature2_1_0_11__g4\);

-- Location: LCCOMB_X12_Y16_N28
\comp_mesure_temperature|op_ge_un1_cnt_3lto15_1_0_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_3lto15_1_0_0\ = (((!\comp_mesure_temperature|cnt\(9) & !\comp_mesure_temperature|cnt\(10))) # (!\comp_mesure_temperature|cnt\(11))) # (!\comp_mesure_temperature|cnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(12),
	datab => \comp_mesure_temperature|cnt\(9),
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|un1_cnt_3lto15_1_0_0\);

-- Location: LCCOMB_X12_Y16_N22
\comp_mesure_temperature|op_ge_un1_cnt_3lto15_1_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_3lto15_1_0\ = ((\comp_mesure_temperature|un1_cnt_3lto15_1_0_0\) # (!\comp_mesure_temperature|cnt\(13))) # (!\comp_mesure_temperature|cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(13),
	datad => \comp_mesure_temperature|un1_cnt_3lto15_1_0_0\,
	combout => \comp_mesure_temperature|un1_cnt_3lto15_1_0\);

-- Location: LCCOMB_X14_Y17_N8
\comp_mesure_temperature|op_ge_un1_cnt_3lto15_1_0_RNIS8E11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_1\ = (\comp_mesure_temperature|sTemp_in\ & (!\comp_mesure_temperature|state_ns_i_o2_1\(10) & ((\comp_mesure_temperature|un1_cnt_3lto15_1_0\) # (!\comp_mesure_temperature|cnt\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|un1_cnt_3lto15_1_0\,
	datad => \comp_mesure_temperature|state_ns_i_o2_1\(10),
	combout => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_1\);

-- Location: LCCOMB_X14_Y17_N26
\comp_mesure_temperature|state_RNIHA8D1_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\ = (\comp_mesure_temperature|state\(4) & (!\comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_1\ & G_643))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(4),
	datab => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_1\,
	datac => G_643,
	combout => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\);

-- Location: FF_X14_Y17_N11
\comp_mesure_temperature|temperature2_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_1_0_11__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_11\);

-- Location: LCCOMB_X16_Y17_N20
\ladder_fpga_mux_statusin_3_3_a_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(11) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(11))) # (!ladder_fpga_mux_status_count_integer(2) & ((!\comp_mesure_temperature|temperature2_11\))))) # 
-- (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(11),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_mux_status_count_integer(2),
	datad => \comp_mesure_temperature|temperature2_11\,
	combout => ladder_fpga_mux_statusin_3_3_a(11));

-- Location: LCCOMB_X15_Y17_N18
\ladder_fpga_mux_statusin_3_3_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(11) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(11))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(11) & ((\comp_mesure_temperature|temperature0_11\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(11) & (ladder_fpga_nbr_hold(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_nbr_hold(11),
	datac => \comp_mesure_temperature|temperature0_11\,
	datad => ladder_fpga_mux_statusin_3_3_a(11),
	combout => ladder_fpga_mux_statusin_3_3(11));

-- Location: FF_X17_Y16_N1
\ladder_fpga_mux_statusout_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(11),
	asdata => ladder_fpga_mux_statusin_3_3(11),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(11));

-- Location: LCCOMB_X20_Y13_N16
\ladder_fpga_mux_dataout[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[11]~feeder_combout\ = ladder_fpga_mux_statusout(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(11),
	combout => \ladder_fpga_mux_dataout[11]~feeder_combout\);

-- Location: FF_X20_Y13_N17
\ladder_fpga_mux_dataout_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[11]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(11));

-- Location: LCCOMB_X14_Y16_N2
\comp_mesure_temperature|state_ns_i_o2_0_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_o2_0_0\(8) = (((!\comp_mesure_temperature|cnt\(9) & !\comp_mesure_temperature|cnt\(8))) # (!\comp_mesure_temperature|cnt\(14))) # (!\comp_mesure_temperature|cnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(13),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(9),
	datad => \comp_mesure_temperature|cnt\(8),
	combout => \comp_mesure_temperature|state_ns_i_o2_0_0\(8));

-- Location: LCCOMB_X14_Y16_N12
\comp_mesure_temperature|state_ns_i_a5_0_1_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_0_1\(8) = (!\comp_mesure_temperature|cnt\(15) & (!\comp_mesure_temperature|state_ns_i_o2_1\(10) & ((\comp_mesure_temperature|state_ns_i_o2_1\(8)) # (\comp_mesure_temperature|state_ns_i_o2_0_0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datab => \comp_mesure_temperature|state_ns_i_o2_1\(8),
	datac => \comp_mesure_temperature|state_ns_i_o2_1\(10),
	datad => \comp_mesure_temperature|state_ns_i_o2_0_0\(8),
	combout => \comp_mesure_temperature|state_ns_i_a5_0_1\(8));

-- Location: LCCOMB_X14_Y16_N26
\comp_mesure_temperature|temperature1_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_10__g3\ = (\comp_mesure_temperature|temperature1_10\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_10\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_10__g3\);

-- Location: LCCOMB_X14_Y15_N0
\comp_mesure_temperature|state_ns_i_a5_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5_0\(6) = (!\comp_mesure_temperature|state\(7) & (!\comp_mesure_temperature|state\(6) & (!\comp_mesure_temperature|state_ns_i_o2\(4) & \comp_mesure_temperature|state_ns_i_o2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(7),
	datab => \comp_mesure_temperature|state\(6),
	datac => \comp_mesure_temperature|state_ns_i_o2\(4),
	datad => \comp_mesure_temperature|state_ns_i_o2\(6),
	combout => \comp_mesure_temperature|state_ns_i_a5_0\(6));

-- Location: LCCOMB_X14_Y15_N20
\comp_mesure_temperature|state_ns_i_a5_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_a5\(6) = (!\comp_mesure_temperature|state\(7) & (!\comp_mesure_temperature|state\(8) & ((!\comp_mesure_temperature|state\(6)) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(7),
	datab => \comp_mesure_temperature|state\(8),
	datac => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	datad => \comp_mesure_temperature|state\(6),
	combout => \comp_mesure_temperature|state_ns_i_a5\(6));

-- Location: LCCOMB_X14_Y15_N14
\comp_mesure_temperature|state_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_429_i_0_g0\ = (!\comp_mesure_temperature|state_ns_i_a5_0\(6) & (\comp_mesure_temperature|sTemp_in\ & !\comp_mesure_temperature|state_ns_i_a5\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state_ns_i_a5_0\(6),
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|state_ns_i_a5\(6),
	combout => \comp_mesure_temperature|N_429_i_0_g0\);

-- Location: FF_X14_Y15_N15
\comp_mesure_temperature|state_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_429_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(6));

-- Location: LCCOMB_X16_Y15_N4
\comp_mesure_temperature|state_RNIN9QB_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\ = (G_643 & \comp_mesure_temperature|state\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => G_643,
	datac => \comp_mesure_temperature|state\(6),
	combout => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\);

-- Location: FF_X14_Y16_N27
\comp_mesure_temperature|temperature1_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_10__g3\,
	asdata => \comp_mesure_temperature|cnt\(13),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_10\);

-- Location: LCCOMB_X15_Y16_N0
ladder_fpga_nbr_test_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c0_combout = ladder_fpga_nbr_test(0) $ (VCC)
-- ladder_fpga_nbr_test_c0_cout = CARRY(ladder_fpga_nbr_test(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(0),
	datad => VCC,
	combout => ladder_fpga_nbr_test_c0_combout,
	cout => ladder_fpga_nbr_test_c0_cout);

-- Location: FF_X15_Y16_N1
\ladder_fpga_nbr_test_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c0_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(0));

-- Location: LCCOMB_X15_Y16_N2
ladder_fpga_nbr_test_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c1_combout = (ladder_fpga_nbr_test(1) & (!ladder_fpga_nbr_test_c0_cout)) # (!ladder_fpga_nbr_test(1) & ((ladder_fpga_nbr_test_c0_cout) # (GND)))
-- ladder_fpga_nbr_test_c1_cout = CARRY((!ladder_fpga_nbr_test_c0_cout) # (!ladder_fpga_nbr_test(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(1),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c0_cout,
	combout => ladder_fpga_nbr_test_c1_combout,
	cout => ladder_fpga_nbr_test_c1_cout);

-- Location: FF_X15_Y16_N3
\ladder_fpga_nbr_test_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c1_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(1));

-- Location: LCCOMB_X15_Y16_N4
ladder_fpga_nbr_test_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c2_combout = (ladder_fpga_nbr_test(2) & (ladder_fpga_nbr_test_c1_cout $ (GND))) # (!ladder_fpga_nbr_test(2) & (!ladder_fpga_nbr_test_c1_cout & VCC))
-- ladder_fpga_nbr_test_c2_cout = CARRY((ladder_fpga_nbr_test(2) & !ladder_fpga_nbr_test_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(2),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c1_cout,
	combout => ladder_fpga_nbr_test_c2_combout,
	cout => ladder_fpga_nbr_test_c2_cout);

-- Location: FF_X15_Y16_N5
\ladder_fpga_nbr_test_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c2_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(2));

-- Location: LCCOMB_X15_Y16_N8
ladder_fpga_nbr_test_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c4_combout = (ladder_fpga_nbr_test(4) & (ladder_fpga_nbr_test_c3_cout $ (GND))) # (!ladder_fpga_nbr_test(4) & (!ladder_fpga_nbr_test_c3_cout & VCC))
-- ladder_fpga_nbr_test_c4_cout = CARRY((ladder_fpga_nbr_test(4) & !ladder_fpga_nbr_test_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(4),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c3_cout,
	combout => ladder_fpga_nbr_test_c4_combout,
	cout => ladder_fpga_nbr_test_c4_cout);

-- Location: FF_X15_Y16_N9
\ladder_fpga_nbr_test_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c4_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(4));

-- Location: LCCOMB_X15_Y16_N12
ladder_fpga_nbr_test_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c6_combout = (ladder_fpga_nbr_test(6) & (ladder_fpga_nbr_test_c5_cout $ (GND))) # (!ladder_fpga_nbr_test(6) & (!ladder_fpga_nbr_test_c5_cout & VCC))
-- ladder_fpga_nbr_test_c6_cout = CARRY((ladder_fpga_nbr_test(6) & !ladder_fpga_nbr_test_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(6),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c5_cout,
	combout => ladder_fpga_nbr_test_c6_combout,
	cout => ladder_fpga_nbr_test_c6_cout);

-- Location: LCCOMB_X15_Y16_N14
ladder_fpga_nbr_test_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c7_combout = (ladder_fpga_nbr_test(7) & (!ladder_fpga_nbr_test_c6_cout)) # (!ladder_fpga_nbr_test(7) & ((ladder_fpga_nbr_test_c6_cout) # (GND)))
-- ladder_fpga_nbr_test_c7_cout = CARRY((!ladder_fpga_nbr_test_c6_cout) # (!ladder_fpga_nbr_test(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(7),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c6_cout,
	combout => ladder_fpga_nbr_test_c7_combout,
	cout => ladder_fpga_nbr_test_c7_cout);

-- Location: FF_X15_Y16_N15
\ladder_fpga_nbr_test_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c7_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(7));

-- Location: LCCOMB_X15_Y16_N16
ladder_fpga_nbr_test_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c8_combout = (ladder_fpga_nbr_test(8) & (ladder_fpga_nbr_test_c7_cout $ (GND))) # (!ladder_fpga_nbr_test(8) & (!ladder_fpga_nbr_test_c7_cout & VCC))
-- ladder_fpga_nbr_test_c8_cout = CARRY((ladder_fpga_nbr_test(8) & !ladder_fpga_nbr_test_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(8),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c7_cout,
	combout => ladder_fpga_nbr_test_c8_combout,
	cout => ladder_fpga_nbr_test_c8_cout);

-- Location: FF_X15_Y16_N17
\ladder_fpga_nbr_test_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c8_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(8));

-- Location: LCCOMB_X15_Y16_N18
ladder_fpga_nbr_test_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c9_combout = (ladder_fpga_nbr_test(9) & (!ladder_fpga_nbr_test_c8_cout)) # (!ladder_fpga_nbr_test(9) & ((ladder_fpga_nbr_test_c8_cout) # (GND)))
-- ladder_fpga_nbr_test_c9_cout = CARRY((!ladder_fpga_nbr_test_c8_cout) # (!ladder_fpga_nbr_test(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(9),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c8_cout,
	combout => ladder_fpga_nbr_test_c9_combout,
	cout => ladder_fpga_nbr_test_c9_cout);

-- Location: FF_X15_Y16_N19
\ladder_fpga_nbr_test_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c9_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(9));

-- Location: FF_X15_Y16_N21
\ladder_fpga_nbr_test_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c10_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(10));

-- Location: LCCOMB_X16_Y14_N28
\ladder_fpga_mux_statusin_3_4_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(10) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(10)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|temperature1_10\,
	datac => ladder_fpga_nbr_test(10),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(10));

-- Location: LCCOMB_X16_Y14_N16
\ladder_fpga_mux_statusin_3_6_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(10) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(10))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5(10),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_4(10),
	combout => ladder_fpga_mux_statusin_3_6(10));

-- Location: LCCOMB_X14_Y17_N6
\comp_mesure_temperature|cnt_RNIC0T7_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_7__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|cnt\(11),
	combout => \comp_mesure_temperature|temperature2_1_0_7__g4\);

-- Location: FF_X15_Y14_N1
\comp_mesure_temperature|temperature0_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature2_1_0_7__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_10\);

-- Location: LCCOMB_X15_Y13_N8
ladder_fpga_nbr_token_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c0_combout = ladder_fpga_nbr_token(0) $ (VCC)
-- ladder_fpga_nbr_token_c0_cout = CARRY(ladder_fpga_nbr_token(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(0),
	datad => VCC,
	combout => ladder_fpga_nbr_token_c0_combout,
	cout => ladder_fpga_nbr_token_c0_cout);

-- Location: LCCOMB_X15_Y13_N2
tst_tokenin_echelle_RNITIVL : cycloneiii_lcell_comb
-- Equation(s):
-- G_685 = (ladder_fpga_event_controller_state_ip(4) & (acquire_state_ip(9) & !tst_tokenin_echellegen))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datac => acquire_state_ip(9),
	datad => tst_tokenin_echellegen,
	combout => G_685);

-- Location: FF_X15_Y13_N9
\ladder_fpga_nbr_token_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c0_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(0));

-- Location: LCCOMB_X15_Y13_N14
ladder_fpga_nbr_token_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c3_combout = (ladder_fpga_nbr_token(3) & (!ladder_fpga_nbr_token_c2_cout)) # (!ladder_fpga_nbr_token(3) & ((ladder_fpga_nbr_token_c2_cout) # (GND)))
-- ladder_fpga_nbr_token_c3_cout = CARRY((!ladder_fpga_nbr_token_c2_cout) # (!ladder_fpga_nbr_token(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(3),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c2_cout,
	combout => ladder_fpga_nbr_token_c3_combout,
	cout => ladder_fpga_nbr_token_c3_cout);

-- Location: FF_X15_Y13_N15
\ladder_fpga_nbr_token_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c3_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(3));

-- Location: LCCOMB_X15_Y13_N16
ladder_fpga_nbr_token_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c4_combout = (ladder_fpga_nbr_token(4) & (ladder_fpga_nbr_token_c3_cout $ (GND))) # (!ladder_fpga_nbr_token(4) & (!ladder_fpga_nbr_token_c3_cout & VCC))
-- ladder_fpga_nbr_token_c4_cout = CARRY((ladder_fpga_nbr_token(4) & !ladder_fpga_nbr_token_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(4),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c3_cout,
	combout => ladder_fpga_nbr_token_c4_combout,
	cout => ladder_fpga_nbr_token_c4_cout);

-- Location: FF_X15_Y13_N17
\ladder_fpga_nbr_token_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c4_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(4));

-- Location: LCCOMB_X15_Y13_N18
ladder_fpga_nbr_token_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c5_combout = (ladder_fpga_nbr_token(5) & (!ladder_fpga_nbr_token_c4_cout)) # (!ladder_fpga_nbr_token(5) & ((ladder_fpga_nbr_token_c4_cout) # (GND)))
-- ladder_fpga_nbr_token_c5_cout = CARRY((!ladder_fpga_nbr_token_c4_cout) # (!ladder_fpga_nbr_token(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(5),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c4_cout,
	combout => ladder_fpga_nbr_token_c5_combout,
	cout => ladder_fpga_nbr_token_c5_cout);

-- Location: FF_X15_Y13_N19
\ladder_fpga_nbr_token_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c5_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(5));

-- Location: LCCOMB_X15_Y13_N20
ladder_fpga_nbr_token_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c6_combout = (ladder_fpga_nbr_token(6) & (ladder_fpga_nbr_token_c5_cout $ (GND))) # (!ladder_fpga_nbr_token(6) & (!ladder_fpga_nbr_token_c5_cout & VCC))
-- ladder_fpga_nbr_token_c6_cout = CARRY((ladder_fpga_nbr_token(6) & !ladder_fpga_nbr_token_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(6),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c5_cout,
	combout => ladder_fpga_nbr_token_c6_combout,
	cout => ladder_fpga_nbr_token_c6_cout);

-- Location: FF_X15_Y13_N21
\ladder_fpga_nbr_token_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c6_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(6));

-- Location: LCCOMB_X15_Y13_N24
ladder_fpga_nbr_token_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_token_c8_combout = (ladder_fpga_nbr_token(8) & (ladder_fpga_nbr_token_c7_cout $ (GND))) # (!ladder_fpga_nbr_token(8) & (!ladder_fpga_nbr_token_c7_cout & VCC))
-- ladder_fpga_nbr_token_c8_cout = CARRY((ladder_fpga_nbr_token(8) & !ladder_fpga_nbr_token_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_token(8),
	datad => VCC,
	cin => ladder_fpga_nbr_token_c7_cout,
	combout => ladder_fpga_nbr_token_c8_combout,
	cout => ladder_fpga_nbr_token_c8_cout);

-- Location: FF_X15_Y13_N25
\ladder_fpga_nbr_token_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c8_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(8));

-- Location: FF_X15_Y13_N29
\ladder_fpga_nbr_token_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_nbr_token_c10_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_685,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_token(10));

-- Location: LCCOMB_X14_Y17_N12
\comp_mesure_temperature|temperature2_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_10__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|cnt\(14),
	combout => \comp_mesure_temperature|temperature2_1_0_10__g4\);

-- Location: FF_X14_Y17_N13
\comp_mesure_temperature|temperature2_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_1_0_10__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_10\);

-- Location: LCCOMB_X14_Y17_N14
\ladder_fpga_mux_statusin_3_3_a_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(10) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(10) & (ladder_fpga_mux_status_count_integer(1)))) # (!ladder_fpga_mux_status_count_integer(2) & (((!\comp_mesure_temperature|temperature2_10\) # 
-- (!ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => ladder_fpga_nbr_token(10),
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => \comp_mesure_temperature|temperature2_10\,
	combout => ladder_fpga_mux_statusin_3_3_a(10));

-- Location: LCCOMB_X15_Y14_N0
\ladder_fpga_mux_statusin_3_3_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(10) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(10))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(10) & ((\comp_mesure_temperature|temperature0_10\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(10) & (ladder_fpga_nbr_hold(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(10),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature0_10\,
	datad => ladder_fpga_mux_statusin_3_3_a(10),
	combout => ladder_fpga_mux_statusin_3_3(10));

-- Location: FF_X16_Y14_N17
\ladder_fpga_mux_statusout_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(10),
	asdata => ladder_fpga_mux_statusin_3_3(10),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(10));

-- Location: LCCOMB_X20_Y13_N26
\ladder_fpga_mux_dataout[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[10]~feeder_combout\ = ladder_fpga_mux_statusout(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(10),
	combout => \ladder_fpga_mux_dataout[10]~feeder_combout\);

-- Location: FF_X20_Y13_N27
\ladder_fpga_mux_dataout_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[10]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(10));

-- Location: LCCOMB_X14_Y16_N28
\comp_mesure_temperature|temperature1_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_9__g3\ = (\comp_mesure_temperature|temperature1_9\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_9\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_9__g3\);

-- Location: FF_X14_Y16_N29
\comp_mesure_temperature|temperature1_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_9__g3\,
	asdata => \comp_mesure_temperature|cnt\(12),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_9\);

-- Location: LCCOMB_X17_Y16_N24
\ladder_fpga_mux_statusin_3_4_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(9) = (ladder_fpga_mux_status_count_integer(2) & (ladder_fpga_nbr_test(9))) # (!ladder_fpga_mux_status_count_integer(2) & ((\comp_mesure_temperature|temperature1_9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(9),
	datab => \comp_mesure_temperature|temperature1_9\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(9));

-- Location: LCCOMB_X17_Y16_N2
\ladder_fpga_mux_statusin_3_6_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(9) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(9))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5(9),
	datab => ladder_fpga_mux_statusin_3_4(9),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(9));

-- Location: LCCOMB_X16_Y17_N22
\comp_mesure_temperature|cnt_RNIB0T7_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_9__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|temperature0_1_0_9__g4\);

-- Location: FF_X16_Y17_N23
\comp_mesure_temperature|temperature0_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_9__g4\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_9\);

-- Location: LCCOMB_X16_Y17_N28
\ladder_fpga_mux_statusin_3_3_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(9) = (ladder_fpga_mux_statusin_3_3_a(9) & (!ladder_fpga_mux_status_count_integer(1) & ((\comp_mesure_temperature|temperature0_9\)))) # (!ladder_fpga_mux_statusin_3_3_a(9) & ((ladder_fpga_mux_status_count_integer(1)) # 
-- ((ladder_fpga_nbr_hold(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_3_a(9),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_nbr_hold(9),
	datad => \comp_mesure_temperature|temperature0_9\,
	combout => ladder_fpga_mux_statusin_3_3(9));

-- Location: FF_X17_Y16_N3
\ladder_fpga_mux_statusout_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(9),
	asdata => ladder_fpga_mux_statusin_3_3(9),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(9));

-- Location: LCCOMB_X20_Y13_N12
\ladder_fpga_mux_dataout[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[9]~feeder_combout\ = ladder_fpga_mux_statusout(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(9),
	combout => \ladder_fpga_mux_dataout[9]~feeder_combout\);

-- Location: FF_X20_Y13_N13
\ladder_fpga_mux_dataout_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[9]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(9));

-- Location: LCCOMB_X15_Y16_N26
\ladder_fpga_mux_statusin_3_4_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(8) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(8)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature1_8\,
	datab => ladder_fpga_nbr_test(8),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_4(8));

-- Location: LCCOMB_X15_Y15_N22
\ladder_fpga_mux_statusin_3_5_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(8) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(8)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_8\,
	datab => ladder_fpga_mux_status_count_integer(2),
	datac => ladder_fpga_nbr_abort(8),
	combout => ladder_fpga_mux_statusin_3_5(8));

-- Location: LCCOMB_X14_Y17_N16
\ladder_fpga_mux_statusin_3_6_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(8) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5(8)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_4(8),
	datad => ladder_fpga_mux_statusin_3_5(8),
	combout => ladder_fpga_mux_statusin_3_6(8));

-- Location: FF_X15_Y14_N23
\ladder_fpga_nbr_hold_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c8_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(8));

-- Location: FF_X14_Y17_N1
\comp_mesure_temperature|temperature2_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_1_0_8__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_8\);

-- Location: LCCOMB_X14_Y17_N2
\ladder_fpga_mux_statusin_3_3_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(8) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(8) & (ladder_fpga_mux_status_count_integer(1)))) # (!ladder_fpga_mux_status_count_integer(2) & (((!\comp_mesure_temperature|temperature2_8\) # 
-- (!ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => ladder_fpga_nbr_token(8),
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => \comp_mesure_temperature|temperature2_8\,
	combout => ladder_fpga_mux_statusin_3_3_a(8));

-- Location: LCCOMB_X14_Y17_N4
\ladder_fpga_mux_statusin_3_3_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(8) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(8))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(8) & (\comp_mesure_temperature|temperature0_8\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(8) & ((ladder_fpga_nbr_hold(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_8\,
	datab => ladder_fpga_nbr_hold(8),
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_3_a(8),
	combout => ladder_fpga_mux_statusin_3_3(8));

-- Location: FF_X14_Y17_N17
\ladder_fpga_mux_statusout_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(8),
	asdata => ladder_fpga_mux_statusin_3_3(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(8));

-- Location: LCCOMB_X20_Y13_N14
\ladder_fpga_mux_dataout[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[8]~feeder_combout\ = ladder_fpga_mux_statusout(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(8),
	combout => \ladder_fpga_mux_dataout[8]~feeder_combout\);

-- Location: FF_X20_Y13_N15
\ladder_fpga_mux_dataout_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[8]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(8));

-- Location: LCCOMB_X15_Y15_N24
\comp_mesure_temperature|temperature3_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_7__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_7\,
	combout => \comp_mesure_temperature|temperature3_1_0_7__g3\);

-- Location: FF_X15_Y15_N25
\comp_mesure_temperature|temperature3_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_7__g3\,
	asdata => \comp_mesure_temperature|cnt\(12),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_7\);

-- Location: LCCOMB_X17_Y14_N2
\ladder_fpga_mux_statusin_3_5_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(7) = (ladder_fpga_mux_status_count_integer(2) & (ladder_fpga_nbr_abort(7))) # (!ladder_fpga_mux_status_count_integer(2) & ((\comp_mesure_temperature|temperature3_7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => ladder_fpga_nbr_abort(7),
	datac => \comp_mesure_temperature|temperature3_7\,
	combout => ladder_fpga_mux_statusin_3_5(7));

-- Location: LCCOMB_X14_Y16_N8
\comp_mesure_temperature|temperature1_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_7__g3\ = (\comp_mesure_temperature|temperature1_7\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_7\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_7__g3\);

-- Location: FF_X14_Y16_N9
\comp_mesure_temperature|temperature1_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_7__g3\,
	asdata => \comp_mesure_temperature|cnt\(10),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_7\);

-- Location: LCCOMB_X17_Y14_N28
\ladder_fpga_mux_statusin_3_4_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(7) = (ladder_fpga_mux_status_count_integer(2) & (ladder_fpga_nbr_test(7))) # (!ladder_fpga_mux_status_count_integer(2) & ((\comp_mesure_temperature|temperature1_7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datac => ladder_fpga_nbr_test(7),
	datad => \comp_mesure_temperature|temperature1_7\,
	combout => ladder_fpga_mux_statusin_3_4(7));

-- Location: LCCOMB_X17_Y14_N0
\ladder_fpga_mux_statusin_3_6_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(7) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(7))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_5(7),
	datad => ladder_fpga_mux_statusin_3_4(7),
	combout => ladder_fpga_mux_statusin_3_6(7));

-- Location: LCCOMB_X14_Y17_N24
\comp_mesure_temperature|cnt_RNICKS3_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_7__g4\ = (\comp_mesure_temperature|cnt\(8)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(8),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_7__g4\);

-- Location: FF_X16_Y17_N7
\comp_mesure_temperature|temperature0_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_7__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_7\);

-- Location: LCCOMB_X16_Y17_N6
\ladder_fpga_mux_statusin_3_3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(7) = (ladder_fpga_mux_statusin_3_3_a(7) & (!ladder_fpga_mux_status_count_integer(1) & (\comp_mesure_temperature|temperature0_7\))) # (!ladder_fpga_mux_statusin_3_3_a(7) & ((ladder_fpga_mux_status_count_integer(1)) # 
-- ((ladder_fpga_nbr_hold(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_3_a(7),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature0_7\,
	datad => ladder_fpga_nbr_hold(7),
	combout => ladder_fpga_mux_statusin_3_3(7));

-- Location: FF_X17_Y14_N1
\ladder_fpga_mux_statusout_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(7),
	asdata => ladder_fpga_mux_statusin_3_3(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(7));

-- Location: LCCOMB_X23_Y13_N28
\ladder_fpga_mux_dataout[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[7]~feeder_combout\ = ladder_fpga_mux_statusout(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(7),
	combout => \ladder_fpga_mux_dataout[7]~feeder_combout\);

-- Location: FF_X23_Y13_N29
\ladder_fpga_mux_dataout_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[7]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(7));

-- Location: FF_X15_Y16_N13
\ladder_fpga_nbr_test_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c6_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(6));

-- Location: LCCOMB_X16_Y16_N28
\ladder_fpga_mux_statusin_3_4_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(6) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(6)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature1_6\,
	datab => ladder_fpga_mux_status_count_integer(2),
	datad => ladder_fpga_nbr_test(6),
	combout => ladder_fpga_mux_statusin_3_4(6));

-- Location: LCCOMB_X16_Y16_N10
\ladder_fpga_mux_statusin_3_6_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(6) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(6))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5(6),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_4(6),
	combout => ladder_fpga_mux_statusin_3_6(6));

-- Location: LCCOMB_X14_Y17_N18
\comp_mesure_temperature|cnt_RNIBGS3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_6__g4\ = (\comp_mesure_temperature|cnt\(7)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(7),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_6__g4\);

-- Location: FF_X16_Y17_N9
\comp_mesure_temperature|temperature0_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_6__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_6\);

-- Location: LCCOMB_X16_Y17_N8
\ladder_fpga_mux_statusin_3_3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(6) = (ladder_fpga_mux_statusin_3_3_a(6) & (!ladder_fpga_mux_status_count_integer(1) & (\comp_mesure_temperature|temperature0_6\))) # (!ladder_fpga_mux_statusin_3_3_a(6) & ((ladder_fpga_mux_status_count_integer(1)) # 
-- ((ladder_fpga_nbr_hold(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_3_a(6),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature0_6\,
	datad => ladder_fpga_nbr_hold(6),
	combout => ladder_fpga_mux_statusin_3_3(6));

-- Location: FF_X16_Y16_N11
\ladder_fpga_mux_statusout_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(6),
	asdata => ladder_fpga_mux_statusin_3_3(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(6));

-- Location: LCCOMB_X23_Y13_N22
\ladder_fpga_mux_dataout[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[6]~feeder_combout\ = ladder_fpga_mux_statusout(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(6),
	combout => \ladder_fpga_mux_dataout[6]~feeder_combout\);

-- Location: FF_X23_Y13_N23
\ladder_fpga_mux_dataout_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[6]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(6));

-- Location: LCCOMB_X23_Y13_N0
\ladder_fpga_mux_dataout[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[5]~feeder_combout\ = ladder_fpga_mux_statusout(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusout(5),
	combout => \ladder_fpga_mux_dataout[5]~feeder_combout\);

-- Location: FF_X23_Y13_N1
\ladder_fpga_mux_dataout_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[5]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(5));

-- Location: LCCOMB_X23_Y13_N26
\ladder_fpga_mux_dataout[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[4]~feeder_combout\ = ladder_fpga_mux_statusout(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusout(4),
	combout => \ladder_fpga_mux_dataout[4]~feeder_combout\);

-- Location: FF_X23_Y13_N27
\ladder_fpga_mux_dataout_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[4]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(4));

-- Location: LCCOMB_X15_Y15_N8
\comp_mesure_temperature|temperature3_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_3__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_3\,
	combout => \comp_mesure_temperature|temperature3_1_0_3__g3\);

-- Location: FF_X15_Y15_N9
\comp_mesure_temperature|temperature3_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_3__g3\,
	asdata => \comp_mesure_temperature|cnt\(8),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_3\);

-- Location: FF_X17_Y14_N11
\ladder_fpga_nbr_abort_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_abort_c3_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => G_682,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_abort(3));

-- Location: LCCOMB_X16_Y16_N18
\ladder_fpga_mux_statusin_3_5_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(3) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_abort(3)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature3_3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|temperature3_3\,
	datac => ladder_fpga_nbr_abort(3),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(3));

-- Location: LCCOMB_X16_Y16_N14
\ladder_fpga_mux_statusin_3_6_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(3) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5(3)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(3),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_5(3),
	combout => ladder_fpga_mux_statusin_3_6(3));

-- Location: FF_X15_Y14_N13
\ladder_fpga_nbr_hold_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c3_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(3));

-- Location: LCCOMB_X16_Y16_N12
\ladder_fpga_mux_statusin_3_3_a_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(3) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & ((!ladder_fpga_nbr_token(3)))) # (!ladder_fpga_mux_status_count_integer(2) & (!\comp_mesure_temperature|temperature2_3\)))) # 
-- (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature2_3\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_nbr_token(3),
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_3_a(3));

-- Location: LCCOMB_X16_Y16_N30
\ladder_fpga_mux_statusin_3_3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(3) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(3))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(3) & (\comp_mesure_temperature|temperature0_3\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(3) & ((ladder_fpga_nbr_hold(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_3\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_nbr_hold(3),
	datad => ladder_fpga_mux_statusin_3_3_a(3),
	combout => ladder_fpga_mux_statusin_3_3(3));

-- Location: FF_X16_Y16_N15
\ladder_fpga_mux_statusout_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(3),
	asdata => ladder_fpga_mux_statusin_3_3(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(3));

-- Location: LCCOMB_X23_Y13_N12
\ladder_fpga_mux_dataout[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[3]~feeder_combout\ = ladder_fpga_mux_statusout(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(3),
	combout => \ladder_fpga_mux_dataout[3]~feeder_combout\);

-- Location: FF_X23_Y13_N13
\ladder_fpga_mux_dataout_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[3]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(3));

-- Location: LCCOMB_X23_Y13_N30
\ladder_fpga_mux_dataout[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[2]~feeder_combout\ = ladder_fpga_mux_statusout(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusout(2),
	combout => \ladder_fpga_mux_dataout[2]~feeder_combout\);

-- Location: FF_X23_Y13_N31
\ladder_fpga_mux_dataout_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[2]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(2));

-- Location: LCCOMB_X15_Y15_N4
\comp_mesure_temperature|temperature3_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_1__g3\ = (\comp_mesure_temperature|state_ns_o2\(12)) # (\comp_mesure_temperature|temperature3_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_o2\(12),
	datac => \comp_mesure_temperature|temperature3_1\,
	combout => \comp_mesure_temperature|temperature3_1_0_1__g3\);

-- Location: FF_X15_Y15_N5
\comp_mesure_temperature|temperature3_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_1__g3\,
	asdata => \comp_mesure_temperature|cnt\(6),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_1\);

-- Location: LCCOMB_X16_Y14_N24
\ladder_fpga_mux_statusin_3_5_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(1) = (ladder_fpga_mux_status_count_integer(2) & (ladder_fpga_nbr_abort(1))) # (!ladder_fpga_mux_status_count_integer(2) & ((\comp_mesure_temperature|temperature3_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_abort(1),
	datac => \comp_mesure_temperature|temperature3_1\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_5(1));

-- Location: LCCOMB_X16_Y14_N14
\ladder_fpga_mux_statusin_3_6_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(1) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5(1)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(1),
	datab => ladder_fpga_mux_statusin_3_5(1),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(1));

-- Location: LCCOMB_X14_Y17_N28
\comp_mesure_temperature|cnt_RNI98S3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_4__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|cnt\(5),
	combout => \comp_mesure_temperature|temperature0_1_0_4__g4\);

-- Location: FF_X14_Y17_N29
\comp_mesure_temperature|temperature2_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_4__g4\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_1\);

-- Location: LCCOMB_X16_Y14_N26
\ladder_fpga_mux_statusin_3_3_a_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(1) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(1))) # (!ladder_fpga_mux_status_count_integer(2) & ((!\comp_mesure_temperature|temperature2_1\))))) # 
-- (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(1),
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature2_1\,
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => ladder_fpga_mux_statusin_3_3_a(1));

-- Location: LCCOMB_X16_Y14_N4
\ladder_fpga_mux_statusin_3_3_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(1) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(1))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(1) & (\comp_mesure_temperature|temperature0_1\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(1) & ((ladder_fpga_nbr_hold(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_1\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_mux_statusin_3_3_a(1),
	datad => ladder_fpga_nbr_hold(1),
	combout => ladder_fpga_mux_statusin_3_3(1));

-- Location: FF_X16_Y14_N15
\ladder_fpga_mux_statusout_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(1),
	asdata => ladder_fpga_mux_statusin_3_3(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(1));

-- Location: LCCOMB_X23_Y13_N24
\ladder_fpga_mux_dataout[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[1]~feeder_combout\ = ladder_fpga_mux_statusout(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(1),
	combout => \ladder_fpga_mux_dataout[1]~feeder_combout\);

-- Location: FF_X23_Y13_N25
\ladder_fpga_mux_dataout_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[1]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(1));

-- Location: LCCOMB_X14_Y16_N24
\comp_mesure_temperature|temperature1_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_0__g3\ = (\comp_mesure_temperature|temperature1_0\) # (!\comp_mesure_temperature|state_ns_i_a5_0_1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|temperature1_0\,
	datad => \comp_mesure_temperature|state_ns_i_a5_0_1\(8),
	combout => \comp_mesure_temperature|temperature1_1_0_0__g3\);

-- Location: FF_X14_Y16_N25
\comp_mesure_temperature|temperature1_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_0__g3\,
	asdata => \comp_mesure_temperature|cnt\(3),
	sload => \comp_mesure_temperature|ALT_INV_sTemp_in\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_e_x\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_0\);

-- Location: LCCOMB_X15_Y16_N28
\ladder_fpga_mux_statusin_3_4_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(0) = (ladder_fpga_mux_status_count_integer(2) & ((ladder_fpga_nbr_test(0)))) # (!ladder_fpga_mux_status_count_integer(2) & (\comp_mesure_temperature|temperature1_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(2),
	datab => \comp_mesure_temperature|temperature1_0\,
	datad => ladder_fpga_nbr_test(0),
	combout => ladder_fpga_mux_statusin_3_4(0));

-- Location: LCCOMB_X16_Y16_N24
\ladder_fpga_mux_statusin_3_6_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(0) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5(0))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5(0),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_4(0),
	combout => ladder_fpga_mux_statusin_3_6(0));

-- Location: FF_X12_Y17_N23
\comp_mesure_temperature|cnt_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c4_combout\,
	clrn => \G_643~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(4));

-- Location: LCCOMB_X15_Y17_N20
\comp_mesure_temperature|cnt_RNI84S3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_3__g4\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|cnt\(4),
	combout => \comp_mesure_temperature|temperature0_1_0_3__g4\);

-- Location: FF_X16_Y17_N19
\comp_mesure_temperature|temperature2_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_3__g4\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_x_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_0\);

-- Location: LCCOMB_X16_Y17_N18
\ladder_fpga_mux_statusin_3_3_a_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(0) = (ladder_fpga_mux_status_count_integer(2) & (!ladder_fpga_nbr_token(0) & ((ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_status_count_integer(2) & (((!ladder_fpga_mux_status_count_integer(1)) # 
-- (!\comp_mesure_temperature|temperature2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_token(0),
	datab => ladder_fpga_mux_status_count_integer(2),
	datac => \comp_mesure_temperature|temperature2_0\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3_a(0));

-- Location: FF_X15_Y14_N7
\ladder_fpga_nbr_hold_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c0_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(0));

-- Location: LCCOMB_X15_Y14_N2
\ladder_fpga_mux_statusin_3_3_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(0) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(0))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(0) & (\comp_mesure_temperature|temperature0_0\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(0) & ((ladder_fpga_nbr_hold(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_0\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_mux_statusin_3_3_a(0),
	datad => ladder_fpga_nbr_hold(0),
	combout => ladder_fpga_mux_statusin_3_3(0));

-- Location: FF_X16_Y16_N25
\ladder_fpga_mux_statusout_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(0),
	asdata => ladder_fpga_mux_statusin_3_3(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(0));

-- Location: LCCOMB_X23_Y13_N18
\ladder_fpga_mux_dataout[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[0]~feeder_combout\ = ladder_fpga_mux_statusout(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_statusout(0),
	combout => \ladder_fpga_mux_dataout[0]~feeder_combout\);

-- Location: FF_X23_Y13_N19
\ladder_fpga_mux_dataout_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[0]~feeder_combout\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(0));

-- Location: CLKCTRL_G2
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y15_N6
\ladder_fpga_level_shifter_dac_state_i_0_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1379_i_0_g0 = (!\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\) # (!ladder_fpga_level_shifter_dac_state_ip(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(0),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\,
	combout => N_1379_i_0_g0);

-- Location: LCCOMB_X19_Y15_N4
\ladder_fpga_level_shifter_dac_state_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\ = (\ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1\ & (level_shifter_dac_load_indice_i_0(1) & (level_shifter_dac_load_indice_i_0(0) & level_shifter_dac_load_indice_i_0(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0_1\,
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => level_shifter_dac_load_indice_i_0(0),
	datad => level_shifter_dac_load_indice_i_0(3),
	combout => \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\);

-- Location: FF_X19_Y15_N5
\ladder_fpga_level_shifter_dac_state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\,
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(4));

-- Location: LCCOMB_X20_Y15_N26
level_shifter_dac_load_indice_c1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_c1 = (((ladder_fpga_level_shifter_dac_state_ip(4)) # (!level_shifter_dac_load_indice_i_0(1))) # (!ladder_fpga_level_shifter_dac_state_i_0(6))) # (!level_shifter_dac_load_indice_i_0(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(0),
	datab => ladder_fpga_level_shifter_dac_state_i_0(6),
	datac => ladder_fpga_level_shifter_dac_state_ip(4),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => level_shifter_dac_load_indice_c1);

-- Location: LCCOMB_X20_Y15_N28
un1_ladder_fpga_level_shifter_dac_state_1_i_a2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_level_shifter_dac_state_1_i_a2 = (!ladder_fpga_level_shifter_dac_state_ip(4) & ladder_fpga_level_shifter_dac_state_i_0(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_level_shifter_dac_state_ip(4),
	datac => ladder_fpga_level_shifter_dac_state_i_0(6),
	combout => un1_ladder_fpga_level_shifter_dac_state_1_i_a2);

-- Location: LCCOMB_X20_Y15_N30
un1_ladder_fpga_level_shifter_dac_state_4_0_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_level_shifter_dac_state_4_0 = (un1_ladder_fpga_level_shifter_dac_state_1_i_a2 & ((ladder_fpga_level_shifter_dac_state_ns_i_a2(1)) # ((!ladder_fpga_level_shifter_dac_state_ip(2) & !ladder_fpga_level_shifter_dac_state_ip(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(2),
	datab => un1_ladder_fpga_level_shifter_dac_state_1_i_a2,
	datac => ladder_fpga_level_shifter_dac_state_ns_i_a2(1),
	datad => ladder_fpga_level_shifter_dac_state_ip(5),
	combout => un1_ladder_fpga_level_shifter_dac_state_4_0);

-- Location: LCCOMB_X19_Y15_N28
\level_shifter_dac_load_indice_i_0_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n3_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice_i_0(3) $ (((level_shifter_dac_load_indice_i_0(2) & !level_shifter_dac_load_indice_c1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datab => level_shifter_dac_load_indice_c1,
	datac => level_shifter_dac_load_indice_i_0(3),
	datad => un1_ladder_fpga_level_shifter_dac_state_4_0,
	combout => level_shifter_dac_load_indice_n3_i_i_0_g0);

-- Location: FF_X19_Y15_N29
\level_shifter_dac_load_indice_i_0_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n3_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice_i_0(3));

-- Location: LCCOMB_X20_Y15_N8
\ladder_fpga_level_shifter_dac_state_ns_i_a2_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_ns_i_a2(1) = (level_shifter_dac_load_indice_i_0(2) & (level_shifter_dac_load_indice_i_0(1) & (level_shifter_dac_load_indice_i_0(0) & level_shifter_dac_load_indice_i_0(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => level_shifter_dac_load_indice_i_0(0),
	datad => level_shifter_dac_load_indice_i_0(3),
	combout => ladder_fpga_level_shifter_dac_state_ns_i_a2(1));

-- Location: LCCOMB_X19_Y15_N16
\level_shifter_dac_load_indice_i_0_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n0_i_i_0_g0 = (level_shifter_dac_load_indice_i_0(0) & (((!un1_ladder_fpga_level_shifter_dac_state_1_i_a2)))) # (!level_shifter_dac_load_indice_i_0(0) & (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\ & 
-- (!ladder_fpga_level_shifter_dac_state_ns_i_a2(1) & un1_ladder_fpga_level_shifter_dac_state_1_i_a2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\,
	datab => ladder_fpga_level_shifter_dac_state_ns_i_a2(1),
	datac => level_shifter_dac_load_indice_i_0(0),
	datad => un1_ladder_fpga_level_shifter_dac_state_1_i_a2,
	combout => level_shifter_dac_load_indice_n0_i_i_0_g0);

-- Location: FF_X19_Y15_N17
\level_shifter_dac_load_indice_i_0_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n0_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice_i_0(0));

-- Location: LCCOMB_X19_Y15_N24
\level_shifter_dac_load_indice_i_0_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n1_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice_i_0(1) $ (((level_shifter_dac_load_indice_i_0(0) & un1_ladder_fpga_level_shifter_dac_state_1_i_a2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => un1_ladder_fpga_level_shifter_dac_state_4_0,
	datab => level_shifter_dac_load_indice_i_0(0),
	datac => level_shifter_dac_load_indice_i_0(1),
	datad => un1_ladder_fpga_level_shifter_dac_state_1_i_a2,
	combout => level_shifter_dac_load_indice_n1_i_i_0_g0);

-- Location: FF_X19_Y15_N25
\level_shifter_dac_load_indice_i_0_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n1_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice_i_0(1));

-- Location: LCCOMB_X20_Y15_N16
\ladder_fpga_level_shifter_dac_state_RNO_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a\ = (((!level_shifter_dac_load_indice_i_0(3)) # (!level_shifter_dac_load_indice_i_0(0))) # (!level_shifter_dac_load_indice_i_0(1))) # (!level_shifter_dac_load_indice_i_0(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => level_shifter_dac_load_indice_i_0(0),
	datad => level_shifter_dac_load_indice_i_0(3),
	combout => \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a\);

-- Location: LCCOMB_X19_Y15_N18
\ladder_fpga_level_shifter_dac_state_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\ = (ladder_fpga_level_shifter_dac_state_ip(2) & (((\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\ & ladder_fpga_level_shifter_dac_state_ip(1))) # 
-- (!\ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a\))) # (!ladder_fpga_level_shifter_dac_state_ip(2) & (\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\ & (ladder_fpga_level_shifter_dac_state_ip(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(2),
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\,
	datac => ladder_fpga_level_shifter_dac_state_ip(1),
	datad => \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0_a\,
	combout => \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\);

-- Location: FF_X19_Y15_N19
\ladder_fpga_level_shifter_dac_state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\,
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(1));

-- Location: LCCOMB_X19_Y15_N10
\ladder_fpga_level_shifter_dac_state_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1389_i_0_g0 = (!\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\ & ((ladder_fpga_level_shifter_dac_state_ip(1)) # (ladder_fpga_level_shifter_dac_state_ip(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(1),
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load\,
	datac => ladder_fpga_level_shifter_dac_state_ip(0),
	combout => N_1389_i_0_g0);

-- Location: FF_X19_Y15_N11
\ladder_fpga_level_shifter_dac_state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_1389_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(0));

-- Location: FF_X19_Y15_N21
\ladder_fpga_level_shifter_dac_state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => ladder_fpga_level_shifter_dac_state_ip(4),
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(3));

-- Location: LCCOMB_X19_Y15_N20
ladder_fpga_level_shifter_dac_state_319_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_319 = (ladder_fpga_level_shifter_dac_state_ip(5)) # ((ladder_fpga_level_shifter_dac_state_ip(4)) # ((ladder_fpga_level_shifter_dac_state_ip(3)) # (!ladder_fpga_level_shifter_dac_state_i_0(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(5),
	datab => ladder_fpga_level_shifter_dac_state_ip(4),
	datac => ladder_fpga_level_shifter_dac_state_ip(3),
	datad => ladder_fpga_level_shifter_dac_state_i_0(6),
	combout => ladder_fpga_level_shifter_dac_state_319);

-- Location: LCCOMB_X19_Y15_N2
ladder_fpga_level_shifter_dac_state_illegal_a_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_illegal_a = (ladder_fpga_level_shifter_dac_state_ip(2) & (!ladder_fpga_level_shifter_dac_state_ip(1) & (!ladder_fpga_level_shifter_dac_state_ip(0) & !ladder_fpga_level_shifter_dac_state_319))) # 
-- (!ladder_fpga_level_shifter_dac_state_ip(2) & ((ladder_fpga_level_shifter_dac_state_ip(1) & (!ladder_fpga_level_shifter_dac_state_ip(0) & !ladder_fpga_level_shifter_dac_state_319)) # (!ladder_fpga_level_shifter_dac_state_ip(1) & 
-- (ladder_fpga_level_shifter_dac_state_ip(0) $ (ladder_fpga_level_shifter_dac_state_319)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(2),
	datab => ladder_fpga_level_shifter_dac_state_ip(1),
	datac => ladder_fpga_level_shifter_dac_state_ip(0),
	datad => ladder_fpga_level_shifter_dac_state_319,
	combout => ladder_fpga_level_shifter_dac_state_illegal_a);

-- Location: LCCOMB_X19_Y15_N30
ladder_fpga_level_shifter_dac_state_illegal_1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_illegal_1 = (ladder_fpga_level_shifter_dac_state_ip(3) & ((ladder_fpga_level_shifter_dac_state_ip(4)) # ((ladder_fpga_level_shifter_dac_state_ip(5)) # (!ladder_fpga_level_shifter_dac_state_i_0(6))))) # 
-- (!ladder_fpga_level_shifter_dac_state_ip(3) & ((ladder_fpga_level_shifter_dac_state_ip(4) & ((ladder_fpga_level_shifter_dac_state_ip(5)) # (!ladder_fpga_level_shifter_dac_state_i_0(6)))) # (!ladder_fpga_level_shifter_dac_state_ip(4) & 
-- (ladder_fpga_level_shifter_dac_state_ip(5) & !ladder_fpga_level_shifter_dac_state_i_0(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(3),
	datab => ladder_fpga_level_shifter_dac_state_ip(4),
	datac => ladder_fpga_level_shifter_dac_state_ip(5),
	datad => ladder_fpga_level_shifter_dac_state_i_0(6),
	combout => ladder_fpga_level_shifter_dac_state_illegal_1);

-- Location: LCCOMB_X19_Y15_N8
ladder_fpga_level_shifter_dac_state_illegal_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1322_ip = (ladder_fpga_level_shifter_dac_state_illegal_1) # (!ladder_fpga_level_shifter_dac_state_illegal_a)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_level_shifter_dac_state_illegal_a,
	datac => ladder_fpga_level_shifter_dac_state_illegal_1,
	combout => N_1322_ip);

-- Location: FF_X19_Y15_N9
ladder_fpga_level_shifter_dac_state_illegalpipe1_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_1322_ip,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_illegalpipe1);

-- Location: FF_X19_Y15_N1
ladder_fpga_level_shifter_dac_state_illegalpipe2_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => ladder_fpga_level_shifter_dac_state_illegalpipe1,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_illegalpipe2);

-- Location: LCCOMB_X19_Y15_N0
ladder_fpga_level_shifter_dac_state_329_i_a2_i_x : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i = (!ladder_fpga_level_shifter_dac_state_illegalpipe2 & reset_n_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_level_shifter_dac_state_illegalpipe2,
	datad => reset_n_c,
	combout => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i);

-- Location: FF_X19_Y15_N7
\ladder_fpga_level_shifter_dac_state_i_0_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_1379_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_i_0(6));

-- Location: LCCOMB_X19_Y15_N22
\ladder_fpga_level_shifter_dac_state_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1381_i_0_g0 = ((ladder_fpga_level_shifter_dac_state_ip(5) & !ladder_fpga_level_shifter_dac_state_ns_i_a2(1))) # (!ladder_fpga_level_shifter_dac_state_i_0(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_level_shifter_dac_state_i_0(6),
	datac => ladder_fpga_level_shifter_dac_state_ip(5),
	datad => ladder_fpga_level_shifter_dac_state_ns_i_a2(1),
	combout => N_1381_i_0_g0);

-- Location: FF_X19_Y15_N23
\ladder_fpga_level_shifter_dac_state_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_1381_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(5));

-- Location: LCCOMB_X20_Y15_N24
\ladder_fpga_level_shifter_dac_state_RNIHEGV_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\ = (ladder_fpga_level_shifter_dac_state_ip(2)) # (ladder_fpga_level_shifter_dac_state_ip(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(2),
	datab => ladder_fpga_level_shifter_dac_state_ip(5),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\);

-- Location: FF_X20_Y15_N25
level_shifter_dac_sck_en_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_level_shifter_dac_state_i_0(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_sck_en);

-- Location: LCCOMB_X20_Y15_N18
level_shifter_dac_sck_x_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_sck_x = (GLOBAL(\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\) & level_shifter_dac_sck_en)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	datad => level_shifter_dac_sck_en,
	combout => level_shifter_dac_sck_x);

-- Location: LCCOMB_X21_Y19_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(11) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(11));

-- Location: LCCOMB_X21_Y19_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(13) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(13));

-- Location: LCCOMB_X22_Y15_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y15_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\);

-- Location: LCCOMB_X21_Y19_N28
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(15) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(15));

-- Location: FF_X22_Y16_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(17) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(17));

-- Location: FF_X22_Y15_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\);

-- Location: LCCOMB_X23_Y17_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\(19) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\(19));

-- Location: FF_X23_Y17_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\(19),
	asdata => ladder_fpga_sc_tdi_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\);

-- Location: LCCOMB_X23_Y16_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\);

-- Location: FF_X23_Y16_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\);

-- Location: LCCOMB_X24_Y16_N6
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y16_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\);

-- Location: FF_X24_Y16_N7
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\);

-- Location: LCCOMB_X23_Y16_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(17),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\);

-- Location: FF_X22_Y16_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y16_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\);

-- Location: FF_X24_Y16_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(15),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\);

-- Location: LCCOMB_X22_Y19_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y19_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\);

-- Location: FF_X21_Y16_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\);

-- Location: LCCOMB_X22_Y19_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y19_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(13),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\);

-- Location: FF_X21_Y16_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\);

-- Location: LCCOMB_X21_Y19_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y19_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0\);

-- Location: FF_X21_Y19_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(11),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\);

-- Location: FF_X22_Y16_N7
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N28
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y16_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\);

-- Location: LCCOMB_X22_Y16_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N1
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\);

-- Location: FF_X22_Y15_N1
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(2));

-- Location: LCCOMB_X22_Y15_N0
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\ = (!level_shifter_dac_load_indice_i_0(1) & ((level_shifter_dac_load_indice_i_0(0) & ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(2)))) # 
-- (!level_shifter_dac_load_indice_i_0(0) & (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(3),
	datab => level_shifter_dac_load_indice_i_0(0),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(2),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\);

-- Location: FF_X22_Y15_N17
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(6));

-- Location: LCCOMB_X22_Y15_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_RNIIGVJ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\);

-- Location: FF_X22_Y15_N19
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(7));

-- Location: LCCOMB_X22_Y15_N16
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\ = (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ & (!level_shifter_dac_load_indice_i_0(1) & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(7))))) # 
-- (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ & ((level_shifter_dac_load_indice_i_0(1)) # ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\,
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(6),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(7),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\);

-- Location: LCCOMB_X20_Y15_N14
level_shifter_dac_sdi_RNO_2 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a\ = (level_shifter_dac_load_indice_i_0(2) & (level_shifter_dac_load_indice_i_0(3) & (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\))) # 
-- (!level_shifter_dac_load_indice_i_0(2) & (((!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\)) # (!level_shifter_dac_load_indice_i_0(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datab => level_shifter_dac_load_indice_i_0(3),
	datac => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\,
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a\);

-- Location: FF_X22_Y15_N9
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(10));

-- Location: LCCOMB_X22_Y15_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_RNIIGVJ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\);

-- Location: FF_X22_Y15_N11
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(11));

-- Location: LCCOMB_X22_Y15_N8
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\ = (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ & (!level_shifter_dac_load_indice_i_0(1) & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(11))))) # 
-- (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ & ((level_shifter_dac_load_indice_i_0(1)) # ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\,
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(10),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\(11),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\);

-- Location: LCCOMB_X20_Y15_N0
level_shifter_dac_sdi_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4\ = (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a\ & (!level_shifter_dac_load_indice_i_0(0) & ((!level_shifter_dac_load_indice_i_0(3))))) # 
-- (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a\ & (((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\) # (level_shifter_dac_load_indice_i_0(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(0),
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a\,
	datac => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\,
	datad => level_shifter_dac_load_indice_i_0(3),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4\);

-- Location: LCCOMB_X21_Y15_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y15_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\);

-- Location: LCCOMB_X21_Y15_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_RNIICHD\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\);

-- Location: FF_X21_Y15_N3
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(10));

-- Location: FF_X21_Y15_N13
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|level_shifter_dac_load~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(11));

-- Location: LCCOMB_X21_Y15_N12
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9\ = (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a\ & (((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(11)) # (level_shifter_dac_load_indice_i_0(1))))) # 
-- (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a\ & (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(10) & ((!level_shifter_dac_load_indice_i_0(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a\,
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\(10),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(11),
	datad => level_shifter_dac_load_indice_i_0(1),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9\);

-- Location: LCCOMB_X20_Y15_N20
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\ = (level_shifter_dac_load_indice_i_0(2) & (((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9\)))) # (!level_shifter_dac_load_indice_i_0(2) & 
-- (level_shifter_dac_load_indice_i_0(1) $ ((!level_shifter_dac_load_indice_i_0(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice_i_0(2),
	datab => level_shifter_dac_load_indice_i_0(1),
	datac => level_shifter_dac_load_indice_i_0(0),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\);

-- Location: LCCOMB_X20_Y15_N22
level_shifter_dac_sdi_RNO_1 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0\ = (level_shifter_dac_load_indice_i_0(3) & (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\)) # (!level_shifter_dac_load_indice_i_0(3) & 
-- ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\,
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\,
	datad => level_shifter_dac_load_indice_i_0(3),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0\);

-- Location: LCCOMB_X19_Y15_N14
\ladder_fpga_level_shifter_dac_state_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1386_i_0_g0 = (ladder_fpga_level_shifter_dac_state_ip(3)) # ((!ladder_fpga_level_shifter_dac_state_ns_i_a2(1) & ladder_fpga_level_shifter_dac_state_ip(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(3),
	datab => ladder_fpga_level_shifter_dac_state_ns_i_a2(1),
	datac => ladder_fpga_level_shifter_dac_state_ip(2),
	combout => N_1386_i_0_g0);

-- Location: FF_X19_Y15_N15
\ladder_fpga_level_shifter_dac_state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_1386_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(2));

-- Location: LCCOMB_X20_Y15_N12
level_shifter_dac_sdi_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i\ = (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\ & ((ladder_fpga_level_shifter_dac_state_ip(2) & 
-- (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4\)) # (!ladder_fpga_level_shifter_dac_state_ip(2) & ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\,
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4\,
	datac => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0\,
	datad => ladder_fpga_level_shifter_dac_state_ip(2),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i\);

-- Location: FF_X20_Y15_N13
level_shifter_dac_sdi_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\,
	d => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_sdiz);

-- Location: LCCOMB_X19_Y15_N26
level_shifter_dac_ld_cs_n_i_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- N_1410_i_0_g0 = (!ladder_fpga_level_shifter_dac_state_ip(0) & (!ladder_fpga_level_shifter_dac_state_ip(4) & !ladder_fpga_level_shifter_dac_state_ip(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(0),
	datab => ladder_fpga_level_shifter_dac_state_ip(4),
	datac => ladder_fpga_level_shifter_dac_state_ip(1),
	combout => N_1410_i_0_g0);

-- Location: FF_X19_Y15_N27
level_shifter_dac_ld_cs_n_i_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_1410_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_ld_cs_n_i);

-- Location: LCCOMB_X19_Y20_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1_RNIHLP01\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|NN_1\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_sqmuxa_i_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|NN_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\);

-- Location: FF_X19_Y20_N17
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|NN_1\);

-- Location: LCCOMB_X19_Y20_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_RNID39B1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|NN_1\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|NN_1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\);

-- Location: FF_X24_Y15_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\);

-- Location: FF_X23_Y20_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\);

-- Location: LCCOMB_X24_Y20_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\);

-- Location: LCCOMB_X24_Y16_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y17_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\);

-- Location: FF_X24_Y16_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\);

-- Location: LCCOMB_X24_Y20_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y20_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0\);

-- Location: FF_X24_Y20_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\);

-- Location: LCCOMB_X24_Y20_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y20_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y16_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y20_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\);

-- Location: FF_X24_Y16_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\);

-- Location: LCCOMB_X23_Y20_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y20_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\);

-- Location: LCCOMB_X22_Y17_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y17_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y17_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y17_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\);

-- Location: LCCOMB_X24_Y15_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y15_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\);

-- Location: LCCOMB_X24_Y15_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\);

-- Location: FF_X24_Y15_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\);

-- Location: LCCOMB_X24_Y15_N30
un6_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un6_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\,
	combout => un6_roboclock_adc_phase_in);

-- Location: LCCOMB_X19_Y16_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\);

-- Location: FF_X19_Y16_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\);

-- Location: LCCOMB_X24_Y15_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y15_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\);

-- Location: FF_X23_Y16_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\);

-- Location: FF_X24_Y15_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\);

-- Location: LCCOMB_X24_Y15_N2
un17_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un17_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\,
	combout => un17_roboclock_adc_phase_in);

-- Location: FF_X24_Y15_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\);

-- Location: LCCOMB_X24_Y15_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y15_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y17_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y17_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\);

-- Location: LCCOMB_X24_Y15_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y15_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\);

-- Location: LCCOMB_X24_Y15_N6
un28_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un28_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\,
	combout => un28_roboclock_adc_phase_in);

-- Location: FF_X24_Y15_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y17_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y17_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\);

-- Location: FF_X23_Y16_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y17_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y17_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\);

-- Location: LCCOMB_X24_Y15_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y15_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\);

-- Location: LCCOMB_X24_Y15_N10
un39_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un39_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\ & \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => un39_roboclock_adc_phase_in);

-- Location: FF_X24_Y17_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\);

-- Location: LCCOMB_X24_Y17_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y17_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y18_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y18_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\);

-- Location: FF_X24_Y17_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\);

-- Location: LCCOMB_X24_Y17_N26
un50_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un50_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\,
	combout => un50_roboclock_adc_phase_in);

-- Location: FF_X24_Y17_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y18_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y18_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\);

-- Location: LCCOMB_X24_Y17_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y17_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y17_N6
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y17_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\);

-- Location: LCCOMB_X24_Y17_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y17_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\);

-- Location: LCCOMB_X24_Y17_N14
un61_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un61_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\,
	combout => un61_roboclock_adc_phase_in);

-- Location: FF_X24_Y17_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\);

-- Location: LCCOMB_X24_Y17_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y17_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\);

-- Location: LCCOMB_X24_Y17_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y17_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\);

-- Location: LCCOMB_X24_Y17_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y17_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\);

-- Location: LCCOMB_X24_Y17_N10
un72_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un72_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\,
	combout => un72_roboclock_adc_phase_in);

-- Location: FF_X23_Y20_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\);

-- Location: LCCOMB_X24_Y17_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y17_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\);

-- Location: LCCOMB_X22_Y20_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y20_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y20_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y20_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\);

-- Location: LCCOMB_X23_Y20_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y20_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\);

-- Location: LCCOMB_X23_Y20_N26
un83_roboclock_adc_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un83_roboclock_adc_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\,
	combout => un83_roboclock_adc_phase_in);

-- Location: FF_X23_Y20_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\);

-- Location: LCCOMB_X23_Y17_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\);

-- Location: FF_X23_Y17_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\,
	asdata => ladder_fpga_sc_tdi_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\);

-- Location: FF_X23_Y20_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\);

-- Location: LCCOMB_X24_Y16_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y16_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\);

-- Location: LCCOMB_X23_Y20_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\);

-- Location: FF_X23_Y20_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\);

-- Location: LCCOMB_X23_Y20_N6
un8_roboclock_horloge40_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un8_roboclock_horloge40_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\,
	combout => un8_roboclock_horloge40_phase_in);

-- Location: FF_X24_Y15_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\);

-- Location: LCCOMB_X23_Y17_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y20_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y20_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\);

-- Location: LCCOMB_X24_Y15_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y15_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y16_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y16_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\);

-- Location: FF_X24_Y15_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\);

-- Location: LCCOMB_X24_Y15_N14
un19_roboclock_horloge40_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un19_roboclock_horloge40_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\ & \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => un19_roboclock_horloge40_phase_in);

-- Location: LCCOMB_X23_Y17_N14
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\);

-- Location: FF_X24_Y15_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_0\);

-- Location: FF_X23_Y17_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\);

-- Location: FF_X24_Y17_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_664\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\);

-- Location: LCCOMB_X24_Y17_N22
un30_roboclock_horloge40_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un30_roboclock_horloge40_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\,
	combout => un30_roboclock_horloge40_phase_in);

-- Location: LCCOMB_X23_Y20_N10
un41_roboclock_horloge40_phase_in_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un41_roboclock_horloge40_phase_in = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\,
	combout => un41_roboclock_horloge40_phase_in);

-- Location: LCCOMB_X14_Y15_N4
\comp_mesure_temperature|state_RNO_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_2__g0_0_a3\ = (\comp_mesure_temperature|state\(10) & (\comp_mesure_temperature|state_ns_o2\(2) & (!\comp_mesure_temperature|state_ns_o2_0\(2) & !\comp_mesure_temperature|state_ns_o2_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(10),
	datab => \comp_mesure_temperature|state_ns_o2\(2),
	datac => \comp_mesure_temperature|state_ns_o2_0\(2),
	datad => \comp_mesure_temperature|state_ns_o2_1\(2),
	combout => \comp_mesure_temperature|state_ns_0_2__g0_0_a3\);

-- Location: LCCOMB_X14_Y15_N24
\comp_mesure_temperature|state_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_2__g0_0\ = (\comp_mesure_temperature|state_ns_0_2__g0_0_a3\) # ((\comp_mesure_temperature|state\(11) & \comp_mesure_temperature|state_ns_0_2__g2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(11),
	datab => \comp_mesure_temperature|state_ns_0_2__g0_0_a3\,
	datad => \comp_mesure_temperature|state_ns_0_2__g2\,
	combout => \comp_mesure_temperature|state_ns_0_2__g0_0\);

-- Location: FF_X14_Y15_N25
\comp_mesure_temperature|state_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_0_2__g0_0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(10));

-- Location: LCCOMB_X12_Y15_N24
\comp_mesure_temperature|temperature_out_e_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_504_i_0_g0\ = (\comp_mesure_temperature|state\(10)) # (!\comp_mesure_temperature|state_i\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|state_i\(12),
	datad => \comp_mesure_temperature|state\(10),
	combout => \comp_mesure_temperature|N_504_i_0_g0\);

-- Location: FF_X12_Y15_N25
\comp_mesure_temperature|temperature_out_e_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_504_i_0_g0\,
	clrn => \G_643~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature_out_e\);

-- Location: CRCBLOCK_X1_Y15_N1
comp_cycloneiii_crcblock : cycloneiii_crcblock
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	shiftnld => GND,
	crcerror => \comp_cycloneiii_crcblock~crcerror\);

-- Location: LCCOMB_X22_Y14_N16
\n_bytes_RNI0OF11_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\ = (acquire_state_ip(6)) # ((acquire_state_ip(1) & (n_bytes(1) $ (!n_bytes(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datab => n_bytes(0),
	datac => acquire_state_ip(6),
	datad => acquire_state_ip(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\);

-- Location: LCCOMB_X26_Y9_N8
shiftreg_clr_i_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- shiftreg_clr_0_0_g2 = (!ladder_fpga_adc_bit_count_cs_integer_i(0)) # (!ladder_fpga_adc_bit_count_cs_integer_i(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_i(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(0),
	combout => shiftreg_clr_0_0_g2);

-- Location: LCCOMB_X19_Y10_N26
proc_ladder_fpga_adc_cs_shiftreg_clr2_2_0_a2_0_a2 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a2\ = (ladder_fpga_adc_bit_count_cs_integer_i(3) & ladder_fpga_adc_bit_count_cs_integer_i(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_adc_bit_count_cs_integer_i(3),
	datad => ladder_fpga_adc_bit_count_cs_integer_i(2),
	combout => \proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a2\);

-- Location: FF_X26_Y9_N9
shiftreg_clr_i_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => shiftreg_clr_0_0_g2,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => shiftreg_clr_i);

-- Location: LCCOMB_X20_Y9_N18
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: LCCOMB_X19_Y10_N20
ladder_fpga_usb_wr_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- N_82_i_0_g0_0_x = (spare_switch_c & !usb_ready_n_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => spare_switch_c,
	datac => usb_ready_n_c,
	combout => N_82_i_0_g0_0_x);

-- Location: LCCOMB_X19_Y10_N8
ladder_fpga_usb_wr_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- N_82_i_0_g0 = (ladder_fpga_event_controller_state_ip(2) & (!ladder_fpga_adc_select_n_0_sqmuxa_i_a3 & (!\proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a2\ & N_82_i_0_g0_0_x)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(2),
	datab => ladder_fpga_adc_select_n_0_sqmuxa_i_a3,
	datac => \proc_ladder_fpga_adc_cs.shiftreg_clr2_2_0_a2_0_a2\,
	datad => N_82_i_0_g0_0_x,
	combout => N_82_i_0_g0);

-- Location: FF_X19_Y10_N9
ladder_fpga_usb_wr_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_82_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_usb_wr);

-- Location: FF_X20_Y9_N19
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X20_Y9_N30
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X20_Y9_N31
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X20_Y9_N2
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: FF_X20_Y9_N3
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: LCCOMB_X20_Y9_N22
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: FF_X20_Y9_N23
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: LCCOMB_X20_Y7_N22
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: FF_X20_Y7_N23
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X20_Y7_N18
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X20_Y7_N19
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X20_Y7_N6
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X20_Y7_N7
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X19_Y7_N16
\acquire_adcs_data_to_send_2_6_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(8) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(8)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datab => n_adc(1),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_6_a\(8));

-- Location: LCCOMB_X19_Y7_N12
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X19_Y7_N13
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X19_Y7_N26
\acquire_adcs_data_to_send_2_6_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(8) = (\acquire_adcs.data_to_send_2_6_a\(8) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & (!n_adc(1)))) # (!\acquire_adcs.data_to_send_2_6_a\(8) & (((n_adc(1)) # 
-- (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datab => \acquire_adcs.data_to_send_2_6_a\(8),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_6\(8));

-- Location: LCCOMB_X22_Y7_N18
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X22_Y7_N19
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y7_N16
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X21_Y7_N17
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X22_Y7_N14
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X22_Y7_N15
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y7_N4
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X21_Y7_N5
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X23_Y7_N28
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(3) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: FF_X23_Y7_N29
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: LCCOMB_X22_Y7_N30
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(4) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: FF_X22_Y7_N31
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: LCCOMB_X22_Y7_N6
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: FF_X22_Y7_N7
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X22_Y7_N16
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X22_Y7_N17
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y7_N14
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X21_Y7_N15
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X21_Y7_N0
\acquire_adcs_data_to_send_2_3_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(8) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(8)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_3_a\(8));

-- Location: LCCOMB_X21_Y7_N26
\acquire_adcs_data_to_send_2_3_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(8) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(8))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(8) & (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(8) & ((\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => n_adc(1),
	datad => \acquire_adcs.data_to_send_2_3_a\(8),
	combout => \acquire_adcs.data_to_send_2_3\(8));

-- Location: LCCOMB_X26_Y8_N22
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X26_Y8_N23
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X26_Y8_N12
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X26_Y8_N13
\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X27_Y8_N12
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X27_Y8_N13
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X27_Y8_N24
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X27_Y8_N25
\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X26_Y8_N24
\acquire_adcs_data_to_send_2_13_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(8) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(8)))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_13_a\(8));

-- Location: LCCOMB_X26_Y8_N2
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X26_Y8_N3
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X26_Y9_N2
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(13),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: FF_X26_Y9_N3
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: LCCOMB_X26_Y9_N26
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: FF_X26_Y9_N27
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: LCCOMB_X26_Y9_N18
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X26_Y9_N19
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X27_Y9_N2
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X27_Y9_N3
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X27_Y9_N6
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: FF_X27_Y9_N7
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: LCCOMB_X27_Y9_N10
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: FF_X27_Y9_N11
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: LCCOMB_X27_Y9_N30
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: FF_X27_Y9_N31
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X27_Y9_N16
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X27_Y9_N17
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X26_Y8_N8
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X26_Y8_N9
\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X26_Y8_N10
\acquire_adcs_data_to_send_2_13_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(8) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_13_a\(8))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_13_a\(8) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))) # 
-- (!\acquire_adcs.data_to_send_2_13_a\(8) & ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_13_a\(8),
	datac => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_13\(8));

-- Location: LCCOMB_X21_Y8_N16
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X21_Y8_N17
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X21_Y8_N18
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X21_Y8_N19
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X21_Y8_N24
\acquire_adcs_data_to_send_2_10_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(8) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(8)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_10_a\(8));

-- Location: LCCOMB_X21_Y8_N2
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X21_Y8_N3
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y8_N6
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X21_Y8_N7
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X17_Y8_N0
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\ = (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(7) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\);

-- Location: FF_X17_Y8_N1
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[8]~0_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(8));

-- Location: LCCOMB_X21_Y8_N26
\acquire_adcs_data_to_send_2_10_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(8) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_10_a\(8))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_10_a\(8) & (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))) # 
-- (!\acquire_adcs.data_to_send_2_10_a\(8) & ((\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_10_a\(8),
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datad => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \acquire_adcs.data_to_send_2_10\(8));

-- Location: LCCOMB_X20_Y12_N28
\acquire_adcs_data_to_send_2_15_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_15_a\(8) = (n_adc(3) & ((n_adc(2) & (!\acquire_adcs.data_to_send_2_13\(8))) # (!n_adc(2) & ((!\acquire_adcs.data_to_send_2_10\(8)))))) # (!n_adc(3) & (((!n_adc(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(3),
	datab => \acquire_adcs.data_to_send_2_13\(8),
	datac => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_10\(8),
	combout => \acquire_adcs.data_to_send_2_15_a\(8));

-- Location: LCCOMB_X20_Y12_N22
\acquire_adcs_data_to_send_2_15_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_15\(8) = (n_adc(3) & (((!\acquire_adcs.data_to_send_2_15_a\(8))))) # (!n_adc(3) & ((\acquire_adcs.data_to_send_2_15_a\(8) & ((\acquire_adcs.data_to_send_2_3\(8)))) # (!\acquire_adcs.data_to_send_2_15_a\(8) & 
-- (\acquire_adcs.data_to_send_2_6\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(3),
	datab => \acquire_adcs.data_to_send_2_6\(8),
	datac => \acquire_adcs.data_to_send_2_3\(8),
	datad => \acquire_adcs.data_to_send_2_15_a\(8),
	combout => \acquire_adcs.data_to_send_2_15\(8));

-- Location: LCCOMB_X21_Y14_N2
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(0) = (acquire_state_ip(6) & ((\acquire_adcs.data_to_send_2_15\(8)))) # (!acquire_state_ip(6) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16),
	datac => \acquire_adcs.data_to_send_2_15\(8),
	datad => acquire_state_ip(6),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(0));

-- Location: LCCOMB_X21_Y14_N24
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(0) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(0)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(0),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(0),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(0));

-- Location: FF_X21_Y12_N5
\switch_val_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => acquire_state_ip(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => switch_val(0));

-- Location: LCCOMB_X21_Y12_N4
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(0) = (acquire_state_ip(1) & ((n_bytes(1) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0))) # (!n_bytes(1) & ((switch_val(0)))))) # (!acquire_state_ip(1) & 
-- (((switch_val(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	datab => acquire_state_ip(1),
	datac => switch_val(0),
	datad => n_bytes(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(0));

-- Location: LCCOMB_X23_Y8_N6
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => data_serial_m_x(10),
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: FF_X23_Y8_N7
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: LCCOMB_X23_Y8_N24
\acquire_adcs_data_to_send_2_10_a_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(0) = (n_adc(0) & (!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & (n_adc(1)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)) # (!n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datab => n_adc(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \acquire_adcs.data_to_send_2_10_a\(0));

-- Location: LCCOMB_X24_Y8_N24
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(8),
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: FF_X24_Y8_N25
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: LCCOMB_X23_Y8_N2
\acquire_adcs_data_to_send_2_10_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(0) = (\acquire_adcs.data_to_send_2_10_a\(0) & (((!n_adc(1) & \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(0))))) # (!\acquire_adcs.data_to_send_2_10_a\(0) & 
-- ((\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)) # ((n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datab => \acquire_adcs.data_to_send_2_10_a\(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \acquire_adcs.data_to_send_2_10\(0));

-- Location: LCCOMB_X22_Y8_N0
\data_to_send_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_0__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(0))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_13\(0),
	datab => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_10\(0),
	combout => \data_to_send_1_0_0__g3\);

-- Location: LCCOMB_X21_Y10_N6
\data_serial_m_x_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- data_serial_m_x(0) = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ $ (data_serial_c(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	datad => data_serial_c(0),
	combout => data_serial_m_x(0));

-- Location: LCCOMB_X22_Y8_N20
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datad => data_serial_m_x(0),
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: FF_X22_Y8_N21
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: LCCOMB_X23_Y7_N4
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\ = (shiftreg_clr_i & data_serial_m_x(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => data_serial_m_x(3),
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\);

-- Location: FF_X23_Y7_N5
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[0]~3_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(0));

-- Location: LCCOMB_X23_Y7_N0
\acquire_adcs_data_to_send_2_3_a_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(0) = (n_adc(0) & (((n_adc(1) & !\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(0))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datab => n_adc(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	combout => \acquire_adcs.data_to_send_2_3_a\(0));

-- Location: LCCOMB_X22_Y8_N22
\acquire_adcs_data_to_send_2_3_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(0) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(0))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(0) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(0) & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datad => \acquire_adcs.data_to_send_2_3_a\(0),
	combout => \acquire_adcs.data_to_send_2_3\(0));

-- Location: LCCOMB_X22_Y8_N16
\data_to_send_RNO_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_0__g2\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_6\(0))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_6\(0),
	datab => n_adc(2),
	datac => \acquire_adcs.data_to_send_2_3\(0),
	combout => \data_to_send_1_0_0__g2\);

-- Location: LCCOMB_X20_Y12_N12
\n_adc_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- n_adc_e3_0_g3 = (acquire_state_ip(3) & (n_adc(3) $ (((n_adc(2) & !n_adc_c1_0_o3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => n_adc_c1_0_o3,
	datac => n_adc(3),
	datad => acquire_state_ip(3),
	combout => n_adc_e3_0_g3);

-- Location: FF_X20_Y12_N13
\n_adc_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => n_adc_e3_0_g3,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => n_adc_e0_0_g0_0_o3,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n_adc(3));

-- Location: FF_X22_Y8_N1
\data_to_send_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_0__g3\,
	asdata => \data_to_send_1_0_0__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(0));

-- Location: LCCOMB_X20_Y13_N8
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(0) = (acquire_state_ip(4) & ((data_to_send(0)))) # (!acquire_state_ip(4) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	datad => data_to_send(0),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(0));

-- Location: LCCOMB_X22_Y15_N22
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(0) = (\acquire_adcs.n_preamble\(2) & (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\)) # (!\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\) # 
-- (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(0));

-- Location: LCCOMB_X23_Y12_N8
\n_bytes_RNI7ESL_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ = (acquire_state_ip(4)) # ((acquire_state_ip(1) & n_bytes(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(1),
	datab => n_bytes(0),
	datac => acquire_state_ip(4),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\);

-- Location: LCCOMB_X20_Y13_N10
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(0) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(0))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(0),
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(0),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(0));

-- Location: LCCOMB_X20_Y13_N20
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(0) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(0)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(0),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(0),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(0));

-- Location: LCCOMB_X22_Y12_N4
\acquire_adcs_n_preamble_RNO_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_preamble_n3_0_g0_i_x2\ = \acquire_adcs.n_preamble\(3) $ ((((!\acquire_adcs.n_preamble\(2)) # (!\acquire_adcs.n_preamble\(1))) # (!\acquire_adcs.n_preamble_c0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(3),
	datab => \acquire_adcs.n_preamble_c0\,
	datac => \acquire_adcs.n_preamble\(1),
	datad => \acquire_adcs.n_preamble\(2),
	combout => \acquire_adcs.n_preamble_n3_0_g0_i_x2\);

-- Location: LCCOMB_X22_Y12_N30
\acquire_adcs_n_preamble_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.n_preamble_n3_0_g0_i\ = (!\acquire_state_ns_0_8__g0_0_a3\ & !\acquire_adcs.n_preamble_n3_0_g0_i_x2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_state_ns_0_8__g0_0_a3\,
	datac => \acquire_adcs.n_preamble_n3_0_g0_i_x2\,
	combout => \acquire_adcs.n_preamble_n3_0_g0_i\);

-- Location: FF_X22_Y12_N31
\acquire_adcs_n_preamble_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.n_preamble_n3_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acquire_adcs.n_preamble\(3));

-- Location: LCCOMB_X22_Y12_N2
\acquire_adcs_n_preamble_RNIN9UJ_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_0\ = (\acquire_adcs.n_preamble\(1) & !\acquire_adcs.n_preamble\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.n_preamble\(1),
	datac => \acquire_adcs.n_preamble\(0),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_0\);

-- Location: LCCOMB_X22_Y12_N20
\acquire_adcs_n_preamble_RNI2RI42_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\) # ((acquire_state_ip(7) & (!\acquire_adcs.n_preamble\(3) & \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\,
	datab => acquire_state_ip(7),
	datac => \acquire_adcs.n_preamble\(3),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i_a3_0\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\);

-- Location: LCCOMB_X22_Y14_N2
un1_acquire_state_17_0_0_0_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_acquire_state_17_0_0_0 = (acquire_state_ip(4)) # ((acquire_state_ip(6)) # (acquire_state_ip(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(4),
	datab => acquire_state_ip(6),
	datac => acquire_state_ip(7),
	combout => un1_acquire_state_17_0_0_0);

-- Location: LCCOMB_X22_Y14_N20
un1_acquire_state_17_0_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_acquire_state_17_0 = (un1_acquire_state_17_0_0_0) # ((acquire_state_ip(1) & ((!n_bytes(1)) # (!n_bytes(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => acquire_state_ip(1),
	datab => un1_acquire_state_17_0_0_0,
	datac => n_bytes(0),
	datad => n_bytes(1),
	combout => un1_acquire_state_17_0);

-- Location: FF_X21_Y14_N25
\ladder_fpga_fifo8_to_usb_input_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(0),
	asdata => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(0));

-- Location: FF_X27_Y14_N27
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X32_Y14_N7
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X32_Y14_N12
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X32_Y14_N13
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo8_to_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: LCCOMB_X32_Y14_N6
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_a[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_a\(7) = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(8) $ (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_a\(7));

-- Location: LCCOMB_X28_Y14_N4
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X30_Y13_N28
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\ & (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~1_combout\,
	datab => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[6]~0_combout\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X30_Y13_N29
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: LCCOMB_X31_Y14_N0
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_b[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_b\(7) = \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ (\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	combout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|ram_address_b\(7));

-- Location: LCCOMB_X19_Y7_N20
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X19_Y7_N21
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X19_Y7_N6
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datab => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X19_Y7_N7
\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X19_Y7_N28
\acquire_adcs_data_to_send_2_6_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(9) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_6_a\(9));

-- Location: LCCOMB_X19_Y7_N24
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X19_Y7_N25
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X19_Y7_N14
\acquire_adcs_data_to_send_2_6_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(9) = (\acquire_adcs.data_to_send_2_6_a\(9) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(9) & (!n_adc(1)))) # (!\acquire_adcs.data_to_send_2_6_a\(9) & (((n_adc(1)) # 
-- (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datab => \acquire_adcs.data_to_send_2_6_a\(9),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_6\(9));

-- Location: LCCOMB_X21_Y7_N30
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X21_Y7_N31
\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X21_Y7_N12
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X21_Y7_N13
\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X21_Y7_N28
\acquire_adcs_data_to_send_2_3_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(9) = (n_adc(1) & ((n_adc(0) & (!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(9))) # (!n_adc(0) & ((!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))))) # (!n_adc(1) & (!n_adc(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => n_adc(0),
	datac => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datad => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_3_a\(9));

-- Location: LCCOMB_X21_Y7_N8
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	combout => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X21_Y7_N9
\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X21_Y7_N2
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\ = (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(8) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(8),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\);

-- Location: FF_X21_Y7_N3
\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs[9]~1_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(9));

-- Location: LCCOMB_X21_Y7_N6
\acquire_adcs_data_to_send_2_3_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(9) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_3_a\(9))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(9) & ((\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))) # (!\acquire_adcs.data_to_send_2_3_a\(9) 
-- & (\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_3_a\(9),
	datac => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	datad => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(9),
	combout => \acquire_adcs.data_to_send_2_3\(9));

-- Location: LCCOMB_X21_Y7_N20
\acquire_adcs_data_to_send_2_15_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_15\(9) = (\acquire_adcs.data_to_send_2_15_a\(9) & (((!n_adc(3) & \acquire_adcs.data_to_send_2_3\(9))))) # (!\acquire_adcs.data_to_send_2_15_a\(9) & ((\acquire_adcs.data_to_send_2_6\(9)) # ((n_adc(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_15_a\(9),
	datab => \acquire_adcs.data_to_send_2_6\(9),
	datac => n_adc(3),
	datad => \acquire_adcs.data_to_send_2_3\(9),
	combout => \acquire_adcs.data_to_send_2_15\(9));

-- Location: LCCOMB_X21_Y14_N12
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_1_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(1) = (acquire_state_ip(6) & ((\acquire_adcs.data_to_send_2_15\(9)))) # (!acquire_state_ip(6) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(6),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17),
	datad => \acquire_adcs.data_to_send_2_15\(9),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(1));

-- Location: LCCOMB_X21_Y14_N10
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(1) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(1)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_0\(1),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_1\(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(1));

-- Location: FF_X21_Y12_N31
\switch_val_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => acquire_state_ip(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => switch_val(1));

-- Location: LCCOMB_X21_Y12_N30
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(1) = (acquire_state_ip(1) & ((n_bytes(1) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1))) # (!n_bytes(1) & ((switch_val(1)))))) # (!acquire_state_ip(1) & 
-- (((switch_val(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	datab => acquire_state_ip(1),
	datac => switch_val(1),
	datad => n_bytes(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(1));

-- Location: LCCOMB_X22_Y12_N22
\acquire_adcs_n_preamble_RNIB68U_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1\ = (!\acquire_adcs.n_preamble\(1) & (!\acquire_adcs.n_preamble\(0) & ((acquire_state_ip(7)) # (!acquire_state_ip(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(1),
	datab => acquire_state_ip(7),
	datac => \acquire_adcs.n_preamble\(0),
	datad => acquire_state_ip(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1\);

-- Location: LCCOMB_X22_Y12_N16
\acquire_adcs_n_preamble_RNIDE382_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\) # ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1\ & (\acquire_adcs.n_preamble\(3) $ 
-- (\acquire_adcs.n_preamble\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(3),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i_a3_1\,
	datad => \acquire_adcs.n_preamble\(2),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\);

-- Location: LCCOMB_X20_Y13_N22
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(1) = (acquire_state_ip(4) & (data_to_send(1))) # (!acquire_state_ip(4) & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_to_send(1),
	datab => acquire_state_ip(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(1));

-- Location: FF_X22_Y16_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\);

-- Location: LCCOMB_X22_Y16_N26
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(1) = (\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\)) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))) # (!\acquire_adcs.n_preamble\(2) & 
-- (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(1));

-- Location: LCCOMB_X20_Y13_N24
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(1) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(1))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(1),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(1));

-- Location: LCCOMB_X20_Y13_N18
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(1) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(1)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(1),
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(1));

-- Location: FF_X21_Y14_N11
\ladder_fpga_fifo8_to_usb_input_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(1),
	asdata => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(1));

-- Location: LCCOMB_X21_Y14_N20
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(2) = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18) & (!acquire_state_ip(6) & \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18),
	datab => acquire_state_ip(6),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(2));

-- Location: FF_X21_Y12_N1
\switch_val_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo8_from_usb|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => acquire_state_ip(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => switch_val(2));

-- Location: LCCOMB_X21_Y12_N0
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(2) = (acquire_state_ip(1) & ((n_bytes(1) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2))) # (!n_bytes(1) & ((switch_val(2)))))) # (!acquire_state_ip(1) & 
-- (((switch_val(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	datab => acquire_state_ip(1),
	datac => switch_val(2),
	datad => n_bytes(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(2));

-- Location: LCCOMB_X23_Y8_N10
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: FF_X23_Y8_N11
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: LCCOMB_X23_Y8_N14
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X23_Y8_N15
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X23_Y8_N0
\acquire_adcs_data_to_send_2_10_a_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(2) = (n_adc(0) & (!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & (n_adc(1)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)) # (!n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datab => n_adc(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_10_a\(2));

-- Location: LCCOMB_X24_Y7_N2
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: FF_X24_Y7_N3
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: LCCOMB_X24_Y7_N12
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X24_Y7_N13
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X24_Y8_N2
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: FF_X24_Y8_N3
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: LCCOMB_X24_Y8_N28
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X24_Y8_N29
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X23_Y8_N18
\acquire_adcs_data_to_send_2_10_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(2) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_10_a\(2))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_10_a\(2) & ((\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)))) # 
-- (!\acquire_adcs.data_to_send_2_10_a\(2) & (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_10_a\(2),
	datac => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datad => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_10\(2));

-- Location: LCCOMB_X22_Y8_N12
\data_to_send_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_2__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(2))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_13\(2),
	datab => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_10\(2),
	combout => \data_to_send_1_0_2__g3\);

-- Location: LCCOMB_X21_Y9_N22
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X21_Y9_N23
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X21_Y9_N26
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(0) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(0),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\);

-- Location: FF_X21_Y9_N27
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[1]~4_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(1));

-- Location: LCCOMB_X20_Y9_N16
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X20_Y9_N17
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X20_Y9_N26
\acquire_adcs_data_to_send_2_6_a_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(2) = (n_adc(0) & (!\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & (n_adc(1)))) # (!n_adc(0) & (((!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(2)) # (!n_adc(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_6_a\(2));

-- Location: LCCOMB_X21_Y9_N20
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X21_Y9_N21
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X21_Y9_N6
\acquire_adcs_data_to_send_2_6_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(2) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_6_a\(2))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_6_a\(2) & (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))) # 
-- (!\acquire_adcs.data_to_send_2_6_a\(2) & ((\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => \acquire_adcs.data_to_send_2_6_a\(2),
	datad => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \acquire_adcs.data_to_send_2_6\(2));

-- Location: LCCOMB_X22_Y8_N8
\data_to_send_RNO_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_2__g2\ = (n_adc(2) & ((\acquire_adcs.data_to_send_2_6\(2)))) # (!n_adc(2) & (\acquire_adcs.data_to_send_2_3\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_3\(2),
	datab => n_adc(2),
	datac => \acquire_adcs.data_to_send_2_6\(2),
	combout => \data_to_send_1_0_2__g2\);

-- Location: FF_X22_Y8_N13
\data_to_send_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_2__g3\,
	asdata => \data_to_send_1_0_2__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(2));

-- Location: LCCOMB_X20_Y13_N4
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(2) = (acquire_state_ip(4) & ((data_to_send(2)))) # (!acquire_state_ip(4) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	datac => data_to_send(2),
	datad => acquire_state_ip(4),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(2));

-- Location: LCCOMB_X21_Y15_N20
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(2) = (\acquire_adcs.n_preamble\(2) & (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\)) # (!\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\) # 
-- (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\,
	datad => \acquire_adcs.n_preamble\(2),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(2));

-- Location: LCCOMB_X20_Y13_N6
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(2) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(2))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(2),
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(2),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(2));

-- Location: LCCOMB_X20_Y13_N0
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(2) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(2)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(2),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(2),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(2));

-- Location: FF_X21_Y14_N21
\ladder_fpga_fifo8_to_usb_input_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(2),
	asdata => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(2));

-- Location: LCCOMB_X21_Y14_N6
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(3) = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19) & (!acquire_state_ip(6) & \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19),
	datab => acquire_state_ip(6),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(3));

-- Location: LCCOMB_X22_Y15_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y15_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_670\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\);

-- Location: LCCOMB_X22_Y16_N14
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(3) = (\acquire_adcs.n_preamble\(2) & ((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\) # ((!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)))) # (!\acquire_adcs.n_preamble\(2) & 
-- (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(3));

-- Location: LCCOMB_X26_Y9_N28
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\ = (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(1) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(1),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\);

-- Location: FF_X26_Y9_N29
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[2]~5_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(2));

-- Location: LCCOMB_X27_Y9_N12
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datab => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X27_Y9_N13
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X27_Y9_N26
\acquire_adcs_data_to_send_2_13_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(3) = (\acquire_adcs.data_to_send_2_13_a\(3) & (!n_adc(1) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)))) # (!\acquire_adcs.data_to_send_2_13_a\(3) & ((n_adc(1)) # 
-- ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_13_a\(3),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \acquire_adcs.data_to_send_2_13\(3));

-- Location: LCCOMB_X24_Y8_N14
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X24_Y8_N15
\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X23_Y8_N12
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X23_Y8_N13
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X23_Y8_N4
\acquire_adcs_data_to_send_2_10_a_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(3) = (n_adc(0) & (((n_adc(1) & !\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datab => n_adc(0),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \acquire_adcs.data_to_send_2_10_a\(3));

-- Location: LCCOMB_X20_Y8_N8
\acquire_adcs_data_to_send_2_10_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(3) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_10_a\(3))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_10_a\(3) & ((\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)))) # 
-- (!\acquire_adcs.data_to_send_2_10_a\(3) & (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datab => n_adc(1),
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datad => \acquire_adcs.data_to_send_2_10_a\(3),
	combout => \acquire_adcs.data_to_send_2_10\(3));

-- Location: LCCOMB_X19_Y9_N24
\data_to_send_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_3__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(3))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => \acquire_adcs.data_to_send_2_13\(3),
	datad => \acquire_adcs.data_to_send_2_10\(3),
	combout => \data_to_send_1_0_3__g3\);

-- Location: LCCOMB_X21_Y9_N16
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X21_Y9_N17
\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X21_Y9_N2
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X21_Y9_N3
\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X20_Y9_N20
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X20_Y9_N21
\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X20_Y9_N12
\acquire_adcs_data_to_send_2_6_a_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6_a\(3) = (n_adc(0) & (((n_adc(1) & !\GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))))) # (!n_adc(0) & (((!n_adc(1))) # (!\GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(0),
	datab => \GEN_ADC_RESULTS_6_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => n_adc(1),
	datad => \GEN_ADC_RESULTS_7_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \acquire_adcs.data_to_send_2_6_a\(3));

-- Location: LCCOMB_X21_Y9_N24
\acquire_adcs_data_to_send_2_6_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_6\(3) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_6_a\(3))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_6_a\(3) & ((\GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)))) # 
-- (!\acquire_adcs.data_to_send_2_6_a\(3) & (\GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_5_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datac => \GEN_ADC_RESULTS_4_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	datad => \acquire_adcs.data_to_send_2_6_a\(3),
	combout => \acquire_adcs.data_to_send_2_6\(3));

-- Location: LCCOMB_X19_Y9_N8
\data_to_send_RNO_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_3__g2\ = (n_adc(2) & ((\acquire_adcs.data_to_send_2_6\(3)))) # (!n_adc(2) & (\acquire_adcs.data_to_send_2_3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_3\(3),
	datac => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_6\(3),
	combout => \data_to_send_1_0_3__g2\);

-- Location: FF_X19_Y9_N25
\data_to_send_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_3__g3\,
	asdata => \data_to_send_1_0_3__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(3));

-- Location: LCCOMB_X20_Y13_N2
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(3) = (acquire_state_ip(4) & ((data_to_send(3)))) # (!acquire_state_ip(4) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => acquire_state_ip(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	datad => data_to_send(3),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(3));

-- Location: LCCOMB_X20_Y13_N28
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(3) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(3)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(3),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(3),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(3));

-- Location: LCCOMB_X20_Y13_N30
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(3) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(3)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(3),
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(3),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(3));

-- Location: FF_X21_Y14_N7
\ladder_fpga_fifo8_to_usb_input_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(3),
	asdata => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(3));

-- Location: LCCOMB_X21_Y14_N16
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(4) = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20) & (!acquire_state_ip(6) & \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20),
	datab => acquire_state_ip(6),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m7_i_o3\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(4));

-- Location: LCCOMB_X22_Y14_N22
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3_1\ = (n_bytes(1) & acquire_state_ip(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datad => acquire_state_ip(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3_1\);

-- Location: LCCOMB_X22_Y14_N8
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(4) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(4))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & 
-- (((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3_1\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(4),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m5_0_a3_1\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(4));

-- Location: FF_X21_Y14_N17
\ladder_fpga_fifo8_to_usb_input_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_5\(4),
	asdata => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_7\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => \ALT_INV_acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(4));

-- Location: LCCOMB_X22_Y14_N18
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(5) = (n_bytes(1) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5) & acquire_state_ip(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	datad => acquire_state_ip(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(5));

-- Location: LCCOMB_X22_Y14_N26
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(5) = (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(5))) # 
-- (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(5),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(5),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(5));

-- Location: FF_X22_Y14_N27
\ladder_fpga_fifo8_to_usb_input_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(5));

-- Location: LCCOMB_X22_Y14_N12
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_4_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(6) = (n_bytes(1) & (!n_bytes(0) & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6) & acquire_state_ip(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_bytes(1),
	datab => n_bytes(0),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	datad => acquire_state_ip(1),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(6));

-- Location: LCCOMB_X22_Y14_N28
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(6) = (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(6))) # 
-- (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(6),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(6),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(6));

-- Location: FF_X22_Y14_N29
\ladder_fpga_fifo8_to_usb_input_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(6));

-- Location: LCCOMB_X22_Y16_N2
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(7) = (\acquire_adcs.n_preamble\(2) & (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\)) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\))) # (!\acquire_adcs.n_preamble\(2) & 
-- (((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.n_preamble\(2),
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\,
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(7));

-- Location: LCCOMB_X26_Y8_N28
\acquire_adcs_data_to_send_2_13_a_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13_a\(7) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))))) # (!n_adc(1) & (!n_adc(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => n_adc(0),
	datac => \GEN_ADC_RESULTS_14_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datad => \GEN_ADC_RESULTS_15_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \acquire_adcs.data_to_send_2_13_a\(7));

-- Location: LCCOMB_X27_Y9_N8
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: FF_X27_Y9_N9
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X26_Y8_N20
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X26_Y8_N21
\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X26_Y8_N14
\acquire_adcs_data_to_send_2_13_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_13\(7) = (n_adc(1) & (!\acquire_adcs.data_to_send_2_13_a\(7))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_13_a\(7) & (\GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))) # 
-- (!\acquire_adcs.data_to_send_2_13_a\(7) & ((\GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \acquire_adcs.data_to_send_2_13_a\(7),
	datac => \GEN_ADC_RESULTS_12_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datad => \GEN_ADC_RESULTS_13_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \acquire_adcs.data_to_send_2_13\(7));

-- Location: LCCOMB_X24_Y7_N6
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\ = (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(2) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(2),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\);

-- Location: FF_X24_Y7_N7
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[3]~6_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(3));

-- Location: LCCOMB_X20_Y8_N18
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(3),
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\);

-- Location: FF_X20_Y8_N19
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[4]~7_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(4));

-- Location: LCCOMB_X20_Y8_N2
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(4),
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\);

-- Location: FF_X20_Y8_N3
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[5]~8_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(5));

-- Location: LCCOMB_X17_Y8_N30
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datac => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: FF_X17_Y8_N31
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X17_Y8_N20
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (shiftreg_clr_i & \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => shiftreg_clr_i,
	datad => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	combout => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X17_Y8_N21
\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y8_N20
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X21_Y8_N21
\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X20_Y8_N22
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(5) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(5),
	datad => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\);

-- Location: FF_X20_Y8_N23
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[6]~9_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(6));

-- Location: LCCOMB_X21_Y8_N14
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\ = (\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(6) & shiftreg_clr_i)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(6),
	datac => shiftreg_clr_i,
	combout => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\);

-- Location: FF_X21_Y8_N15
\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs[7]~2_combout\,
	ena => ladder_fpga_usb_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(7));

-- Location: LCCOMB_X21_Y8_N10
\acquire_adcs_data_to_send_2_10_a_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10_a\(7) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_10_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_11_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \acquire_adcs.data_to_send_2_10_a\(7));

-- Location: LCCOMB_X21_Y8_N28
\acquire_adcs_data_to_send_2_10_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_10\(7) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_10_a\(7))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_10_a\(7) & ((\GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))) # 
-- (!\acquire_adcs.data_to_send_2_10_a\(7) & (\GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_9_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => \GEN_ADC_RESULTS_8_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datad => \acquire_adcs.data_to_send_2_10_a\(7),
	combout => \acquire_adcs.data_to_send_2_10\(7));

-- Location: LCCOMB_X19_Y8_N10
\data_to_send_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_7__g3\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_13\(7))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_10\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(2),
	datab => \acquire_adcs.data_to_send_2_13\(7),
	datad => \acquire_adcs.data_to_send_2_10\(7),
	combout => \data_to_send_1_0_7__g3\);

-- Location: LCCOMB_X22_Y7_N24
\acquire_adcs_data_to_send_2_3_a_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3_a\(7) = (n_adc(1) & ((n_adc(0) & ((!\GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(7)))) # (!n_adc(0) & (!\GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))))) # (!n_adc(1) & (((!n_adc(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_adc(1),
	datab => \GEN_ADC_RESULTS_2_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => n_adc(0),
	datad => \GEN_ADC_RESULTS_3_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	combout => \acquire_adcs.data_to_send_2_3_a\(7));

-- Location: LCCOMB_X21_Y7_N22
\acquire_adcs_data_to_send_2_3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.data_to_send_2_3\(7) = (n_adc(1) & (((!\acquire_adcs.data_to_send_2_3_a\(7))))) # (!n_adc(1) & ((\acquire_adcs.data_to_send_2_3_a\(7) & (\GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))) # 
-- (!\acquire_adcs.data_to_send_2_3_a\(7) & ((\GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GEN_ADC_RESULTS_0_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datab => \GEN_ADC_RESULTS_1_shift_adc_i|LPM_SHIFTREG_component|dffs\(7),
	datac => n_adc(1),
	datad => \acquire_adcs.data_to_send_2_3_a\(7),
	combout => \acquire_adcs.data_to_send_2_3\(7));

-- Location: LCCOMB_X19_Y8_N30
\data_to_send_RNO_0_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_to_send_1_0_7__g2\ = (n_adc(2) & (\acquire_adcs.data_to_send_2_6\(7))) # (!n_adc(2) & ((\acquire_adcs.data_to_send_2_3\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.data_to_send_2_6\(7),
	datac => n_adc(2),
	datad => \acquire_adcs.data_to_send_2_3\(7),
	combout => \data_to_send_1_0_7__g2\);

-- Location: FF_X19_Y8_N11
\data_to_send_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_send_1_0_7__g3\,
	asdata => \data_to_send_1_0_7__g2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_n_adc(3),
	ena => acquire_state_ip(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_send(7));

-- Location: LCCOMB_X19_Y13_N20
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_2_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(7) = (acquire_state_ip(4) & (data_to_send(7))) # (!acquire_state_ip(4) & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_to_send(7),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	datad => acquire_state_ip(4),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(7));

-- Location: LCCOMB_X19_Y13_N14
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_6_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(7) = (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(7)))) # (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\ & 
-- (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m9_i_o3\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_3\(7),
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_2\(7),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(7));

-- Location: LCCOMB_X22_Y14_N14
\acquire_adcs_ladder_fpga_fifo8_to_usb_input_14_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(7) = (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & ((\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(7)))) # 
-- (!\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\ & (\acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_4\(7),
	datab => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m16_i\,
	datac => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_sn_m23_i\,
	datad => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14_6\(7),
	combout => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(7));

-- Location: FF_X22_Y14_N15
\ladder_fpga_fifo8_to_usb_input_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \acquire_adcs.ladder_fpga_fifo8_to_usb_input_14\(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => un1_acquire_state_17_0,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo8_to_usb_input(7));

-- Location: M9K_X25_Y14_N0
\comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|altsyncram_lf31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => ladder_fpga_fifo8_to_usb_wr,
	portbre => VCC,
	portbaddrstall => ALT_INV_usb_write_n_in_i,
	clk0 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => ladder_fpga_fifo8_to_usb_wr,
	ena1 => usb_write_n_in_i,
	clr1 => \ALT_INV_reset_n_c~clkctrl_outclk\,
	portadatain => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \comp_mega_func_fifo8_to_usb|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: CLKCTRL_PLL1E0
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "double register")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_clock80mhz_adc_outclk\);

-- Location: IOIBUF_X0_Y20_N1
\rdo_to_ladder[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(10),
	o => \rdo_to_ladder[10]~input_o\);

-- Location: IOIBUF_X37_Y0_N29
\rdo_to_ladder[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(11),
	o => \rdo_to_ladder[11]~input_o\);

-- Location: IOIBUF_X0_Y10_N22
\rdo_to_ladder[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(12),
	o => \rdo_to_ladder[12]~input_o\);

-- Location: IOIBUF_X9_Y0_N29
\rdo_to_ladder[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(13),
	o => \rdo_to_ladder[13]~input_o\);

-- Location: IOIBUF_X41_Y12_N1
\rdo_to_ladder[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(14),
	o => \rdo_to_ladder[14]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\rdo_to_ladder[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(15),
	o => \rdo_to_ladder[15]~input_o\);

-- Location: IOIBUF_X28_Y0_N15
\rdo_to_ladder[16]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(16),
	o => \rdo_to_ladder[16]~input_o\);

-- Location: IOIBUF_X0_Y9_N1
\rdo_to_ladder[17]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(17),
	o => \rdo_to_ladder[17]~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\rdo_to_ladder[18]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(18),
	o => \rdo_to_ladder[18]~input_o\);

-- Location: IOIBUF_X3_Y0_N29
\rdo_to_ladder[19]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(19),
	o => \rdo_to_ladder[19]~input_o\);

-- Location: IOIBUF_X39_Y0_N22
\rdo_to_ladder[20]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(20),
	o => \rdo_to_ladder[20]~input_o\);

-- Location: IOIBUF_X0_Y7_N22
\fibre_mod_absent~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_mod_absent,
	o => \fibre_mod_absent~input_o\);

-- Location: IOIBUF_X0_Y23_N8
\fibre_mod_scl~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_mod_scl,
	o => \fibre_mod_scl~input_o\);

-- Location: IOIBUF_X16_Y29_N22
\fibre_mod_sda~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_mod_sda,
	o => \fibre_mod_sda~input_o\);

-- Location: IOIBUF_X3_Y29_N15
\fibre_rx_loss~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_rx_loss,
	o => \fibre_rx_loss~input_o\);

-- Location: IOIBUF_X0_Y21_N8
\fibre_tx_fault~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_tx_fault,
	o => \fibre_tx_fault~input_o\);

-- Location: IOIBUF_X11_Y29_N22
\tokenout_hybride[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(0),
	o => \tokenout_hybride[0]~input_o\);

-- Location: IOIBUF_X7_Y29_N29
\tokenout_hybride[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(1),
	o => \tokenout_hybride[1]~input_o\);

-- Location: IOIBUF_X41_Y13_N8
\tokenout_hybride[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(2),
	o => \tokenout_hybride[2]~input_o\);

-- Location: IOIBUF_X0_Y8_N15
\tokenout_hybride[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(3),
	o => \tokenout_hybride[3]~input_o\);

-- Location: IOIBUF_X41_Y23_N15
\tokenout_hybride[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(4),
	o => \tokenout_hybride[4]~input_o\);

-- Location: IOIBUF_X11_Y29_N29
\tokenout_hybride[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(5),
	o => \tokenout_hybride[5]~input_o\);

-- Location: IOIBUF_X30_Y29_N29
\tokenout_hybride[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(6),
	o => \tokenout_hybride[6]~input_o\);

-- Location: IOIBUF_X26_Y0_N15
\tokenout_hybride[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(7),
	o => \tokenout_hybride[7]~input_o\);

-- Location: IOIBUF_X21_Y29_N15
\tokenout_hybride[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(8),
	o => \tokenout_hybride[8]~input_o\);

-- Location: IOIBUF_X28_Y0_N8
\tokenout_hybride[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(9),
	o => \tokenout_hybride[9]~input_o\);

-- Location: IOIBUF_X41_Y13_N22
\tokenout_hybride[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(10),
	o => \tokenout_hybride[10]~input_o\);

-- Location: IOIBUF_X41_Y4_N1
\tokenout_hybride[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(11),
	o => \tokenout_hybride[11]~input_o\);

-- Location: IOIBUF_X35_Y0_N1
\tokenout_hybride[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(12),
	o => \tokenout_hybride[12]~input_o\);

-- Location: IOIBUF_X41_Y10_N8
\tokenout_hybride[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(13),
	o => \tokenout_hybride[13]~input_o\);

-- Location: IOIBUF_X41_Y22_N22
\tokenout_hybride[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(14),
	o => \tokenout_hybride[14]~input_o\);

-- Location: IOIBUF_X21_Y0_N8
\tokenout_hybride[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(15),
	o => \tokenout_hybride[15]~input_o\);

-- Location: IOIBUF_X41_Y2_N15
\usb_data[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => usb_data(5),
	o => \usb_data[5]~input_o\);
END structure;


