{
  "module_name": "genwqe_card.h",
  "hash_id": "73b4d3d157781746166e18803dad24862bdad437fb6a68062f38214262040868",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/genwqe/genwqe_card.h",
  "human_readable_source": " \n#ifndef __GENWQE_CARD_H__\n#define __GENWQE_CARD_H__\n\n \n\n \n\n#include <linux/types.h>\n#include <linux/ioctl.h>\n\n \n#define GENWQE_DEVNAME\t\t\t\"genwqe\"\n\n#define GENWQE_TYPE_ALTERA_230\t\t0x00  \n#define GENWQE_TYPE_ALTERA_530\t\t0x01  \n#define GENWQE_TYPE_ALTERA_A4\t\t0x02  \n#define GENWQE_TYPE_ALTERA_A7\t\t0x03  \n\n \n#define GENWQE_UID_OFFS(uid)\t\t((uid) << 24)\n#define GENWQE_SLU_OFFS\t\t\tGENWQE_UID_OFFS(0)\n#define GENWQE_HSU_OFFS\t\t\tGENWQE_UID_OFFS(1)\n#define GENWQE_APP_OFFS\t\t\tGENWQE_UID_OFFS(2)\n#define GENWQE_MAX_UNITS\t\t3\n\n \n#define IO_EXTENDED_ERROR_POINTER\t0x00000048\n#define IO_ERROR_INJECT_SELECTOR\t0x00000060\n#define IO_EXTENDED_DIAG_SELECTOR\t0x00000070\n#define IO_EXTENDED_DIAG_READ_MBX\t0x00000078\n#define IO_EXTENDED_DIAG_MAP(ring)\t(0x00000500 | ((ring) << 3))\n\n#define GENWQE_EXTENDED_DIAG_SELECTOR(ring, trace) (((ring) << 8) | (trace))\n\n \n\n \n#define IO_SLU_UNITCFG\t\t\t0x00000000\n#define IO_SLU_UNITCFG_TYPE_MASK\t0x000000000ff00000  \n\n \n#define IO_SLU_FIR\t\t\t0x00000008  \n#define IO_SLU_FIR_CLR\t\t\t0x00000010  \n\n \n#define IO_SLU_FEC\t\t\t0x00000018\n\n#define IO_SLU_ERR_ACT_MASK\t\t0x00000020\n#define IO_SLU_ERR_ATTN_MASK\t\t0x00000028\n#define IO_SLU_FIRX1_ACT_MASK\t\t0x00000030\n#define IO_SLU_FIRX0_ACT_MASK\t\t0x00000038\n#define IO_SLU_SEC_LEM_DEBUG_OVR\t0x00000040\n#define IO_SLU_EXTENDED_ERR_PTR\t\t0x00000048\n#define IO_SLU_COMMON_CONFIG\t\t0x00000060\n\n#define IO_SLU_FLASH_FIR\t\t0x00000108\n#define IO_SLU_SLC_FIR\t\t\t0x00000110\n#define IO_SLU_RIU_TRAP\t\t\t0x00000280\n#define IO_SLU_FLASH_FEC\t\t0x00000308\n#define IO_SLU_SLC_FEC\t\t\t0x00000310\n\n \n\n \n#define IO_SLC_QUEUE_SEGMENT\t\t0x00010000\n#define IO_SLC_VF_QUEUE_SEGMENT\t\t0x00050000\n\n \n#define IO_SLC_QUEUE_OFFSET\t\t0x00010008\n#define IO_SLC_VF_QUEUE_OFFSET\t\t0x00050008\n\n \n#define IO_SLC_QUEUE_CONFIG\t\t0x00010010\n#define IO_SLC_VF_QUEUE_CONFIG\t\t0x00050010\n\n \n#define IO_SLC_APPJOB_TIMEOUT\t\t0x00010018\n#define IO_SLC_VF_APPJOB_TIMEOUT\t0x00050018\n#define TIMEOUT_250MS\t\t\t0x0000000f\n#define HEARTBEAT_DISABLE\t\t0x0000ff00\n\n \n#define\tIO_SLC_QUEUE_INITSQN\t\t0x00010020\n#define\tIO_SLC_VF_QUEUE_INITSQN\t\t0x00050020\n\n \n#define IO_SLC_QUEUE_WRAP\t\t0x00010028\n#define IO_SLC_VF_QUEUE_WRAP\t\t0x00050028\n\n \n#define IO_SLC_QUEUE_STATUS\t\t0x00010100\n#define IO_SLC_VF_QUEUE_STATUS\t\t0x00050100\n\n \n#define IO_SLC_QUEUE_WTIME\t\t0x00010030\n#define IO_SLC_VF_QUEUE_WTIME\t\t0x00050030\n\n \n#define IO_SLC_QUEUE_ERRCNTS\t\t0x00010038\n#define IO_SLC_VF_QUEUE_ERRCNTS\t\t0x00050038\n\n \n#define IO_SLC_QUEUE_LRW\t\t0x00010040\n#define IO_SLC_VF_QUEUE_LRW\t\t0x00050040\n\n \n#define IO_SLC_FREE_RUNNING_TIMER\t0x00010108\n#define IO_SLC_VF_FREE_RUNNING_TIMER\t0x00050108\n\n \n#define IO_PF_SLC_VIRTUAL_REGION\t0x00050000\n\n \n#define IO_PF_SLC_VIRTUAL_WINDOW\t0x00060000\n\n \n#define IO_PF_SLC_JOBPEND(n)\t\t(0x00061000 + 8*(n))\n#define IO_SLC_JOBPEND(n)\t\tIO_PF_SLC_JOBPEND(n)\n\n \n#define IO_SLU_SLC_PARSE_TRAP(n)\t(0x00011000 + 8*(n))\n\n \n#define IO_SLU_SLC_DISP_TRAP(n)\t(0x00011200 + 8*(n))\n\n \n#define IO_SLC_CFGREG_GFIR\t\t0x00020000\n#define GFIR_ERR_TRIGGER\t\t0x0000ffff\n\n \n#define IO_SLC_CFGREG_SOFTRESET\t\t0x00020018\n\n \n#define IO_SLC_MISC_DEBUG\t\t0x00020060\n#define IO_SLC_MISC_DEBUG_CLR\t\t0x00020068\n#define IO_SLC_MISC_DEBUG_SET\t\t0x00020070\n\n \n#define IO_SLU_TEMPERATURE_SENSOR\t0x00030000\n#define IO_SLU_TEMPERATURE_CONFIG\t0x00030008\n\n \n#define IO_SLU_VOLTAGE_CONTROL\t\t0x00030080\n#define IO_SLU_VOLTAGE_NOMINAL\t\t0x00000000\n#define IO_SLU_VOLTAGE_DOWN5\t\t0x00000006\n#define IO_SLU_VOLTAGE_UP5\t\t0x00000007\n\n \n#define IO_SLU_LEDCONTROL\t\t0x00030100\n\n \n#define IO_SLU_FLASH_DIRECTACCESS\t0x00040010\n\n \n#define IO_SLU_FLASH_DIRECTACCESS2\t0x00040020\n\n \n#define IO_SLU_FLASH_CMDINTF\t\t0x00040030\n\n \n#define IO_SLU_BITSTREAM\t\t0x00040040\n\n \n#define IO_HSU_ERR_BEHAVIOR\t\t0x01001010\n\n#define IO_SLC2_SQB_TRAP\t\t0x00062000\n#define IO_SLC2_QUEUE_MANAGER_TRAP\t0x00062008\n#define IO_SLC2_FLS_MASTER_TRAP\t\t0x00062010\n\n \n#define IO_HSU_UNITCFG\t\t\t0x01000000\n#define IO_HSU_FIR\t\t\t0x01000008\n#define IO_HSU_FIR_CLR\t\t\t0x01000010\n#define IO_HSU_FEC\t\t\t0x01000018\n#define IO_HSU_ERR_ACT_MASK\t\t0x01000020\n#define IO_HSU_ERR_ATTN_MASK\t\t0x01000028\n#define IO_HSU_FIRX1_ACT_MASK\t\t0x01000030\n#define IO_HSU_FIRX0_ACT_MASK\t\t0x01000038\n#define IO_HSU_SEC_LEM_DEBUG_OVR\t0x01000040\n#define IO_HSU_EXTENDED_ERR_PTR\t\t0x01000048\n#define IO_HSU_COMMON_CONFIG\t\t0x01000060\n\n \n#define IO_APP_UNITCFG\t\t\t0x02000000\n#define IO_APP_FIR\t\t\t0x02000008\n#define IO_APP_FIR_CLR\t\t\t0x02000010\n#define IO_APP_FEC\t\t\t0x02000018\n#define IO_APP_ERR_ACT_MASK\t\t0x02000020\n#define IO_APP_ERR_ATTN_MASK\t\t0x02000028\n#define IO_APP_FIRX1_ACT_MASK\t\t0x02000030\n#define IO_APP_FIRX0_ACT_MASK\t\t0x02000038\n#define IO_APP_SEC_LEM_DEBUG_OVR\t0x02000040\n#define IO_APP_EXTENDED_ERR_PTR\t\t0x02000048\n#define IO_APP_COMMON_CONFIG\t\t0x02000060\n\n#define IO_APP_DEBUG_REG_01\t\t0x02010000\n#define IO_APP_DEBUG_REG_02\t\t0x02010008\n#define IO_APP_DEBUG_REG_03\t\t0x02010010\n#define IO_APP_DEBUG_REG_04\t\t0x02010018\n#define IO_APP_DEBUG_REG_05\t\t0x02010020\n#define IO_APP_DEBUG_REG_06\t\t0x02010028\n#define IO_APP_DEBUG_REG_07\t\t0x02010030\n#define IO_APP_DEBUG_REG_08\t\t0x02010038\n#define IO_APP_DEBUG_REG_09\t\t0x02010040\n#define IO_APP_DEBUG_REG_10\t\t0x02010048\n#define IO_APP_DEBUG_REG_11\t\t0x02010050\n#define IO_APP_DEBUG_REG_12\t\t0x02010058\n#define IO_APP_DEBUG_REG_13\t\t0x02010060\n#define IO_APP_DEBUG_REG_14\t\t0x02010068\n#define IO_APP_DEBUG_REG_15\t\t0x02010070\n#define IO_APP_DEBUG_REG_16\t\t0x02010078\n#define IO_APP_DEBUG_REG_17\t\t0x02010080\n#define IO_APP_DEBUG_REG_18\t\t0x02010088\n\n \nstruct genwqe_reg_io {\n\t__u64 num;\t\t \n\t__u64 val64;\n};\n\n \n#define IO_ILLEGAL_VALUE\t\t0xffffffffffffffffull\n\n \n\n \n#define DDCB_ACFUNC_SLU\t\t\t0x00   \n#define DDCB_ACFUNC_APP\t\t\t0x01   \n\n \n#define DDCB_RETC_IDLE\t\t\t0x0000  \n#define DDCB_RETC_PENDING\t\t0x0101  \n#define DDCB_RETC_COMPLETE\t\t0x0102  \n#define DDCB_RETC_FAULT\t\t\t0x0104  \n#define DDCB_RETC_ERROR\t\t\t0x0108  \n#define DDCB_RETC_FORCED_ERROR\t\t0x01ff  \n\n#define DDCB_RETC_UNEXEC\t\t0x0110  \n#define DDCB_RETC_TERM\t\t\t0x0120  \n#define DDCB_RETC_RES0\t\t\t0x0140  \n#define DDCB_RETC_RES1\t\t\t0x0180  \n\n \n#define DDCB_OPT_ECHO_FORCE_NO\t\t0x0000  \n#define DDCB_OPT_ECHO_FORCE_102\t\t0x0001  \n#define DDCB_OPT_ECHO_FORCE_104\t\t0x0002\n#define DDCB_OPT_ECHO_FORCE_108\t\t0x0003\n\n#define DDCB_OPT_ECHO_FORCE_110\t\t0x0004  \n#define DDCB_OPT_ECHO_FORCE_120\t\t0x0005\n#define DDCB_OPT_ECHO_FORCE_140\t\t0x0006\n#define DDCB_OPT_ECHO_FORCE_180\t\t0x0007\n\n#define DDCB_OPT_ECHO_COPY_NONE\t\t(0 << 5)\n#define DDCB_OPT_ECHO_COPY_ALL\t\t(1 << 5)\n\n \n#define SLCMD_ECHO_SYNC\t\t\t0x00  \n#define SLCMD_MOVE_FLASH\t\t0x06  \n#define SLCMD_MOVE_FLASH_FLAGS_MODE\t0x03  \n#define SLCMD_MOVE_FLASH_FLAGS_DLOAD\t0\t \n#define SLCMD_MOVE_FLASH_FLAGS_EMUL\t1\t \n#define SLCMD_MOVE_FLASH_FLAGS_UPLOAD\t2\t \n#define SLCMD_MOVE_FLASH_FLAGS_VERIFY\t3\t \n#define SLCMD_MOVE_FLASH_FLAG_NOTAP\t(1 << 2) \n#define SLCMD_MOVE_FLASH_FLAG_POLL\t(1 << 3) \n#define SLCMD_MOVE_FLASH_FLAG_PARTITION\t(1 << 4)\n#define SLCMD_MOVE_FLASH_FLAG_ERASE\t(1 << 5)\n\nenum genwqe_card_state {\n\tGENWQE_CARD_UNUSED = 0,\n\tGENWQE_CARD_USED = 1,\n\tGENWQE_CARD_FATAL_ERROR = 2,\n\tGENWQE_CARD_RELOAD_BITSTREAM = 3,\n\tGENWQE_CARD_STATE_MAX,\n};\n\n \nstruct genwqe_bitstream {\n\t__u64 data_addr;\t\t \n\t__u32 size;\t\t\t \n\t__u32 crc;\t\t\t \n\t__u64 target_addr;\t\t \n\t__u32 partition;\t\t \n\t__u32 uid;\t\t\t \n\n\t__u64 slu_id;\t\t\t \n\t__u64 app_id;\t\t\t \n\n\t__u16 retc;\t\t\t \n\t__u16 attn;\t\t\t \n\t__u32 progress;\t\t\t \n};\n\n \n#define DDCB_LENGTH\t\t\t256  \n#define DDCB_ASIV_LENGTH\t\t104  \n#define DDCB_ASIV_LENGTH_ATS\t\t96   \n#define DDCB_ASV_LENGTH\t\t\t64   \n#define DDCB_FIXUPS\t\t\t12   \n\nstruct genwqe_debug_data {\n\tchar driver_version[64];\n\t__u64 slu_unitcfg;\n\t__u64 app_unitcfg;\n\n\t__u8  ddcb_before[DDCB_LENGTH];\n\t__u8  ddcb_prev[DDCB_LENGTH];\n\t__u8  ddcb_finished[DDCB_LENGTH];\n};\n\n \n#define ATS_TYPE_DATA\t\t\t0x0ull  \n#define ATS_TYPE_FLAT_RD\t\t0x4ull  \n#define ATS_TYPE_FLAT_RDWR\t\t0x5ull  \n#define ATS_TYPE_SGL_RD\t\t\t0x6ull  \n#define ATS_TYPE_SGL_RDWR\t\t0x7ull  \n\n#define ATS_SET_FLAGS(_struct, _field, _flags)\t\t\t\t\\\n\t(((_flags) & 0xf) << (44 - (4 * (offsetof(_struct, _field) / 8))))\n\n#define ATS_GET_FLAGS(_ats, _byte_offs)\t\t\t\t\t\\\n\t(((_ats)\t  >> (44 - (4 * ((_byte_offs) / 8)))) & 0xf)\n\n \nstruct genwqe_ddcb_cmd {\n\t \n\t__u64 next_addr;\t\t \n\t__u64 flags;\t\t\t \n\n\t__u8  acfunc;\t\t\t \n\t__u8  cmd;\t\t\t \n\t__u8  asiv_length;\t\t \n\t__u8  asv_length;\t\t \n\t__u16 cmdopts;\t\t\t \n\t__u16 retc;\t\t\t \n\n\t__u16 attn;\t\t\t \n\t__u16 vcrc;\t\t\t \n\t__u32 progress;\t\t\t \n\n\t__u64 deque_ts;\t\t\t \n\t__u64 cmplt_ts;\t\t\t \n\t__u64 disp_ts;\t\t\t \n\n\t \n\t__u64 ddata_addr;\t\t \n\n\t \n\t__u8  asv[DDCB_ASV_LENGTH];\n\n\t \n\tunion {\n\t\tstruct {\n\t\t\t__u64 ats;\n\t\t\t__u8  asiv[DDCB_ASIV_LENGTH_ATS];\n\t\t};\n\t\t \n\t\t__u8 __asiv[DDCB_ASIV_LENGTH];\n\t};\n\t \n};\n\n#define GENWQE_IOC_CODE\t    0xa5\n\n \n#define GENWQE_READ_REG64   _IOR(GENWQE_IOC_CODE, 30, struct genwqe_reg_io)\n#define GENWQE_WRITE_REG64  _IOW(GENWQE_IOC_CODE, 31, struct genwqe_reg_io)\n#define GENWQE_READ_REG32   _IOR(GENWQE_IOC_CODE, 32, struct genwqe_reg_io)\n#define GENWQE_WRITE_REG32  _IOW(GENWQE_IOC_CODE, 33, struct genwqe_reg_io)\n#define GENWQE_READ_REG16   _IOR(GENWQE_IOC_CODE, 34, struct genwqe_reg_io)\n#define GENWQE_WRITE_REG16  _IOW(GENWQE_IOC_CODE, 35, struct genwqe_reg_io)\n\n#define GENWQE_GET_CARD_STATE _IOR(GENWQE_IOC_CODE, 36,\tenum genwqe_card_state)\n\n \nstruct genwqe_mem {\n\t__u64 addr;\n\t__u64 size;\n\t__u64 direction;\n\t__u64 flags;\n};\n\n#define GENWQE_PIN_MEM\t      _IOWR(GENWQE_IOC_CODE, 40, struct genwqe_mem)\n#define GENWQE_UNPIN_MEM      _IOWR(GENWQE_IOC_CODE, 41, struct genwqe_mem)\n\n \n#define GENWQE_EXECUTE_DDCB\t\t\t\t\t\\\n\t_IOWR(GENWQE_IOC_CODE, 50, struct genwqe_ddcb_cmd)\n\n#define GENWQE_EXECUTE_RAW_DDCB\t\t\t\t\t\\\n\t_IOWR(GENWQE_IOC_CODE, 51, struct genwqe_ddcb_cmd)\n\n \n#define GENWQE_SLU_UPDATE  _IOWR(GENWQE_IOC_CODE, 80, struct genwqe_bitstream)\n#define GENWQE_SLU_READ\t   _IOWR(GENWQE_IOC_CODE, 81, struct genwqe_bitstream)\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}