0.7
2020.2
Oct 14 2022
05:20:55
C:/git/Basys-3-FPGA-projects/Sequence circuit/Sequence circuit.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/git/Basys-3-FPGA-projects/Sequence circuit/Sequence circuit.srcs/sim_1/new/tb_clk_div.v,1676536913,verilog,,C:/git/Basys-3-FPGA-projects/Sequence circuit/Sequence circuit.srcs/sources_1/new/top.v,,tb_clkDiv,,,,,,,,
C:/git/Basys-3-FPGA-projects/Sequence circuit/Sequence circuit.srcs/sources_1/new/clk_div.v,1676536181,verilog,,C:/git/Basys-3-FPGA-projects/Sequence circuit/Sequence circuit.srcs/sim_1/new/tb_clk_div.v,,clk_div,,,,,,,,
C:/git/Basys-3-FPGA-projects/Sequence circuit/Sequence circuit.srcs/sources_1/new/top.v,1676536183,verilog,,,,top,,,,,,,,
