

================================================================
== Vivado HLS Report for 'Loopback'
================================================================
* Date:           Thu Jun 02 16:39:44 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls_loopback
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  65537|  65537|  65538|  65538| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+
        |                                |                      |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+
        |grp_Loopback_Loop_1_proc_fu_24  |Loopback_Loop_1_proc  |  65537|  65537|  65537|  65537|   none  |
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|      21|      47|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      23|      47|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |Loopback_Loop_1_proc_U0  |Loopback_Loop_1_proc  |        0|      0|  21|  47|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      0|  21|  47|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS                                    |  1|   0|    1|          0|
    |ap_reg_procdone_Loopback_Loop_1_proc_U0  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  2|   0|    2|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|IN_r_TDATA    |  in |   32|    axis    |     IN_r     |    pointer   |
|IN_r_TVALID   |  in |    1|    axis    |     IN_r     |    pointer   |
|IN_r_TREADY   | out |    1|    axis    |     IN_r     |    pointer   |
|OUT_r_TDATA   | out |   32|    axis    |     OUT_r    |    pointer   |
|OUT_r_TVALID  | out |    1|    axis    |     OUT_r    |    pointer   |
|OUT_r_TREADY  |  in |    1|    axis    |     OUT_r    |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs |   Loopback   | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs |   Loopback   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   Loopback   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   Loopback   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   Loopback   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   Loopback   | return value |
+--------------+-----+-----+------------+--------------+--------------+

