# Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os)
autoidx 434
attribute \top 1
attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:2"
module \unreg
  wire $abc$401$new_n55_
  wire $abc$401$new_n57_
  wire $abc$401$new_n59_
  wire $abc$401$new_n61_
  wire $abc$401$new_n63_
  wire $abc$401$new_n65_
  wire $abc$401$new_n67_
  wire $abc$401$new_n69_
  wire $abc$401$new_n71_
  wire $abc$401$new_n73_
  wire $abc$401$new_n75_
  wire $abc$401$new_n77_
  wire $abc$401$new_n79_
  wire $abc$401$new_n81_
  wire $abc$401$new_n83_
  wire $abc$401$new_n85_
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[0]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[10]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[11]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[12]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[13]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[14]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[15]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[1]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[2]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[3]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[4]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[5]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[6]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[7]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[8]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:57"
  wire \[9]
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 1 \a
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 26 \a0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 52 \a1
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 2 \b
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 27 \b0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 3 \c
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 28 \c0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 4 \d
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 29 \d0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 5 \e
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 30 \e0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 6 \f
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 31 \f0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 7 \g
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 32 \g0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 8 \h
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 33 \h0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 9 \i
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 34 \i0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 10 \j
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 35 \j0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 11 \k
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 36 \k0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 12 \l
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 37 \l0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 13 \m
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 38 \m0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 14 \n
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 39 \n0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 15 \o
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 40 \o0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 16 \p
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 41 \p0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 17 \q
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 42 \q0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 43 \r0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 18 \s
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 44 \s0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 19 \t
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 45 \t0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 20 \u
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 46 \u0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 21 \v
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 47 \v0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 22 \w
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 48 \w0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 23 \x
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 49 \x0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 24 \y
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 50 \y0
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:3"
  wire input 25 \z
  attribute \src "/LGSynth91/Verilog/cmlexamples/unreg_orig.v:40"
  wire output 51 \z0
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$402
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n55_ \f0 }
    connect \Y \v0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$403
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \g0 \j }
    connect \Y $abc$401$new_n55_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$404
    parameter \LUT 8'11000100
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n57_ \g0 }
    connect \Y \w0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$405
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \z \i }
    connect \Y $abc$401$new_n57_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$406
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n59_ \i0 }
    connect \Y \y0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$407
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \j0 \o }
    connect \Y $abc$401$new_n59_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$408
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n61_ \h0 }
    connect \Y \x0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$409
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \i0 \p }
    connect \Y $abc$401$new_n61_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$410
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n63_ \v }
    connect \Y \l0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$411
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \w \d }
    connect \Y $abc$401$new_n63_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$412
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n65_ \j0 }
    connect \Y \z0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$413
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \k0 \n }
    connect \Y $abc$401$new_n65_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$414
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n67_ \k0 }
    connect \Y \a1
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$415
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \d0 \m }
    connect \Y $abc$401$new_n67_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$416
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n69_ \w }
    connect \Y \m0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$417
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \x \c }
    connect \Y $abc$401$new_n69_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$418
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n71_ \x }
    connect \Y \n0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$419
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \y \b }
    connect \Y $abc$401$new_n71_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$420
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n73_ \y }
    connect \Y \o0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$421
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \q \a }
    connect \Y $abc$401$new_n73_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$422
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n75_ \z }
    connect \Y \p0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$423
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \a0 \h }
    connect \Y $abc$401$new_n75_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$424
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n77_ \b0 }
    connect \Y \r0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$425
    parameter \LUT 16'0000110000001100
    parameter \WIDTH 4
    connect \A { \t \s \f \c0 }
    connect \Y $abc$401$new_n77_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$426
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n79_ \a0 }
    connect \Y \q0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$427
    parameter \LUT 16'0000110000001100
    parameter \WIDTH 4
    connect \A { \t \s \g \b0 }
    connect \Y $abc$401$new_n79_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$428
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n81_ \c0 }
    connect \Y \s0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$429
    parameter \LUT 16'0000110000001100
    parameter \WIDTH 4
    connect \A { \t \s \e \v }
    connect \Y $abc$401$new_n81_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$430
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n83_ \d0 }
    connect \Y \t0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$431
    parameter \LUT 16'0000110000001100
    parameter \WIDTH 4
    connect \A { \t \s \l \e0 }
    connect \Y $abc$401$new_n83_
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$432
    parameter \LUT 8'01010101
    parameter \WIDTH 3
    connect \A { \u $abc$401$new_n85_ \e0 }
    connect \Y \u0
  end
  cell $lut $abc$401$auto$blifparse.cc:492:parse_blif$433
    parameter \LUT 16'0000101000001010
    parameter \WIDTH 4
    connect \A { \t \s \f0 \k }
    connect \Y $abc$401$new_n85_
  end
  connect \[0] \l0
  connect \[10] \v0
  connect \[11] \w0
  connect \[12] \x0
  connect \[13] \y0
  connect \[14] \z0
  connect \[15] \a1
  connect \[1] \m0
  connect \[2] \n0
  connect \[3] \o0
  connect \[4] \p0
  connect \[5] \q0
  connect \[6] \r0
  connect \[7] \s0
  connect \[8] \t0
  connect \[9] \u0
end
