//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer XeHostDepthStoreRectangleConstants
// {
//
//   uint xe_host_depth_store_rectangle;// Offset:    0 Size:     4
//
// }
//
// cbuffer XeHostDepthStoreRenderTargetConstants
// {
//
//   uint xe_host_depth_store_render_target;// Offset:    0 Size:     4
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      ID      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- ------- -------------- ------
// xe_host_depth_store_source        texture   float        2dMS      T0             t0      1 
// xe_host_depth_store_dest              UAV   uint4         buf      U0             u0      1 
// XeHostDepthStoreRectangleConstants    cbuffer      NA          NA     CB0            cb0      1 
// XeHostDepthStoreRenderTargetConstants    cbuffer      NA          NA     CB1            cb1      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_1
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[0:0][1], immediateIndexed, space=0
dcl_constantbuffer CB1[1:1][1], immediateIndexed, space=0
dcl_resource_texture2dms(0) (float,float,float,float) T0[0:0], space=0
dcl_uav_typed_buffer (uint,uint,uint,uint) U0[0:0], space=0
dcl_input vThreadID.xy
dcl_temps 5
dcl_thread_group 8, 8, 1
ubfe r0.x, l(2), l(10), CB1[1][0].x
ubfe r0.y, l(10), l(20), CB0[0][0].x
imul null, r0.y, r0.x, r0.y
ult r0.y, r0.y, vThreadID.x
if_nz r0.y
  ret 
endif 
ushr r1.y, CB0[0][0].x, l(10)
mov r1.x, CB0[0][0].x
bfi r0.yz, l(0, 10, 10, 0), l(0, 3, 3, 0), r1.xxyx, l(0, 0, 0, 0)
ishl r1.x, vThreadID.x, l(3)
ushr r1.y, vThreadID.y, l(1)
imad r1.xy, r0.yzyy, r0.xxxx, r1.xyxx
and r2.y, vThreadID.y, l(1)
and r0.y, CB1[1][0].x, l(1023)
ishl r1.z, r1.y, l(1)
mov r2.x, l(0)
iadd r0.zw, r1.xxxz, r2.xxxy
imul null, r2.xz, r0.xxxx, l(80, 0, 16, 0)
udiv r3.xy, null, r0.zwzz, r2.xzxx
imad r0.x, r3.y, r0.y, r3.x
imad r0.yz, -r3.xxyx, r2.xxzx, r0.zzwz
imul null, r0.w, r2.z, r2.x
imad r0.y, r0.z, r2.x, r0.y
imad r0.x, r0.x, r0.w, r0.y
ushr r0.x, r0.x, l(2)
ubfe r0.y, l(2), l(12), CB1[1][0].x
movc r0.y, r2.y, r0.y, l(0)
mov r1.w, l(0)
ldms r2.x, r1.xyww, T0[0].xyzw, r0.y
iadd r3.xyzw, r1.xyxy, l(2, 0, 1, 0)
mov r4.xy, r3.zwzz
mov r4.zw, l(0,0,0,0)
ldms r2.y, r4.xyzw, T0[0].yxzw, r0.y
mov r3.zw, l(0,0,0,0)
ldms r2.z, r3.xyzw, T0[0].yzxw, r0.y
iadd r3.xyzw, r1.xyxy, l(4, 0, 3, 0)
mov r4.xy, r3.zwzz
mov r4.zw, l(0,0,0,0)
ldms r2.w, r4.xyzw, T0[0].yzwx, r0.y
store_uav_typed U0[0].xyzw, r0.xxxx, r2.xyzw
iadd r0.z, r0.x, l(1)
mov r3.zw, l(0,0,0,0)
ldms r2.x, r3.xyzw, T0[0].xyzw, r0.y
iadd r3.xyzw, r1.xyxy, l(6, 0, 5, 0)
mov r4.xy, r3.zwzz
mov r4.zw, l(0,0,0,0)
ldms r2.y, r4.xyzw, T0[0].yxzw, r0.y
mov r3.zw, l(0,0,0,0)
ldms r2.z, r3.xyzw, T0[0].yzxw, r0.y
iadd r1.xy, r1.xyxx, l(7, 0, 0, 0)
mov r1.zw, l(0,0,0,0)
ldms r2.w, r1.xyzw, T0[0].yzwx, r0.y
store_uav_typed U0[0].xyzw, r0.zzzz, r2.xyzw
ret 
// Approximately 55 instruction slots used
