Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 21 13:23:04 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_TOP_test_timing_summary_routed.rpt -pb pulse_TOP_test_timing_summary_routed.pb -rpx pulse_TOP_test_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_TOP_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: EXT_CLK_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EXT_Trig_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_Trig_in
                            (input port)
  Destination:            EXT_Trig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.862ns  (logic 5.066ns (42.706%)  route 6.796ns (57.294%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  EXT_Trig_in (IN)
                         net (fo=0)                   0.000     0.000    EXT_Trig_in
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  EXT_Trig_in_IBUF_inst/O
                         net (fo=1, routed)           3.868     5.331    EXT_Trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.427 r  EXT_Trig_out_OBUF_BUFG_inst/O
                         net (fo=2, routed)           2.928     8.355    EXT_Trig_out_OBUF_BUFG
    K2                   OBUF (Prop_obuf_I_O)         3.507    11.862 r  EXT_Trig_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.862    EXT_Trig_out
    K2                                                                r  EXT_Trig_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_CLK_in
                            (input port)
  Destination:            EXT_Pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.427ns  (logic 5.103ns (44.661%)  route 6.323ns (55.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  EXT_CLK_in (IN)
                         net (fo=0)                   0.000     0.000    EXT_CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  EXT_CLK_in_IBUF_inst/O
                         net (fo=2, routed)           4.661     6.137    testpulse/EXT_CLK_in_IBUF
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.261 r  testpulse/EXT_Pulse_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     7.923    EXT_Pulse_out_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    11.427 r  EXT_Pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.427    EXT_Pulse_out
    L3                                                                r  EXT_Pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_Pulse_complete
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 4.030ns (65.845%)  route 2.091ns (34.155%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/done_reg/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testpulse/done_reg/Q
                         net (fo=2, routed)           2.091     2.609    EXT_Pulse_complete_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     6.121 r  EXT_Pulse_complete_OBUF_inst/O
                         net (fo=0)                   0.000     6.121    EXT_Pulse_complete
    M3                                                                r  EXT_Pulse_complete (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.940ns  (logic 0.799ns (41.177%)  route 1.141ns (58.823%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/count_reg[2]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  testpulse/count_reg[2]/Q
                         net (fo=5, routed)           1.141     1.619    testpulse/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.321     1.940 r  testpulse/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    testpulse/count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.914ns  (logic 0.773ns (40.378%)  route 1.141ns (59.622%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/count_reg[2]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  testpulse/count_reg[2]/Q
                         net (fo=5, routed)           1.141     1.619    testpulse/count[2]
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.295     1.914 r  testpulse/active_i_1/O
                         net (fo=1, routed)           0.000     1.914    testpulse/active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.818ns  (logic 0.799ns (43.952%)  route 1.019ns (56.048%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/count_reg[2]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  testpulse/count_reg[2]/Q
                         net (fo=5, routed)           1.019     1.497    testpulse/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.321     1.818 r  testpulse/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    testpulse/count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.792ns  (logic 0.773ns (43.138%)  route 1.019ns (56.862%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/count_reg[2]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  testpulse/count_reg[2]/Q
                         net (fo=5, routed)           1.019     1.497    testpulse/count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.295     1.792 r  testpulse/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    testpulse/count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.371ns  (logic 0.642ns (46.841%)  route 0.729ns (53.159%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/count_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testpulse/count_reg[0]/Q
                         net (fo=5, routed)           0.729     1.247    testpulse/count[0]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.124     1.371 r  testpulse/done_i_1/O
                         net (fo=1, routed)           0.000     1.371    testpulse/done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.149ns  (logic 0.518ns (45.064%)  route 0.631ns (54.936%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/done_reg/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testpulse/done_reg/Q
                         net (fo=2, routed)           0.631     1.149    testpulse/EXT_Pulse_complete_OBUF
    SLICE_X65Y83         FDCE                                         f  testpulse/run_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testpulse/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            testpulse/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  testpulse/run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testpulse/run_reg/Q
                         net (fo=5, routed)           0.109     0.250    testpulse/run
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  testpulse/active_i_1/O
                         net (fo=1, routed)           0.000     0.295    testpulse/active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            testpulse/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  testpulse/run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testpulse/run_reg/Q
                         net (fo=5, routed)           0.109     0.250    testpulse/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.048     0.298 r  testpulse/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.298    testpulse/count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            testpulse/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  testpulse/run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testpulse/run_reg/Q
                         net (fo=5, routed)           0.113     0.254    testpulse/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  testpulse/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    testpulse/count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            testpulse/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  testpulse/run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testpulse/run_reg/Q
                         net (fo=5, routed)           0.113     0.254    testpulse/run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.048     0.302 r  testpulse/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    testpulse/count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/count_reg[1]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  testpulse/count_reg[1]/Q
                         net (fo=5, routed)           0.122     0.270    testpulse/count[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.099     0.369 r  testpulse/done_i_1/O
                         net (fo=1, routed)           0.000     0.369    testpulse/done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  testpulse/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpulse/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.164ns (40.545%)  route 0.240ns (59.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/done_reg/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  testpulse/done_reg/Q
                         net (fo=2, routed)           0.240     0.404    testpulse/EXT_Pulse_complete_OBUF
    SLICE_X65Y83         FDCE                                         f  testpulse/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_Pulse_complete
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.377ns (72.993%)  route 0.510ns (27.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/done_reg/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  testpulse/done_reg/Q
                         net (fo=2, routed)           0.510     0.674    EXT_Pulse_complete_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.887 r  EXT_Pulse_complete_OBUF_inst/O
                         net (fo=0)                   0.000     1.887    EXT_Pulse_complete
    M3                                                                r  EXT_Pulse_complete (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpulse/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_Pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.413ns (70.693%)  route 0.586ns (29.307%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  testpulse/active_reg/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  testpulse/active_reg/Q
                         net (fo=2, routed)           0.255     0.419    testpulse/active
    SLICE_X64Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.464 r  testpulse/EXT_Pulse_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     0.795    EXT_Pulse_out_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     1.999 r  EXT_Pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.999    EXT_Pulse_out
    L3                                                                r  EXT_Pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_Trig_in
                            (input port)
  Destination:            EXT_Trig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.884ns  (logic 1.465ns (37.717%)  route 2.419ns (62.283%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  EXT_Trig_in (IN)
                         net (fo=0)                   0.000     0.000    EXT_Trig_in
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  EXT_Trig_in_IBUF_inst/O
                         net (fo=1, routed)           1.671     1.902    EXT_Trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.928 r  EXT_Trig_out_OBUF_BUFG_inst/O
                         net (fo=2, routed)           0.747     2.676    EXT_Trig_out_OBUF_BUFG
    K2                   OBUF (Prop_obuf_I_O)         1.208     3.884 r  EXT_Trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.884    EXT_Trig_out
    K2                                                                r  EXT_Trig_out (OUT)
  -------------------------------------------------------------------    -------------------





