// Seed: 3296994888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_9 = 1;
  wire id_10;
  assign id_10 = id_8;
  assign id_3  = id_6;
endmodule
module module_1 #(
    parameter id_17 = 32'd70,
    parameter id_18 = 32'd27,
    parameter id_21 = 32'd98,
    parameter id_8  = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire _id_21;
  inout wire id_20;
  output wire id_19;
  input wire _id_18;
  input wire _id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_23,
      id_20,
      id_16,
      id_14,
      id_9,
      id_7,
      id_20,
      id_15
  );
  inout wire id_1;
  logic [id_17 : id_8] id_29;
  assign id_13[id_21&&id_18] = id_1;
  wire [-1 : 1] id_30;
endmodule
