<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_axi_stream_master</spirit:name>
  <spirit:version>3.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_axi_stream_master_v3_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f804d888</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_axi_stream_master_v3_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f804d888</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>84416338</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>switches</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>center_button</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>go_led_test</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v3_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_debounce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_635b56b3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v3_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_debounce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_axi_stream_master_v3_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_84416338</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_axi_stream_master_v3_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_axi_stream_master_v3.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-08-01T13:26:34Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fb219d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278ae5fd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b7b059_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40edf6a2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f46de4_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e59ca7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b04ad36_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f68210_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1149a963_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4a7d19_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9fee17_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea41d39_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3cdc8b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6351aa5e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137cf09e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27401ac0_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b0cfd2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd5f698_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c265343_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637cb98_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e060bbc_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfead19_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d309df1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f343ded_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12579a4e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a473bd9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbc7d19_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a74e2df_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6590defe_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141fbbc3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df47332_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a29f2dd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55576085_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e892cd6_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c75a9bc_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3765aca7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ec6a45_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b294be_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2c332d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6f11a1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e497a4e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c293ef_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e76d15_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adfecd8_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cb2488_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac1ce0d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608f11d9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa8b25_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b583c7a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4729a2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ace6dad_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aaa2978_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631d335b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1705e991_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12896e26_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bda291_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb345bc_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f6209f_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5638ba7a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688ad840_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3542f734_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8d3c5_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7737e282_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797ec736_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b92949_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdf02a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2deca492_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ec28e9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7859c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f89f8a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573e8bc_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc4a88a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666886e7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eeff89c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3add3987_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a17e1dc_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338e1bd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237e3192_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a4bf21_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d165a9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300b4971_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3ef0fd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4943ee_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e8782b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327585d3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6005c246_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d544a2d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f06d8ed_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218a6ff8_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185cffdc_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3818df19_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d121929_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487bebd3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec84bb6_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff952cd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0e1441_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d4adeb_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ecf587_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe5543c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e6f9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecfa31e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349d3c7b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ed211c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5423c6b3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43925ed8_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddeb9f7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/my_axi_stream_master_3.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8a2a6053"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6da35c83"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e5c82e53"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9a194edc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2a7e824d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
