<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='572' type='1717'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='572'>// llvm.amdgcn.is.shared</doc>
<use f='llvm/build/include/llvm/IR/IntrinsicImpl.inc' l='36499' u='r' c='_ZN4llvm9Intrinsic25getIntrinsicForGCCBuiltinEPKcNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp' l='174' c='_ZL19intrinsicToAttrNamejRbS_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4756' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1018' c='_ZNK4llvm10GCNTTIImpl26collectFlatAddressOperandsERNS_15SmallVectorImplIiEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1049' c='_ZNK4llvm10GCNTTIImpl32rewriteIntrinsicWithAddressSpaceEPNS_13IntrinsicInstEPNS_5ValueES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1051' u='r' c='_ZNK4llvm10GCNTTIImpl32rewriteIntrinsicWithAddressSpaceEPNS_13IntrinsicInstEPNS_5ValueES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6594' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6597' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
