{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@100:114@HdlIdDef", "  parameter       DMA_MEM_ADDRESS_WIDTH = 8;\n\n  // for the syncronization buffer\n\n  localparam      MEM_RATIO = AXI_DATA_WIDTH/DMA_DATA_WIDTH;  // Max supported MEM_RATIO is 16\n  localparam      AXI_MEM_ADDRESS_WIDTH = (MEM_RATIO == 1) ? DMA_MEM_ADDRESS_WIDTH :\n                                       (MEM_RATIO == 2) ? (DMA_MEM_ADDRESS_WIDTH - 1) :\n                                       (MEM_RATIO == 4) ? (DMA_MEM_ADDRESS_WIDTH - 2) :\n                                       (MEM_RATIO == 8) ? (DMA_MEM_ADDRESS_WIDTH - 3) :\n                                                          (DMA_MEM_ADDRESS_WIDTH - 4);\n\n  // for the AXI interface\n\n  localparam      AXI_BYTE_WIDTH = AXI_DATA_WIDTH/8;\n  localparam      DMA_BYTE_WIDTH = DMA_DATA_WIDTH/8;\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@99:109", "  parameter       AXI_ADDRESS_LIMIT = 32'h00000000;\n  parameter       DMA_MEM_ADDRESS_WIDTH = 8;\n\n  // for the syncronization buffer\n\n  localparam      MEM_RATIO = AXI_DATA_WIDTH/DMA_DATA_WIDTH;  // Max supported MEM_RATIO is 16\n  localparam      AXI_MEM_ADDRESS_WIDTH = (MEM_RATIO == 1) ? DMA_MEM_ADDRESS_WIDTH :\n                                       (MEM_RATIO == 2) ? (DMA_MEM_ADDRESS_WIDTH - 1) :\n                                       (MEM_RATIO == 4) ? (DMA_MEM_ADDRESS_WIDTH - 2) :\n                                       (MEM_RATIO == 8) ? (DMA_MEM_ADDRESS_WIDTH - 3) :\n                                                          (DMA_MEM_ADDRESS_WIDTH - 4);\n"]], "Diff Content": {"Delete": [[105, "  localparam      AXI_MEM_ADDRESS_WIDTH = (MEM_RATIO == 1) ? DMA_MEM_ADDRESS_WIDTH :\n"], [106, "                                       (MEM_RATIO == 2) ? (DMA_MEM_ADDRESS_WIDTH - 1) :\n"], [107, "                                       (MEM_RATIO == 4) ? (DMA_MEM_ADDRESS_WIDTH - 2) :\n"], [108, "                                       (MEM_RATIO == 8) ? (DMA_MEM_ADDRESS_WIDTH - 3) :\n"], [109, "                                                          (DMA_MEM_ADDRESS_WIDTH - 4);\n"]], "Add": [[109, "  localparam      AXI_MEM_ADDRESS_WIDTH = (MEM_RATIO == 1) ?  DMA_MEM_ADDRESS_WIDTH :\n"], [109, "                                          (MEM_RATIO == 2) ? (DMA_MEM_ADDRESS_WIDTH - 1) :\n"], [109, "                                          (MEM_RATIO == 4) ? (DMA_MEM_ADDRESS_WIDTH - 2) :\n"], [109, "                                          (MEM_RATIO == 8) ? (DMA_MEM_ADDRESS_WIDTH - 3) :\n"], [109, "                                                             (DMA_MEM_ADDRESS_WIDTH - 4);\n"]]}}