Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsqrt_test_behav xil_defaultlib.fsqrt_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 52 differs from formal bit length 26 for port 'b' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C9 Floating-Point Algorithms and FPU Design in Verilog HDL/code/code.srcs/sources_1/new/fsqrt_design.v:42]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 50 for port 's' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C9 Floating-Point Algorithms and FPU Design in Verilog HDL/code/code.srcs/sources_1/new/wallace32.v:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 50 for port 's' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C9 Floating-Point Algorithms and FPU Design in Verilog HDL/code/code.srcs/sources_1/new/wallace32.v:47]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 50 for port 'a' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C9 Floating-Point Algorithms and FPU Design in Verilog HDL/code/code.srcs/sources_1/new/wallace32.v:50]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 50 for port 'a' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C9 Floating-Point Algorithms and FPU Design in Verilog HDL/code/code.srcs/sources_1/new/wallace32.v:53]
WARNING: [VRFC 10-3705] select index 47 into 'temp_frac' is out of bounds [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C9 Floating-Point Algorithms and FPU Design in Verilog HDL/code/code.srcs/sources_1/new/fsqrt_design.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_even
Compiling module xil_defaultlib.csa(WIDTH=52)
Compiling module xil_defaultlib.wallace26x26
Compiling module xil_defaultlib.wallace24x28
Compiling module xil_defaultlib.reg_design(WIDTH=64)
Compiling module xil_defaultlib.csa
Compiling module xil_defaultlib.wallace26x24
Compiling module xil_defaultlib.reg_design(WIDTH=114)
Compiling module xil_defaultlib.fsqrt_design
Compiling module xil_defaultlib.fsqrt_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsqrt_test_behav
