/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.43
Hash     : 6a3f4b4
Date     : Feb 23 2024
Type     : Engineering
Log Time   : Fri Feb 23 13:46:46 2024 GMT

[ 18:46:46 ] Analysis has started
[ 18:46:46 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_analyzer.cmd
[ 18:46:46 ] Duration: 78 ms. Max utilization: 44 MB
[ 18:46:46 ] Synthesize has started
[ 18:46:46 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/yosys -s add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.ys -l add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_synth.log
[ 18:46:46 ] Duration: 528 ms. Max utilization: 60 MB
[ 18:46:47 ] Gate Simulation has started
[ 18:46:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  --timing --build --main --exe --top-module co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
[ 18:46:59 ] Duration: 12324 ms. Max utilization: 139 MB
[ 18:46:59 ] Command: make -j -C obj_dir/ -f Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.mk Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
[ 18:46:59 ] Duration: 37 ms. Max utilization: 105 MB
[ 18:46:59 ] Command: obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
[ 18:46:59 ] Duration: 57 ms. Max utilization: 464 MB
[ 18:46:59 ] Packing has started
[ 18:46:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --pack
[ 18:47:35 ] Duration: 35937 ms. Max utilization: 1590 MB
[ 18:47:35 ] Placement has started
[ 18:47:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.blif --output add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_pin_loc.place --assign_unconstrained_pins in_define_order
[ 18:47:35 ] Duration: 278 ms. Max utilization: 87 MB
[ 18:47:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --place
[ 18:52:04 ] Duration: 268520 ms. Max utilization: 1736 MB
[ 18:52:04 ] Route has started
[ 18:52:04 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --route
[ 18:54:14 ] Duration: 130280 ms. Max utilization: 1808 MB
[ 18:54:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synthesis.v_
[ 18:54:14 ] Duration: 24 ms. Max utilization: 684 kiB
[ 18:54:14 ] Post-PnR Simulation has started
[ 18:54:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  -DPNR=1 --timing --build --main --exe --top-module co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 18:54:28 ] Duration: 13749 ms. Max utilization: 139 MB
[ 18:54:28 ] Command: make -j -C obj_dir/ -f Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.mk Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
[ 18:54:28 ] Duration: 36 ms. Max utilization: 105 MB
[ 18:54:28 ] Command: obj_dir/Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2
[ 18:54:28 ] Duration: 59 ms. Max utilization: 464 MB
[ 18:54:28 ] TimingAnalysis has started
[ 18:54:28 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/synthesis/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/packing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/placement/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_post_synth.route --analysis
[ 18:55:04 ] Duration: 36045 ms. Max utilization: 1657 MB
[ 18:55:04 ] PowerAnalysis has started
[ 18:55:04 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/yosys -s pw_extract.ys -l add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2_power.log
[ 18:55:04 ] Duration: 159 ms. Max utilization: 45 MB
[ 18:55:04 ] GenerateBitstream has started
[ 18:55:04 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_23_2024_09_15_01/bin/openfpga -batch -f add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.openfpga
[ 19:02:11 ] Duration: 427039 ms. Max utilization: 4670 MB
