<strong>verilog-compiler</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"echo 'No verilog-compiler set, see \"M-x describe-variable verilog-compiler\"'"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Program and arguments to use to compile Verilog source.</br>
Depending on the `verilog-set-compile-command', this may be invoked when</br>
you type M-x compile.  When the compile completes, C-x ` will take</br>
you to the next lint error.</br>
</br>
You can customize this variable.