$comment
	File created using the following command:
		vcd file Problema2CD.msim.vcd -direction
$end
$date
	Thu May 19 05:27:10 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module contador5bits14_vlg_vec_tst $end
$var reg 1 ! T $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var wire 1 $ Q [0] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [2] $end
$var wire 1 ' Q [3] $end
$var wire 1 ( Q [4] $end
$var wire 1 ) QB [0] $end
$var wire 1 * QB [1] $end
$var wire 1 + QB [2] $end
$var wire 1 , QB [3] $end
$var wire 1 - QB [4] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 clk~combout $end
$var wire 1 5 reset~combout $end
$var wire 1 6 and0~0_combout $end
$var wire 1 7 and0~combout $end
$var wire 1 8 T~combout $end
$var wire 1 9 comb_3|Q~regout $end
$var wire 1 : comb_4|Q~regout $end
$var wire 1 ; comb_5|Q~regout $end
$var wire 1 < comb_6|Q~regout $end
$var wire 1 = comb_7|Q~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0(
1'
1&
1%
1$
1-
0,
0+
0*
0)
0.
1/
x0
11
12
13
04
05
06
07
18
09
0:
0;
0<
0=
$end
#40000
1"
14
19
1)
0$
#80000
0"
04
#120000
1"
14
09
0)
1$
1:
1*
0%
#160000
0"
04
#200000
1"
14
19
1)
0$
#240000
0"
04
#280000
1"
14
09
0)
1$
0:
0*
1%
1;
1+
0&
#320000
0"
04
#360000
1"
14
19
1)
0$
#400000
0"
04
#440000
1"
14
09
0)
1$
1:
1*
0%
#480000
0"
04
#520000
1"
14
19
16
1)
0$
#560000
0"
04
#600000
1"
14
09
06
0)
1$
0:
0*
1%
0;
0+
1&
1<
1,
0'
#640000
0"
04
#680000
1"
14
19
1)
0$
#720000
0"
04
#760000
1"
14
09
0)
1$
1:
1*
0%
#800000
0"
04
#840000
1"
14
19
1)
0$
#880000
0"
04
#920000
1"
14
09
0)
1$
0:
0*
1%
1;
1+
0&
#960000
0"
04
#1000000
