<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `SPI_MEM_CTRL` reader"><title>R in esp32c6::spi0::spi_mem_ctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32c6" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (c475e2303 2024-02-28)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32c6/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32c6/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32c6/index.html">esp32c6</a><span class="version">0.12.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.spi_mem_d_pol">spi_mem_d_pol</a></li><li><a href="#method.spi_mem_data_ie_always_on">spi_mem_data_ie_always_on</a></li><li><a href="#method.spi_mem_dqs_ie_always_on">spi_mem_dqs_ie_always_on</a></li><li><a href="#method.spi_mem_faddr_oct">spi_mem_faddr_oct</a></li><li><a href="#method.spi_mem_fastrd_mode">spi_mem_fastrd_mode</a></li><li><a href="#method.spi_mem_fcmd_oct">spi_mem_fcmd_oct</a></li><li><a href="#method.spi_mem_fcmd_quad">spi_mem_fcmd_quad</a></li><li><a href="#method.spi_mem_fdin_oct">spi_mem_fdin_oct</a></li><li><a href="#method.spi_mem_fdout_oct">spi_mem_fdout_oct</a></li><li><a href="#method.spi_mem_fdummy_rin">spi_mem_fdummy_rin</a></li><li><a href="#method.spi_mem_fdummy_wout">spi_mem_fdummy_wout</a></li><li><a href="#method.spi_mem_fread_dio">spi_mem_fread_dio</a></li><li><a href="#method.spi_mem_fread_dual">spi_mem_fread_dual</a></li><li><a href="#method.spi_mem_fread_qio">spi_mem_fread_qio</a></li><li><a href="#method.spi_mem_fread_quad">spi_mem_fread_quad</a></li><li><a href="#method.spi_mem_q_pol">spi_mem_q_pol</a></li><li><a href="#method.spi_mem_wdummy_always_out">spi_mem_wdummy_always_out</a></li><li><a href="#method.spi_mem_wdummy_dqs_always_out">spi_mem_wdummy_dqs_always_out</a></li><li><a href="#method.spi_mem_wp">spi_mem_wp</a></li></ul></section><h2><a href="index.html">In esp32c6::spi0::spi_mem_ctrl</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32c6/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32c6</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a href="index.html">spi_mem_ctrl</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type esp32c6::generic::R">R</a>&lt;<a class="struct" href="struct.SPI_MEM_CTRL_SPEC.html" title="struct esp32c6::spi0::spi_mem_ctrl::SPI_MEM_CTRL_SPEC">SPI_MEM_CTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>SPI_MEM_CTRL</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CSPI_MEM_CTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#69-165">source</a><a href="#impl-R%3CSPI_MEM_CTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type esp32c6::spi0::spi_mem_ctrl::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.spi_mem_wdummy_dqs_always_out" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#72-74">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_wdummy_dqs_always_out" class="fn">spi_mem_wdummy_dqs_always_out</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R">SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R</a></h4></section></summary><div class="docblock"><p>Bit 0 - In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_wdummy_always_out" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#77-79">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_wdummy_always_out" class="fn">spi_mem_wdummy_always_out</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_WDUMMY_ALWAYS_OUT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_R">SPI_MEM_WDUMMY_ALWAYS_OUT_R</a></h4></section></summary><div class="docblock"><p>Bit 1 - In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdummy_rin" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#82-84">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdummy_rin" class="fn">spi_mem_fdummy_rin</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDUMMY_RIN_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R">SPI_MEM_FDUMMY_RIN_R</a></h4></section></summary><div class="docblock"><p>Bit 2 - In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdummy_wout" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#87-89">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdummy_wout" class="fn">spi_mem_fdummy_wout</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDUMMY_WOUT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R">SPI_MEM_FDUMMY_WOUT_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdout_oct" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#92-94">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdout_oct" class="fn">spi_mem_fdout_oct</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDOUT_OCT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R">SPI_MEM_FDOUT_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - Apply 8 signals during write-data phase 1:enable 0: disable</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdin_oct" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#97-99">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdin_oct" class="fn">spi_mem_fdin_oct</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDIN_OCT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R">SPI_MEM_FDIN_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - Apply 8 signals during read-data phase 1:enable 0: disable</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_faddr_oct" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#102-104">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_faddr_oct" class="fn">spi_mem_faddr_oct</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FADDR_OCT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R">SPI_MEM_FADDR_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 6 - Apply 8 signals during address phase 1:enable 0: disable</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fcmd_quad" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#107-109">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fcmd_quad" class="fn">spi_mem_fcmd_quad</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FCMD_QUAD_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R">SPI_MEM_FCMD_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 8 - Apply 4 signals during command phase 1:enable 0: disable</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fcmd_oct" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#112-114">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fcmd_oct" class="fn">spi_mem_fcmd_oct</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FCMD_OCT_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R">SPI_MEM_FCMD_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 9 - Apply 8 signals during command phase 1:enable 0: disable</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fastrd_mode" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#117-119">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fastrd_mode" class="fn">spi_mem_fastrd_mode</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FASTRD_MODE_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R">SPI_MEM_FASTRD_MODE_R</a></h4></section></summary><div class="docblock"><p>Bit 13 - This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fread_dual" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#122-124">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fread_dual" class="fn">spi_mem_fread_dual</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FREAD_DUAL_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R">SPI_MEM_FREAD_DUAL_R</a></h4></section></summary><div class="docblock"><p>Bit 14 - In the read operations, read-data phase apply 2 signals. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_q_pol" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#127-129">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_q_pol" class="fn">spi_mem_q_pol</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_Q_POL_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_R">SPI_MEM_Q_POL_R</a></h4></section></summary><div class="docblock"><p>Bit 18 - The bit is used to set MISO line polarity, 1: high 0, low</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_d_pol" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#132-134">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_d_pol" class="fn">spi_mem_d_pol</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_D_POL_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_D_POL_R">SPI_MEM_D_POL_R</a></h4></section></summary><div class="docblock"><p>Bit 19 - The bit is used to set MOSI line polarity, 1: high 0, low</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fread_quad" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#137-139">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fread_quad" class="fn">spi_mem_fread_quad</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FREAD_QUAD_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R">SPI_MEM_FREAD_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 20 - In the read operations read-data phase apply 4 signals. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_wp" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#142-144">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_wp" class="fn">spi_mem_wp</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_WP_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_WP_R">SPI_MEM_WP_R</a></h4></section></summary><div class="docblock"><p>Bit 21 - Write protect signal output when SPI is idle. 1: output high, 0: output low.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fread_dio" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#147-149">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fread_dio" class="fn">spi_mem_fread_dio</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FREAD_DIO_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R">SPI_MEM_FREAD_DIO_R</a></h4></section></summary><div class="docblock"><p>Bit 23 - In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fread_qio" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#152-154">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fread_qio" class="fn">spi_mem_fread_qio</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FREAD_QIO_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R">SPI_MEM_FREAD_QIO_R</a></h4></section></summary><div class="docblock"><p>Bit 24 - In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_dqs_ie_always_on" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#157-159">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_dqs_ie_always_on" class="fn">spi_mem_dqs_ie_always_on</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_DQS_IE_ALWAYS_ON_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_DQS_IE_ALWAYS_ON_R">SPI_MEM_DQS_IE_ALWAYS_ON_R</a></h4></section></summary><div class="docblock"><p>Bit 30 - When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_data_ie_always_on" class="method"><a class="src rightside" href="../../../src/esp32c6/spi0/spi_mem_ctrl.rs.html#162-164">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_data_ie_always_on" class="fn">spi_mem_data_ie_always_on</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_DATA_IE_ALWAYS_ON_R.html" title="type esp32c6::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_R">SPI_MEM_DATA_IE_ALWAYS_ON_R</a></h4></section></summary><div class="docblock"><p>Bit 31 - When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others.</p>
</div></details></div></details></div></section></div></main></body></html>