// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_matrix_mult_Pipeline_VITIS_LOOP_91_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        noise_out_dout,
        noise_out_empty_n,
        noise_out_read,
        MULQ_out_din,
        MULQ_out_full_n,
        MULQ_out_write,
        Q_TEMP_V_address0,
        Q_TEMP_V_ce0,
        Q_TEMP_V_q0,
        Q_TEMP_V_address1,
        Q_TEMP_V_ce1,
        Q_TEMP_V_q1,
        Q_TEMP_V_address2,
        Q_TEMP_V_ce2,
        Q_TEMP_V_q2,
        Q_TEMP_V_address3,
        Q_TEMP_V_ce3,
        Q_TEMP_V_q3,
        Q_TEMP_V_address4,
        Q_TEMP_V_ce4,
        Q_TEMP_V_q4,
        Q_TEMP_V_address5,
        Q_TEMP_V_ce5,
        Q_TEMP_V_q5,
        Q_TEMP_V_address6,
        Q_TEMP_V_ce6,
        Q_TEMP_V_q6,
        Q_TEMP_V_address7,
        Q_TEMP_V_ce7,
        Q_TEMP_V_q7
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] noise_out_dout;
input   noise_out_empty_n;
output   noise_out_read;
output  [15:0] MULQ_out_din;
input   MULQ_out_full_n;
output   MULQ_out_write;
output  [5:0] Q_TEMP_V_address0;
output   Q_TEMP_V_ce0;
input  [15:0] Q_TEMP_V_q0;
output  [5:0] Q_TEMP_V_address1;
output   Q_TEMP_V_ce1;
input  [15:0] Q_TEMP_V_q1;
output  [5:0] Q_TEMP_V_address2;
output   Q_TEMP_V_ce2;
input  [15:0] Q_TEMP_V_q2;
output  [5:0] Q_TEMP_V_address3;
output   Q_TEMP_V_ce3;
input  [15:0] Q_TEMP_V_q3;
output  [5:0] Q_TEMP_V_address4;
output   Q_TEMP_V_ce4;
input  [15:0] Q_TEMP_V_q4;
output  [5:0] Q_TEMP_V_address5;
output   Q_TEMP_V_ce5;
input  [15:0] Q_TEMP_V_q5;
output  [5:0] Q_TEMP_V_address6;
output   Q_TEMP_V_ce6;
input  [15:0] Q_TEMP_V_q6;
output  [5:0] Q_TEMP_V_address7;
output   Q_TEMP_V_ce7;
input  [15:0] Q_TEMP_V_q7;

reg ap_idle;
reg noise_out_read;
reg[15:0] MULQ_out_din;
reg MULQ_out_write;
reg[5:0] Q_TEMP_V_address0;
reg Q_TEMP_V_ce0;
reg[5:0] Q_TEMP_V_address1;
reg Q_TEMP_V_ce1;
reg[5:0] Q_TEMP_V_address2;
reg Q_TEMP_V_ce2;
reg[5:0] Q_TEMP_V_address3;
reg Q_TEMP_V_ce3;
reg[5:0] Q_TEMP_V_address4;
reg Q_TEMP_V_ce4;
reg[5:0] Q_TEMP_V_address5;
reg Q_TEMP_V_ce5;
reg[5:0] Q_TEMP_V_address6;
reg Q_TEMP_V_ce6;
reg[5:0] Q_TEMP_V_address7;
reg Q_TEMP_V_ce7;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] icmp_ln91_reg_2754;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state16_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_subdone;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    noise_out_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg    MULQ_out_blk_n;
reg  signed [15:0] reg_802;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_state18_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
reg    ap_block_state19_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state14_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg  signed [15:0] reg_807;
reg    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
reg    ap_block_state20_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage7_11001;
reg  signed [15:0] reg_812;
reg    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
reg    ap_block_state21_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
reg  signed [15:0] reg_817;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state15_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg  signed [15:0] reg_823;
reg  signed [15:0] reg_828;
reg  signed [15:0] reg_833;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_state17_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg  signed [15:0] reg_839;
reg  signed [15:0] reg_846;
reg  signed [15:0] reg_852;
reg  signed [15:0] reg_859;
wire   [0:0] icmp_ln91_fu_873_p2;
reg   [0:0] icmp_ln91_reg_2754_pp0_iter1_reg;
wire  signed [23:0] sext_ln1171_fu_890_p1;
reg  signed [23:0] sext_ln1171_reg_2798;
wire  signed [23:0] sext_ln1171_2_fu_906_p1;
reg  signed [23:0] sext_ln1171_2_reg_2865;
wire  signed [23:0] sext_ln1171_4_fu_930_p1;
reg  signed [23:0] sext_ln1171_4_reg_2942;
wire  signed [23:0] sext_ln1171_6_fu_975_p1;
reg  signed [23:0] sext_ln1171_6_reg_3029;
wire  signed [23:0] sext_ln1171_8_fu_1058_p1;
reg  signed [23:0] sext_ln1171_8_reg_3131;
wire  signed [23:0] sext_ln1171_10_fu_1179_p1;
reg  signed [23:0] sext_ln1171_10_reg_3248;
wire  signed [23:0] sext_ln1171_12_fu_1317_p1;
reg  signed [23:0] sext_ln1171_12_reg_3370;
reg  signed [15:0] Q_TEMP_V_load_46_reg_3427;
reg  signed [15:0] Q_TEMP_V_load_52_reg_3437;
reg  signed [15:0] Q_TEMP_V_load_59_reg_3447;
wire  signed [23:0] sext_ln1171_14_fu_1460_p1;
reg  signed [23:0] sext_ln1171_14_reg_3457;
reg  signed [23:0] sext_ln1171_14_reg_3457_pp0_iter2_reg;
reg  signed [15:0] Q_TEMP_V_load_55_reg_3529;
reg  signed [15:0] Q_TEMP_V_load_61_reg_3539;
reg  signed [15:0] Q_TEMP_V_load_62_reg_3544;
reg   [15:0] Q_TEMP_V_load_63_reg_3549;
reg  signed [15:0] Q_TEMP_V_load_63_reg_3549_pp0_iter2_reg;
reg   [15:0] tmp_32_reg_3584;
reg   [15:0] tmp_38_reg_3594;
reg   [15:0] tmp_44_reg_3604;
reg   [15:0] tmp_20_reg_3634;
reg   [15:0] tmp_51_reg_3674;
reg   [15:0] trunc_ln_reg_3684;
reg   [15:0] trunc_ln717_1_reg_3689;
reg   [15:0] trunc_ln717_2_reg_3734;
reg   [15:0] trunc_ln717_3_reg_3739;
reg   [15:0] trunc_ln717_4_reg_3774;
reg   [15:0] tmp_41_reg_3779;
reg   [15:0] tmp_48_reg_3804;
reg   [15:0] trunc_ln717_5_reg_3814;
reg   [15:0] tmp_55_reg_3824;
reg   [15:0] trunc_ln717_6_reg_3829;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage4_subdone;
reg   [4:0] data_idx_fu_176;
wire   [4:0] data_idx_2_fu_879_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_data_idx_1;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
wire  signed [15:0] sext_ln1171_fu_890_p0;
wire  signed [15:0] sext_ln1171_2_fu_906_p0;
wire  signed [15:0] sext_ln1171_4_fu_930_p0;
wire  signed [23:0] grp_fu_2188_p2;
wire   [15:0] tmp_2_fu_958_p4;
wire  signed [15:0] sext_ln1171_6_fu_975_p0;
wire  signed [23:0] grp_fu_2195_p2;
wire   [15:0] tmp_9_fu_983_p4;
wire  signed [23:0] grp_fu_2202_p2;
wire   [15:0] tmp_14_fu_1004_p4;
wire  signed [23:0] tmp_3_fu_1041_p1;
wire   [23:0] grp_fu_2209_p3;
wire   [15:0] tmp_3_fu_1041_p4;
wire  signed [15:0] sext_ln1171_8_fu_1058_p0;
wire  signed [23:0] tmp_s_fu_1066_p1;
wire   [23:0] grp_fu_2218_p3;
wire   [15:0] tmp_s_fu_1066_p4;
wire  signed [23:0] tmp_15_fu_1087_p1;
wire   [23:0] grp_fu_2227_p3;
wire   [15:0] tmp_15_fu_1087_p4;
wire  signed [23:0] grp_fu_2236_p2;
wire   [15:0] tmp_21_fu_1108_p4;
wire  signed [23:0] grp_fu_2242_p2;
wire   [15:0] tmp_28_fu_1129_p4;
wire  signed [23:0] tmp_4_fu_1162_p1;
wire   [23:0] grp_fu_2248_p3;
wire   [15:0] tmp_4_fu_1162_p4;
wire  signed [15:0] sext_ln1171_10_fu_1179_p0;
wire  signed [23:0] tmp_1_fu_1187_p1;
wire   [23:0] grp_fu_2257_p3;
wire   [15:0] tmp_1_fu_1187_p4;
wire  signed [23:0] tmp_16_fu_1208_p1;
wire   [23:0] grp_fu_2266_p3;
wire   [15:0] tmp_16_fu_1208_p4;
wire  signed [23:0] tmp_22_fu_1229_p1;
wire   [23:0] grp_fu_2275_p3;
wire   [15:0] tmp_22_fu_1229_p4;
wire  signed [23:0] tmp_29_fu_1250_p1;
wire   [23:0] grp_fu_2283_p3;
wire   [15:0] tmp_29_fu_1250_p4;
wire  signed [23:0] grp_fu_2291_p2;
wire   [15:0] tmp_35_fu_1271_p4;
wire  signed [23:0] tmp_5_fu_1300_p1;
wire   [23:0] grp_fu_2297_p3;
wire   [15:0] tmp_5_fu_1300_p4;
wire  signed [15:0] sext_ln1171_12_fu_1317_p0;
wire  signed [23:0] tmp_10_fu_1325_p1;
wire   [23:0] grp_fu_2306_p3;
wire   [15:0] tmp_10_fu_1325_p4;
wire  signed [23:0] tmp_17_fu_1346_p1;
wire   [23:0] grp_fu_2315_p3;
wire   [15:0] tmp_17_fu_1346_p4;
wire  signed [23:0] tmp_23_fu_1367_p1;
wire   [23:0] grp_fu_2324_p3;
wire   [15:0] tmp_23_fu_1367_p4;
wire  signed [23:0] tmp_30_fu_1388_p1;
wire   [23:0] grp_fu_2332_p3;
wire   [15:0] tmp_30_fu_1388_p4;
wire  signed [23:0] tmp_36_fu_1405_p1;
wire   [23:0] grp_fu_2340_p3;
wire   [15:0] tmp_36_fu_1405_p4;
wire  signed [23:0] grp_fu_2348_p2;
wire   [15:0] tmp_42_fu_1422_p4;
wire  signed [23:0] tmp_6_fu_1443_p1;
wire   [23:0] grp_fu_2354_p3;
wire   [15:0] tmp_6_fu_1443_p4;
wire  signed [23:0] tmp_11_fu_1468_p1;
wire   [23:0] grp_fu_2363_p3;
wire   [15:0] tmp_11_fu_1468_p4;
wire  signed [23:0] tmp_18_fu_1489_p1;
wire   [23:0] grp_fu_2372_p3;
wire   [15:0] tmp_18_fu_1489_p4;
wire  signed [23:0] tmp_24_fu_1506_p1;
wire   [23:0] grp_fu_2381_p3;
wire   [15:0] tmp_24_fu_1506_p4;
wire  signed [23:0] tmp_31_fu_1527_p1;
wire   [23:0] grp_fu_2389_p3;
wire   [15:0] tmp_31_fu_1527_p4;
wire  signed [23:0] tmp_37_fu_1548_p1;
wire   [23:0] grp_fu_2397_p3;
wire   [15:0] tmp_37_fu_1548_p4;
wire  signed [23:0] tmp_43_fu_1569_p1;
wire   [23:0] grp_fu_2405_p3;
wire   [15:0] tmp_43_fu_1569_p4;
wire  signed [23:0] grp_fu_2413_p2;
wire   [15:0] tmp_49_fu_1590_p4;
wire  signed [23:0] tmp_7_fu_1607_p1;
wire   [23:0] grp_fu_2419_p3;
wire   [15:0] tmp_7_fu_1607_p4;
wire  signed [23:0] tmp_12_fu_1624_p1;
wire   [23:0] grp_fu_2428_p3;
wire   [15:0] tmp_12_fu_1624_p4;
wire  signed [23:0] tmp_19_fu_1641_p1;
wire   [23:0] grp_fu_2437_p3;
wire   [15:0] tmp_19_fu_1641_p4;
wire  signed [23:0] tmp_25_fu_1662_p1;
wire   [23:0] grp_fu_2446_p3;
wire   [15:0] tmp_25_fu_1662_p4;
wire  signed [23:0] tmp_32_fu_1683_p1;
wire   [23:0] grp_fu_2454_p3;
wire  signed [23:0] tmp_38_fu_1696_p1;
wire   [23:0] grp_fu_2462_p3;
wire  signed [23:0] tmp_44_fu_1709_p1;
wire   [23:0] grp_fu_2470_p3;
wire  signed [23:0] tmp_50_fu_1721_p1;
wire   [23:0] grp_fu_2478_p3;
wire   [15:0] tmp_50_fu_1721_p4;
wire  signed [23:0] tmp_8_fu_1741_p1;
wire   [23:0] grp_fu_2486_p3;
wire   [15:0] tmp_8_fu_1741_p4;
wire  signed [23:0] tmp_13_fu_1758_p1;
wire   [23:0] grp_fu_2495_p3;
wire   [15:0] tmp_13_fu_1758_p4;
wire  signed [23:0] tmp_20_fu_1775_p1;
wire   [23:0] grp_fu_2504_p3;
wire  signed [23:0] tmp_26_fu_1784_p1;
wire   [23:0] grp_fu_2513_p3;
wire   [15:0] tmp_26_fu_1784_p4;
wire  signed [23:0] tmp_51_fu_1833_p1;
wire   [23:0] grp_fu_2521_p3;
wire  signed [23:0] trunc_ln_fu_1846_p1;
wire   [23:0] grp_fu_2529_p3;
wire  signed [23:0] trunc_ln717_1_fu_1855_p1;
wire   [23:0] grp_fu_2538_p3;
wire  signed [23:0] tmp_27_fu_1871_p1;
wire   [23:0] grp_fu_2547_p3;
wire   [15:0] tmp_27_fu_1871_p4;
wire  signed [23:0] tmp_33_fu_1888_p1;
wire   [23:0] grp_fu_2555_p3;
wire   [15:0] tmp_33_fu_1888_p4;
wire  signed [23:0] tmp_39_fu_1905_p1;
wire   [23:0] grp_fu_2563_p3;
wire   [15:0] tmp_39_fu_1905_p4;
wire  signed [23:0] tmp_45_fu_1922_p1;
wire   [23:0] grp_fu_2571_p3;
wire   [15:0] tmp_45_fu_1922_p4;
wire  signed [23:0] trunc_ln717_2_fu_1953_p1;
wire   [23:0] grp_fu_2579_p3;
wire  signed [23:0] trunc_ln717_3_fu_1962_p1;
wire   [23:0] grp_fu_2587_p3;
wire  signed [23:0] tmp_34_fu_1971_p1;
wire   [23:0] grp_fu_2595_p3;
wire   [15:0] tmp_34_fu_1971_p4;
wire  signed [23:0] tmp_40_fu_1988_p1;
wire   [23:0] grp_fu_2603_p3;
wire   [15:0] tmp_40_fu_1988_p4;
wire  signed [23:0] tmp_46_fu_2009_p1;
wire   [23:0] grp_fu_2611_p3;
wire   [15:0] tmp_46_fu_2009_p4;
wire  signed [23:0] tmp_52_fu_2026_p1;
wire   [23:0] grp_fu_2619_p3;
wire   [15:0] tmp_52_fu_2026_p4;
wire  signed [23:0] trunc_ln717_4_fu_2046_p1;
wire   [23:0] grp_fu_2627_p3;
wire  signed [23:0] tmp_41_fu_2055_p1;
wire   [23:0] grp_fu_2635_p3;
wire  signed [23:0] tmp_47_fu_2064_p1;
wire   [23:0] grp_fu_2643_p3;
wire   [15:0] tmp_47_fu_2064_p4;
wire  signed [23:0] tmp_53_fu_2084_p1;
wire   [23:0] grp_fu_2651_p3;
wire   [15:0] tmp_53_fu_2084_p4;
wire  signed [23:0] tmp_48_fu_2108_p1;
wire   [23:0] grp_fu_2659_p3;
wire  signed [23:0] tmp_54_fu_2117_p1;
wire   [23:0] grp_fu_2667_p3;
wire   [15:0] tmp_54_fu_2117_p4;
wire  signed [23:0] trunc_ln717_5_fu_2134_p1;
wire   [23:0] grp_fu_2675_p3;
wire  signed [23:0] tmp_55_fu_2150_p1;
wire   [23:0] grp_fu_2683_p3;
wire  signed [23:0] trunc_ln717_6_fu_2159_p1;
wire   [23:0] grp_fu_2691_p3;
wire  signed [23:0] trunc_ln717_7_fu_2178_p1;
wire   [23:0] grp_fu_2699_p3;
wire  signed [15:0] grp_fu_2188_p0;
wire  signed [15:0] grp_fu_2195_p0;
wire  signed [15:0] grp_fu_2202_p0;
wire  signed [15:0] grp_fu_2209_p0;
wire   [23:0] grp_fu_2209_p2;
wire  signed [15:0] grp_fu_2218_p0;
wire   [23:0] grp_fu_2218_p2;
wire  signed [15:0] grp_fu_2227_p0;
wire   [23:0] grp_fu_2227_p2;
wire  signed [15:0] grp_fu_2236_p0;
wire  signed [15:0] grp_fu_2242_p0;
wire  signed [15:0] grp_fu_2248_p0;
wire   [23:0] grp_fu_2248_p2;
wire  signed [15:0] grp_fu_2257_p0;
wire   [23:0] grp_fu_2257_p2;
wire  signed [15:0] grp_fu_2266_p0;
wire   [23:0] grp_fu_2266_p2;
wire  signed [15:0] grp_fu_2275_p0;
wire   [23:0] grp_fu_2275_p2;
wire  signed [15:0] grp_fu_2283_p0;
wire   [23:0] grp_fu_2283_p2;
wire  signed [15:0] grp_fu_2291_p0;
wire  signed [15:0] grp_fu_2297_p0;
wire   [23:0] grp_fu_2297_p2;
wire  signed [15:0] grp_fu_2306_p0;
wire   [23:0] grp_fu_2306_p2;
wire  signed [15:0] grp_fu_2315_p0;
wire   [23:0] grp_fu_2315_p2;
wire  signed [15:0] grp_fu_2324_p0;
wire   [23:0] grp_fu_2324_p2;
wire  signed [15:0] grp_fu_2332_p0;
wire   [23:0] grp_fu_2332_p2;
wire  signed [15:0] grp_fu_2340_p0;
wire   [23:0] grp_fu_2340_p2;
wire  signed [15:0] grp_fu_2348_p0;
wire  signed [15:0] grp_fu_2354_p0;
wire   [23:0] grp_fu_2354_p2;
wire  signed [15:0] grp_fu_2363_p0;
wire   [23:0] grp_fu_2363_p2;
wire  signed [15:0] grp_fu_2372_p0;
wire   [23:0] grp_fu_2372_p2;
wire  signed [15:0] grp_fu_2381_p0;
wire   [23:0] grp_fu_2381_p2;
wire  signed [15:0] grp_fu_2389_p0;
wire   [23:0] grp_fu_2389_p2;
wire  signed [15:0] grp_fu_2397_p0;
wire   [23:0] grp_fu_2397_p2;
wire  signed [15:0] grp_fu_2405_p0;
wire   [23:0] grp_fu_2405_p2;
wire  signed [15:0] grp_fu_2413_p0;
wire  signed [15:0] grp_fu_2419_p0;
wire   [23:0] grp_fu_2419_p2;
wire  signed [15:0] grp_fu_2428_p0;
wire   [23:0] grp_fu_2428_p2;
wire  signed [15:0] grp_fu_2437_p0;
wire   [23:0] grp_fu_2437_p2;
wire  signed [15:0] grp_fu_2446_p0;
wire   [23:0] grp_fu_2446_p2;
wire  signed [15:0] grp_fu_2454_p0;
wire   [23:0] grp_fu_2454_p2;
wire  signed [15:0] grp_fu_2462_p0;
wire   [23:0] grp_fu_2462_p2;
wire  signed [15:0] grp_fu_2470_p0;
wire   [23:0] grp_fu_2470_p2;
wire  signed [15:0] grp_fu_2478_p0;
wire   [23:0] grp_fu_2478_p2;
wire  signed [15:0] grp_fu_2486_p0;
wire   [23:0] grp_fu_2486_p2;
wire  signed [15:0] grp_fu_2495_p0;
wire   [23:0] grp_fu_2495_p2;
wire  signed [15:0] grp_fu_2504_p0;
wire   [23:0] grp_fu_2504_p2;
wire  signed [15:0] grp_fu_2513_p0;
wire   [23:0] grp_fu_2513_p2;
wire  signed [15:0] grp_fu_2521_p0;
wire   [23:0] grp_fu_2521_p2;
wire  signed [15:0] grp_fu_2529_p0;
wire   [23:0] grp_fu_2529_p2;
wire  signed [15:0] grp_fu_2538_p0;
wire   [23:0] grp_fu_2538_p2;
wire  signed [15:0] grp_fu_2547_p0;
wire   [23:0] grp_fu_2547_p2;
wire  signed [15:0] grp_fu_2555_p0;
wire   [23:0] grp_fu_2555_p2;
wire  signed [15:0] grp_fu_2563_p0;
wire   [23:0] grp_fu_2563_p2;
wire  signed [15:0] grp_fu_2571_p0;
wire   [23:0] grp_fu_2571_p2;
wire  signed [15:0] grp_fu_2579_p0;
wire   [23:0] grp_fu_2579_p2;
wire  signed [15:0] grp_fu_2587_p0;
wire   [23:0] grp_fu_2587_p2;
wire  signed [15:0] grp_fu_2595_p0;
wire   [23:0] grp_fu_2595_p2;
wire  signed [15:0] grp_fu_2603_p0;
wire   [23:0] grp_fu_2603_p2;
wire  signed [15:0] grp_fu_2611_p0;
wire   [23:0] grp_fu_2611_p2;
wire  signed [15:0] grp_fu_2619_p0;
wire   [23:0] grp_fu_2619_p2;
wire  signed [15:0] grp_fu_2627_p0;
wire   [23:0] grp_fu_2627_p2;
wire  signed [15:0] grp_fu_2635_p0;
wire   [23:0] grp_fu_2635_p2;
wire  signed [15:0] grp_fu_2643_p0;
wire   [23:0] grp_fu_2643_p2;
wire  signed [15:0] grp_fu_2651_p0;
wire   [23:0] grp_fu_2651_p2;
wire  signed [15:0] grp_fu_2659_p0;
wire   [23:0] grp_fu_2659_p2;
wire  signed [15:0] grp_fu_2667_p0;
wire   [23:0] grp_fu_2667_p2;
wire  signed [15:0] grp_fu_2675_p0;
wire   [23:0] grp_fu_2675_p2;
wire  signed [15:0] grp_fu_2683_p0;
wire   [23:0] grp_fu_2683_p2;
wire  signed [15:0] grp_fu_2691_p0;
wire   [23:0] grp_fu_2691_p2;
wire  signed [15:0] grp_fu_2699_p0;
wire   [23:0] grp_fu_2699_p2;
reg    grp_fu_2188_ce;
reg    grp_fu_2195_ce;
reg    grp_fu_2202_ce;
reg    grp_fu_2209_ce;
reg    grp_fu_2218_ce;
reg    grp_fu_2227_ce;
reg    grp_fu_2236_ce;
reg    grp_fu_2242_ce;
reg    grp_fu_2248_ce;
reg    grp_fu_2257_ce;
reg    grp_fu_2266_ce;
reg    grp_fu_2275_ce;
reg    grp_fu_2283_ce;
reg    grp_fu_2291_ce;
reg    grp_fu_2297_ce;
reg    grp_fu_2306_ce;
reg    grp_fu_2315_ce;
reg    grp_fu_2324_ce;
reg    grp_fu_2332_ce;
reg    grp_fu_2340_ce;
reg    grp_fu_2348_ce;
reg    grp_fu_2354_ce;
reg    grp_fu_2363_ce;
reg    grp_fu_2372_ce;
reg    grp_fu_2381_ce;
reg    grp_fu_2389_ce;
reg    grp_fu_2397_ce;
reg    grp_fu_2405_ce;
reg    grp_fu_2413_ce;
reg    grp_fu_2419_ce;
reg    grp_fu_2428_ce;
reg    grp_fu_2437_ce;
reg    grp_fu_2446_ce;
reg    grp_fu_2454_ce;
reg    grp_fu_2462_ce;
reg    grp_fu_2470_ce;
reg    grp_fu_2478_ce;
reg    grp_fu_2486_ce;
reg    grp_fu_2495_ce;
reg    grp_fu_2504_ce;
reg    grp_fu_2513_ce;
reg    grp_fu_2521_ce;
reg    grp_fu_2529_ce;
reg    grp_fu_2538_ce;
reg    grp_fu_2547_ce;
reg    grp_fu_2555_ce;
reg    grp_fu_2563_ce;
reg    grp_fu_2571_ce;
reg    grp_fu_2579_ce;
reg    grp_fu_2587_ce;
reg    grp_fu_2595_ce;
reg    grp_fu_2603_ce;
reg    grp_fu_2611_ce;
reg    grp_fu_2619_ce;
reg    grp_fu_2627_ce;
reg    grp_fu_2635_ce;
reg    grp_fu_2643_ce;
reg    grp_fu_2651_ce;
reg    grp_fu_2659_ce;
reg    grp_fu_2667_ce;
reg    grp_fu_2675_ce;
reg    grp_fu_2683_ce;
reg    grp_fu_2691_ce;
reg    grp_fu_2699_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage4;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U799(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2188_p0),
    .din1(Q_TEMP_V_q7),
    .ce(grp_fu_2188_ce),
    .dout(grp_fu_2188_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U800(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2195_p0),
    .din1(Q_TEMP_V_q3),
    .ce(grp_fu_2195_ce),
    .dout(grp_fu_2195_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U801(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2202_p0),
    .din1(Q_TEMP_V_q0),
    .ce(grp_fu_2202_ce),
    .dout(grp_fu_2202_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U802(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2209_p0),
    .din1(reg_802),
    .din2(grp_fu_2209_p2),
    .ce(grp_fu_2209_ce),
    .dout(grp_fu_2209_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U803(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2218_p0),
    .din1(reg_817),
    .din2(grp_fu_2218_p2),
    .ce(grp_fu_2218_ce),
    .dout(grp_fu_2218_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U804(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2227_p0),
    .din1(Q_TEMP_V_q4),
    .din2(grp_fu_2227_p2),
    .ce(grp_fu_2227_ce),
    .dout(grp_fu_2227_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U805(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2236_p0),
    .din1(Q_TEMP_V_q2),
    .ce(grp_fu_2236_ce),
    .dout(grp_fu_2236_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U806(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2242_p0),
    .din1(Q_TEMP_V_q0),
    .ce(grp_fu_2242_ce),
    .dout(grp_fu_2242_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U807(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2248_p0),
    .din1(reg_807),
    .din2(grp_fu_2248_p2),
    .ce(grp_fu_2248_ce),
    .dout(grp_fu_2248_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U808(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2257_p0),
    .din1(reg_823),
    .din2(grp_fu_2257_p2),
    .ce(grp_fu_2257_ce),
    .dout(grp_fu_2257_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U809(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2266_p0),
    .din1(reg_833),
    .din2(grp_fu_2266_p2),
    .ce(grp_fu_2266_ce),
    .dout(grp_fu_2266_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U810(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2275_p0),
    .din1(reg_839),
    .din2(grp_fu_2275_p2),
    .ce(grp_fu_2275_ce),
    .dout(grp_fu_2275_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U811(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2283_p0),
    .din1(Q_TEMP_V_q1),
    .din2(grp_fu_2283_p2),
    .ce(grp_fu_2283_ce),
    .dout(grp_fu_2283_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U812(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2291_p0),
    .din1(Q_TEMP_V_q0),
    .ce(grp_fu_2291_ce),
    .dout(grp_fu_2291_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U813(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2297_p0),
    .din1(reg_812),
    .din2(grp_fu_2297_p2),
    .ce(grp_fu_2297_ce),
    .dout(grp_fu_2297_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U814(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2306_p0),
    .din1(reg_828),
    .din2(grp_fu_2306_p2),
    .ce(grp_fu_2306_ce),
    .dout(grp_fu_2306_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U815(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2315_p0),
    .din1(reg_839),
    .din2(grp_fu_2315_p2),
    .ce(grp_fu_2315_ce),
    .dout(grp_fu_2315_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U816(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2324_p0),
    .din1(reg_852),
    .din2(grp_fu_2324_p2),
    .ce(grp_fu_2324_ce),
    .dout(grp_fu_2324_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U817(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2332_p0),
    .din1(Q_TEMP_V_q2),
    .din2(grp_fu_2332_p2),
    .ce(grp_fu_2332_ce),
    .dout(grp_fu_2332_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2340_p0),
    .din1(Q_TEMP_V_q1),
    .din2(grp_fu_2340_p2),
    .ce(grp_fu_2340_ce),
    .dout(grp_fu_2340_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U819(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2348_p0),
    .din1(Q_TEMP_V_q0),
    .ce(grp_fu_2348_ce),
    .dout(grp_fu_2348_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U820(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2354_p0),
    .din1(reg_802),
    .din2(grp_fu_2354_p2),
    .ce(grp_fu_2354_ce),
    .dout(grp_fu_2354_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U821(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2363_p0),
    .din1(reg_823),
    .din2(grp_fu_2363_p2),
    .ce(grp_fu_2363_ce),
    .dout(grp_fu_2363_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U822(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2372_p0),
    .din1(reg_846),
    .din2(grp_fu_2372_p2),
    .ce(grp_fu_2372_ce),
    .dout(grp_fu_2372_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U823(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2381_p0),
    .din1(reg_852),
    .din2(grp_fu_2381_p2),
    .ce(grp_fu_2381_ce),
    .dout(grp_fu_2381_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U824(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2389_p0),
    .din1(Q_TEMP_V_q4),
    .din2(grp_fu_2389_p2),
    .ce(grp_fu_2389_ce),
    .dout(grp_fu_2389_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U825(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2397_p0),
    .din1(Q_TEMP_V_q2),
    .din2(grp_fu_2397_p2),
    .ce(grp_fu_2397_ce),
    .dout(grp_fu_2397_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U826(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2405_p0),
    .din1(Q_TEMP_V_q1),
    .din2(grp_fu_2405_p2),
    .ce(grp_fu_2405_ce),
    .dout(grp_fu_2405_p3)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U827(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2413_p0),
    .din1(Q_TEMP_V_q0),
    .ce(grp_fu_2413_ce),
    .dout(grp_fu_2413_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U828(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2419_p0),
    .din1(reg_817),
    .din2(grp_fu_2419_p2),
    .ce(grp_fu_2419_ce),
    .dout(grp_fu_2419_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U829(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2428_p0),
    .din1(reg_833),
    .din2(grp_fu_2428_p2),
    .ce(grp_fu_2428_ce),
    .dout(grp_fu_2428_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U830(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2437_p0),
    .din1(reg_839),
    .din2(grp_fu_2437_p2),
    .ce(grp_fu_2437_ce),
    .dout(grp_fu_2437_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U831(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2446_p0),
    .din1(reg_859),
    .din2(grp_fu_2446_p2),
    .ce(grp_fu_2446_ce),
    .dout(grp_fu_2446_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U832(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2454_p0),
    .din1(reg_852),
    .din2(grp_fu_2454_p2),
    .ce(grp_fu_2454_ce),
    .dout(grp_fu_2454_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U833(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2462_p0),
    .din1(Q_TEMP_V_q4),
    .din2(grp_fu_2462_p2),
    .ce(grp_fu_2462_ce),
    .dout(grp_fu_2462_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U834(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2470_p0),
    .din1(Q_TEMP_V_q2),
    .din2(grp_fu_2470_p2),
    .ce(grp_fu_2470_ce),
    .dout(grp_fu_2470_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U835(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2478_p0),
    .din1(Q_TEMP_V_q0),
    .din2(grp_fu_2478_p2),
    .ce(grp_fu_2478_ce),
    .dout(grp_fu_2478_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U836(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2486_p0),
    .din1(reg_807),
    .din2(grp_fu_2486_p2),
    .ce(grp_fu_2486_ce),
    .dout(grp_fu_2486_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U837(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2495_p0),
    .din1(reg_828),
    .din2(grp_fu_2495_p2),
    .ce(grp_fu_2495_ce),
    .dout(grp_fu_2495_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U838(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2504_p0),
    .din1(reg_823),
    .din2(grp_fu_2504_p2),
    .ce(grp_fu_2504_ce),
    .dout(grp_fu_2504_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U839(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2513_p0),
    .din1(reg_846),
    .din2(grp_fu_2513_p2),
    .ce(grp_fu_2513_ce),
    .dout(grp_fu_2513_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U840(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2521_p0),
    .din1(Q_TEMP_V_q1),
    .din2(grp_fu_2521_p2),
    .ce(grp_fu_2521_ce),
    .dout(grp_fu_2521_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U841(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2529_p0),
    .din1(reg_812),
    .din2(grp_fu_2529_p2),
    .ce(grp_fu_2529_ce),
    .dout(grp_fu_2529_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U842(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2538_p0),
    .din1(reg_802),
    .din2(grp_fu_2538_p2),
    .ce(grp_fu_2538_ce),
    .dout(grp_fu_2538_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U843(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2547_p0),
    .din1(reg_833),
    .din2(grp_fu_2547_p2),
    .ce(grp_fu_2547_ce),
    .dout(grp_fu_2547_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U844(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2555_p0),
    .din1(reg_839),
    .din2(grp_fu_2555_p2),
    .ce(grp_fu_2555_ce),
    .dout(grp_fu_2555_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U845(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2563_p0),
    .din1(reg_852),
    .din2(grp_fu_2563_p2),
    .ce(grp_fu_2563_ce),
    .dout(grp_fu_2563_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U846(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2571_p0),
    .din1(reg_859),
    .din2(grp_fu_2571_p2),
    .ce(grp_fu_2571_ce),
    .dout(grp_fu_2571_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U847(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2579_p0),
    .din1(reg_817),
    .din2(grp_fu_2579_p2),
    .ce(grp_fu_2579_ce),
    .dout(grp_fu_2579_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U848(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2587_p0),
    .din1(reg_807),
    .din2(grp_fu_2587_p2),
    .ce(grp_fu_2587_ce),
    .dout(grp_fu_2587_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U849(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2595_p0),
    .din1(reg_823),
    .din2(grp_fu_2595_p2),
    .ce(grp_fu_2595_ce),
    .dout(grp_fu_2595_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U850(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2603_p0),
    .din1(reg_846),
    .din2(grp_fu_2603_p2),
    .ce(grp_fu_2603_ce),
    .dout(grp_fu_2603_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U851(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2611_p0),
    .din1(Q_TEMP_V_load_52_reg_3437),
    .din2(grp_fu_2611_p2),
    .ce(grp_fu_2611_ce),
    .dout(grp_fu_2611_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U852(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2619_p0),
    .din1(Q_TEMP_V_load_59_reg_3447),
    .din2(grp_fu_2619_p2),
    .ce(grp_fu_2619_ce),
    .dout(grp_fu_2619_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U853(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2627_p0),
    .din1(reg_828),
    .din2(grp_fu_2627_p2),
    .ce(grp_fu_2627_ce),
    .dout(grp_fu_2627_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U854(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2635_p0),
    .din1(Q_TEMP_V_load_46_reg_3427),
    .din2(grp_fu_2635_p2),
    .ce(grp_fu_2635_ce),
    .dout(grp_fu_2635_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U855(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2643_p0),
    .din1(reg_833),
    .din2(grp_fu_2643_p2),
    .ce(grp_fu_2643_ce),
    .dout(grp_fu_2643_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U856(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2651_p0),
    .din1(reg_839),
    .din2(grp_fu_2651_p2),
    .ce(grp_fu_2651_ce),
    .dout(grp_fu_2651_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U857(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2659_p0),
    .din1(reg_852),
    .din2(grp_fu_2659_p2),
    .ce(grp_fu_2659_ce),
    .dout(grp_fu_2659_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U858(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2667_p0),
    .din1(Q_TEMP_V_load_61_reg_3539),
    .din2(grp_fu_2667_p2),
    .ce(grp_fu_2667_ce),
    .dout(grp_fu_2667_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U859(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2675_p0),
    .din1(reg_859),
    .din2(grp_fu_2675_p2),
    .ce(grp_fu_2675_ce),
    .dout(grp_fu_2675_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U860(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2683_p0),
    .din1(Q_TEMP_V_load_62_reg_3544),
    .din2(grp_fu_2683_p2),
    .ce(grp_fu_2683_ce),
    .dout(grp_fu_2683_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U861(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2691_p0),
    .din1(Q_TEMP_V_load_55_reg_3529),
    .din2(grp_fu_2691_p2),
    .ce(grp_fu_2691_ce),
    .dout(grp_fu_2691_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U862(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2699_p0),
    .din1(Q_TEMP_V_load_63_reg_3549_pp0_iter2_reg),
    .din2(grp_fu_2699_p2),
    .ce(grp_fu_2699_ce),
    .dout(grp_fu_2699_p3)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage4) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_873_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            data_idx_fu_176 <= data_idx_2_fu_879_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            data_idx_fu_176 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_802 <= Q_TEMP_V_q7;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_802 <= Q_TEMP_V_q6;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_807 <= Q_TEMP_V_q7;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_807 <= Q_TEMP_V_q5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_812 <= Q_TEMP_V_q7;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_812 <= Q_TEMP_V_q4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_817 <= Q_TEMP_V_q7;
        end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            reg_817 <= Q_TEMP_V_q6;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_817 <= Q_TEMP_V_q2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_823 <= Q_TEMP_V_q6;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_823 <= Q_TEMP_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_828 <= Q_TEMP_V_q6;
    end else if ((((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_828 <= Q_TEMP_V_q5;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_833 <= Q_TEMP_V_q6;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_833 <= Q_TEMP_V_q5;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_833 <= Q_TEMP_V_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_839 <= Q_TEMP_V_q3;
    end else if ((((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_839 <= Q_TEMP_V_q5;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_839 <= Q_TEMP_V_q4;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_839 <= Q_TEMP_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_846 <= Q_TEMP_V_q4;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_846 <= Q_TEMP_V_q5;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_846 <= Q_TEMP_V_q3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_852 <= Q_TEMP_V_q5;
    end else if ((((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_852 <= Q_TEMP_V_q3;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_852 <= Q_TEMP_V_q4;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_852 <= Q_TEMP_V_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_859 <= Q_TEMP_V_q7;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_859 <= Q_TEMP_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_859 <= Q_TEMP_V_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Q_TEMP_V_load_46_reg_3427 <= Q_TEMP_V_q3;
        Q_TEMP_V_load_52_reg_3437 <= Q_TEMP_V_q2;
        Q_TEMP_V_load_59_reg_3447 <= Q_TEMP_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Q_TEMP_V_load_55_reg_3529 <= Q_TEMP_V_q4;
        Q_TEMP_V_load_61_reg_3539 <= Q_TEMP_V_q2;
        Q_TEMP_V_load_62_reg_3544 <= Q_TEMP_V_q1;
        Q_TEMP_V_load_63_reg_3549 <= Q_TEMP_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Q_TEMP_V_load_63_reg_3549_pp0_iter2_reg <= Q_TEMP_V_load_63_reg_3549;
        icmp_ln91_reg_2754 <= icmp_ln91_fu_873_p2;
        icmp_ln91_reg_2754_pp0_iter1_reg <= icmp_ln91_reg_2754;
        sext_ln1171_14_reg_3457 <= sext_ln1171_14_fu_1460_p1;
        sext_ln1171_14_reg_3457_pp0_iter2_reg <= sext_ln1171_14_reg_3457;
        trunc_ln717_6_reg_3829 <= {{trunc_ln717_6_fu_2159_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sext_ln1171_10_reg_3248 <= sext_ln1171_10_fu_1179_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sext_ln1171_12_reg_3370 <= sext_ln1171_12_fu_1317_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln1171_2_reg_2865 <= sext_ln1171_2_fu_906_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sext_ln1171_4_reg_2942 <= sext_ln1171_4_fu_930_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sext_ln1171_6_reg_3029 <= sext_ln1171_6_fu_975_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln1171_8_reg_3131 <= sext_ln1171_8_fu_1058_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln91_reg_2754 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sext_ln1171_reg_2798 <= sext_ln1171_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_20_reg_3634 <= {{tmp_20_fu_1775_p1[23:8]}};
        tmp_51_reg_3674 <= {{tmp_51_fu_1833_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_32_reg_3584 <= {{tmp_32_fu_1683_p1[23:8]}};
        tmp_38_reg_3594 <= {{tmp_38_fu_1696_p1[23:8]}};
        tmp_44_reg_3604 <= {{tmp_44_fu_1709_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_41_reg_3779 <= {{tmp_41_fu_2055_p1[23:8]}};
        trunc_ln717_4_reg_3774 <= {{trunc_ln717_4_fu_2046_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_48_reg_3804 <= {{tmp_48_fu_2108_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_55_reg_3824 <= {{tmp_55_fu_2150_p1[23:8]}};
        trunc_ln717_5_reg_3814 <= {{trunc_ln717_5_fu_2134_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln717_1_reg_3689 <= {{trunc_ln717_1_fu_1855_p1[23:8]}};
        trunc_ln_reg_3684 <= {{trunc_ln_fu_1846_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln717_2_reg_3734 <= {{trunc_ln717_2_fu_1953_p1[23:8]}};
        trunc_ln717_3_reg_3739 <= {{trunc_ln717_3_fu_1962_p1[23:8]}};
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        MULQ_out_blk_n = MULQ_out_full_n;
    end else begin
        MULQ_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        MULQ_out_din = {{trunc_ln717_7_fu_2178_p1[23:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        MULQ_out_din = trunc_ln717_6_reg_3829;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        MULQ_out_din = trunc_ln717_5_reg_3814;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        MULQ_out_din = trunc_ln717_4_reg_3774;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MULQ_out_din = trunc_ln717_3_reg_3739;
    end else if (((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        MULQ_out_din = trunc_ln717_2_reg_3734;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        MULQ_out_din = trunc_ln717_1_reg_3689;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        MULQ_out_din = trunc_ln_reg_3684;
    end else begin
        MULQ_out_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        MULQ_out_write = 1'b1;
    end else begin
        MULQ_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address0 = 64'd63;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address0 = 64'd31;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address0 = 64'd15;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address0 = 64'd7;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address0 = 64'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address0 = 64'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address0 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address0 = 64'd2;
        end else begin
            Q_TEMP_V_address0 = 'bx;
        end
    end else begin
        Q_TEMP_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address1 = 64'd55;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address1 = 64'd23;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address1 = 64'd30;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address1 = 64'd14;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address1 = 64'd13;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address1 = 64'd12;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address1 = 64'd11;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address1 = 64'd17;
        end else begin
            Q_TEMP_V_address1 = 'bx;
        end
    end else begin
        Q_TEMP_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address2 = 64'd47;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address2 = 64'd38;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address2 = 64'd22;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address2 = 64'd21;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address2 = 64'd20;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address2 = 64'd19;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address2 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address2 = 64'd9;
        end else begin
            Q_TEMP_V_address2 = 'bx;
        end
    end else begin
        Q_TEMP_V_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address3 = 64'd39;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address3 = 64'd53;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address3 = 64'd37;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address3 = 64'd36;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address3 = 64'd35;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address3 = 64'd34;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address3 = 64'd18;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address3 = 64'd1;
        end else begin
            Q_TEMP_V_address3 = 'bx;
        end
    end else begin
        Q_TEMP_V_address3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address4 = 64'd62;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address4 = 64'd45;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address4 = 64'd29;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address4 = 64'd28;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address4 = 64'd27;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address4 = 64'd26;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address4 = 64'd10;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address4 = 64'd24;
        end else begin
            Q_TEMP_V_address4 = 'bx;
        end
    end else begin
        Q_TEMP_V_address4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address5 = 64'd54;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address5 = 64'd60;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address5 = 64'd44;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address5 = 64'd43;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address5 = 64'd42;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address5 = 64'd41;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address5 = 64'd25;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address5 = 64'd16;
        end else begin
            Q_TEMP_V_address5 = 'bx;
        end
    end else begin
        Q_TEMP_V_address5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address6 = 64'd46;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address6 = 64'd52;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address6 = 64'd51;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address6 = 64'd50;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address6 = 64'd49;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address6 = 64'd33;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address6 = 64'd40;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address6 = 64'd8;
        end else begin
            Q_TEMP_V_address6 = 'bx;
        end
    end else begin
        Q_TEMP_V_address6 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Q_TEMP_V_address7 = 64'd61;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Q_TEMP_V_address7 = 64'd59;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Q_TEMP_V_address7 = 64'd58;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Q_TEMP_V_address7 = 64'd57;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Q_TEMP_V_address7 = 64'd56;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Q_TEMP_V_address7 = 64'd48;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Q_TEMP_V_address7 = 64'd32;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Q_TEMP_V_address7 = 64'd0;
        end else begin
            Q_TEMP_V_address7 = 'bx;
        end
    end else begin
        Q_TEMP_V_address7 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce0 = 1'b1;
    end else begin
        Q_TEMP_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce1 = 1'b1;
    end else begin
        Q_TEMP_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce2 = 1'b1;
    end else begin
        Q_TEMP_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce3 = 1'b1;
    end else begin
        Q_TEMP_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce4 = 1'b1;
    end else begin
        Q_TEMP_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce5 = 1'b1;
    end else begin
        Q_TEMP_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce6 = 1'b1;
    end else begin
        Q_TEMP_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Q_TEMP_V_ce7 = 1'b1;
    end else begin
        Q_TEMP_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (icmp_ln91_reg_2754 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (icmp_ln91_reg_2754_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_data_idx_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_data_idx_1 = data_idx_fu_176;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2188_ce = 1'b1;
    end else begin
        grp_fu_2188_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2195_ce = 1'b1;
    end else begin
        grp_fu_2195_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2202_ce = 1'b1;
    end else begin
        grp_fu_2202_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2209_ce = 1'b1;
    end else begin
        grp_fu_2209_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2218_ce = 1'b1;
    end else begin
        grp_fu_2218_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2227_ce = 1'b1;
    end else begin
        grp_fu_2227_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2236_ce = 1'b1;
    end else begin
        grp_fu_2236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2242_ce = 1'b1;
    end else begin
        grp_fu_2242_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2248_ce = 1'b1;
    end else begin
        grp_fu_2248_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2257_ce = 1'b1;
    end else begin
        grp_fu_2257_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2266_ce = 1'b1;
    end else begin
        grp_fu_2266_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2275_ce = 1'b1;
    end else begin
        grp_fu_2275_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2283_ce = 1'b1;
    end else begin
        grp_fu_2283_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2291_ce = 1'b1;
    end else begin
        grp_fu_2291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2297_ce = 1'b1;
    end else begin
        grp_fu_2297_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2306_ce = 1'b1;
    end else begin
        grp_fu_2306_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2315_ce = 1'b1;
    end else begin
        grp_fu_2315_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2324_ce = 1'b1;
    end else begin
        grp_fu_2324_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2332_ce = 1'b1;
    end else begin
        grp_fu_2332_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2340_ce = 1'b1;
    end else begin
        grp_fu_2340_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2348_ce = 1'b1;
    end else begin
        grp_fu_2348_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2354_ce = 1'b1;
    end else begin
        grp_fu_2354_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2363_ce = 1'b1;
    end else begin
        grp_fu_2363_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2372_ce = 1'b1;
    end else begin
        grp_fu_2372_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2381_ce = 1'b1;
    end else begin
        grp_fu_2381_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2389_ce = 1'b1;
    end else begin
        grp_fu_2389_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2397_ce = 1'b1;
    end else begin
        grp_fu_2397_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2405_ce = 1'b1;
    end else begin
        grp_fu_2405_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2413_ce = 1'b1;
    end else begin
        grp_fu_2413_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2419_ce = 1'b1;
    end else begin
        grp_fu_2419_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2428_ce = 1'b1;
    end else begin
        grp_fu_2428_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2437_ce = 1'b1;
    end else begin
        grp_fu_2437_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2446_ce = 1'b1;
    end else begin
        grp_fu_2446_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2454_ce = 1'b1;
    end else begin
        grp_fu_2454_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2462_ce = 1'b1;
    end else begin
        grp_fu_2462_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2470_ce = 1'b1;
    end else begin
        grp_fu_2470_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2478_ce = 1'b1;
    end else begin
        grp_fu_2478_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2486_ce = 1'b1;
    end else begin
        grp_fu_2486_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2495_ce = 1'b1;
    end else begin
        grp_fu_2495_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2504_ce = 1'b1;
    end else begin
        grp_fu_2504_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2513_ce = 1'b1;
    end else begin
        grp_fu_2513_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2521_ce = 1'b1;
    end else begin
        grp_fu_2521_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2529_ce = 1'b1;
    end else begin
        grp_fu_2529_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2538_ce = 1'b1;
    end else begin
        grp_fu_2538_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2547_ce = 1'b1;
    end else begin
        grp_fu_2547_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2555_ce = 1'b1;
    end else begin
        grp_fu_2555_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2563_ce = 1'b1;
    end else begin
        grp_fu_2563_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2571_ce = 1'b1;
    end else begin
        grp_fu_2571_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2579_ce = 1'b1;
    end else begin
        grp_fu_2579_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2587_ce = 1'b1;
    end else begin
        grp_fu_2587_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2595_ce = 1'b1;
    end else begin
        grp_fu_2595_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2603_ce = 1'b1;
    end else begin
        grp_fu_2603_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2611_ce = 1'b1;
    end else begin
        grp_fu_2611_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2619_ce = 1'b1;
    end else begin
        grp_fu_2619_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2627_ce = 1'b1;
    end else begin
        grp_fu_2627_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2635_ce = 1'b1;
    end else begin
        grp_fu_2635_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2643_ce = 1'b1;
    end else begin
        grp_fu_2643_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2651_ce = 1'b1;
    end else begin
        grp_fu_2651_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2659_ce = 1'b1;
    end else begin
        grp_fu_2659_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2667_ce = 1'b1;
    end else begin
        grp_fu_2667_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2675_ce = 1'b1;
    end else begin
        grp_fu_2675_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2683_ce = 1'b1;
    end else begin
        grp_fu_2683_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_2691_ce = 1'b1;
    end else begin
        grp_fu_2691_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2699_ce = 1'b1;
    end else begin
        grp_fu_2699_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        noise_out_blk_n = noise_out_empty_n;
    end else begin
        noise_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln91_reg_2754 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        noise_out_read = 1'b1;
    end else begin
        noise_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage4) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == MULQ_out_full_n)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b0 == MULQ_out_full_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage5_iter1 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state15_pp0_stage6_iter1 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state16_pp0_stage7_iter1 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter2 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter2 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter2 = (1'b0 == MULQ_out_full_n);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage3_iter2 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter2 = (1'b0 == MULQ_out_full_n);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((icmp_ln91_reg_2754 == 1'd0) & (noise_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (noise_out_empty_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign data_idx_2_fu_879_p2 = (ap_sig_allocacmp_data_idx_1 + 5'd1);

assign grp_fu_2188_p0 = sext_ln1171_fu_890_p1;

assign grp_fu_2195_p0 = sext_ln1171_fu_890_p1;

assign grp_fu_2202_p0 = sext_ln1171_fu_890_p1;

assign grp_fu_2209_p0 = sext_ln1171_2_fu_906_p1;

assign grp_fu_2209_p2 = {{tmp_2_fu_958_p4}, {8'd0}};

assign grp_fu_2218_p0 = sext_ln1171_2_fu_906_p1;

assign grp_fu_2218_p2 = {{tmp_9_fu_983_p4}, {8'd0}};

assign grp_fu_2227_p0 = sext_ln1171_2_fu_906_p1;

assign grp_fu_2227_p2 = {{tmp_14_fu_1004_p4}, {8'd0}};

assign grp_fu_2236_p0 = sext_ln1171_reg_2798;

assign grp_fu_2242_p0 = sext_ln1171_reg_2798;

assign grp_fu_2248_p0 = sext_ln1171_4_fu_930_p1;

assign grp_fu_2248_p2 = {{tmp_3_fu_1041_p4}, {8'd0}};

assign grp_fu_2257_p0 = sext_ln1171_4_fu_930_p1;

assign grp_fu_2257_p2 = {{tmp_s_fu_1066_p4}, {8'd0}};

assign grp_fu_2266_p0 = sext_ln1171_4_fu_930_p1;

assign grp_fu_2266_p2 = {{tmp_15_fu_1087_p4}, {8'd0}};

assign grp_fu_2275_p0 = sext_ln1171_2_reg_2865;

assign grp_fu_2275_p2 = {{tmp_21_fu_1108_p4}, {8'd0}};

assign grp_fu_2283_p0 = sext_ln1171_2_reg_2865;

assign grp_fu_2283_p2 = {{tmp_28_fu_1129_p4}, {8'd0}};

assign grp_fu_2291_p0 = sext_ln1171_reg_2798;

assign grp_fu_2297_p0 = sext_ln1171_6_fu_975_p1;

assign grp_fu_2297_p2 = {{tmp_4_fu_1162_p4}, {8'd0}};

assign grp_fu_2306_p0 = sext_ln1171_6_fu_975_p1;

assign grp_fu_2306_p2 = {{tmp_1_fu_1187_p4}, {8'd0}};

assign grp_fu_2315_p0 = sext_ln1171_6_fu_975_p1;

assign grp_fu_2315_p2 = {{tmp_16_fu_1208_p4}, {8'd0}};

assign grp_fu_2324_p0 = sext_ln1171_4_reg_2942;

assign grp_fu_2324_p2 = {{tmp_22_fu_1229_p4}, {8'd0}};

assign grp_fu_2332_p0 = sext_ln1171_4_reg_2942;

assign grp_fu_2332_p2 = {{tmp_29_fu_1250_p4}, {8'd0}};

assign grp_fu_2340_p0 = sext_ln1171_2_reg_2865;

assign grp_fu_2340_p2 = {{tmp_35_fu_1271_p4}, {8'd0}};

assign grp_fu_2348_p0 = sext_ln1171_reg_2798;

assign grp_fu_2354_p0 = sext_ln1171_8_fu_1058_p1;

assign grp_fu_2354_p2 = {{tmp_5_fu_1300_p4}, {8'd0}};

assign grp_fu_2363_p0 = sext_ln1171_8_fu_1058_p1;

assign grp_fu_2363_p2 = {{tmp_10_fu_1325_p4}, {8'd0}};

assign grp_fu_2372_p0 = sext_ln1171_8_fu_1058_p1;

assign grp_fu_2372_p2 = {{tmp_17_fu_1346_p4}, {8'd0}};

assign grp_fu_2381_p0 = sext_ln1171_6_reg_3029;

assign grp_fu_2381_p2 = {{tmp_23_fu_1367_p4}, {8'd0}};

assign grp_fu_2389_p0 = sext_ln1171_6_reg_3029;

assign grp_fu_2389_p2 = {{tmp_30_fu_1388_p4}, {8'd0}};

assign grp_fu_2397_p0 = sext_ln1171_4_reg_2942;

assign grp_fu_2397_p2 = {{tmp_36_fu_1405_p4}, {8'd0}};

assign grp_fu_2405_p0 = sext_ln1171_2_reg_2865;

assign grp_fu_2405_p2 = {{tmp_42_fu_1422_p4}, {8'd0}};

assign grp_fu_2413_p0 = sext_ln1171_reg_2798;

assign grp_fu_2419_p0 = sext_ln1171_10_fu_1179_p1;

assign grp_fu_2419_p2 = {{tmp_6_fu_1443_p4}, {8'd0}};

assign grp_fu_2428_p0 = sext_ln1171_10_fu_1179_p1;

assign grp_fu_2428_p2 = {{tmp_11_fu_1468_p4}, {8'd0}};

assign grp_fu_2437_p0 = sext_ln1171_10_fu_1179_p1;

assign grp_fu_2437_p2 = {{tmp_18_fu_1489_p4}, {8'd0}};

assign grp_fu_2446_p0 = sext_ln1171_8_reg_3131;

assign grp_fu_2446_p2 = {{tmp_24_fu_1506_p4}, {8'd0}};

assign grp_fu_2454_p0 = sext_ln1171_8_reg_3131;

assign grp_fu_2454_p2 = {{tmp_31_fu_1527_p4}, {8'd0}};

assign grp_fu_2462_p0 = sext_ln1171_6_reg_3029;

assign grp_fu_2462_p2 = {{tmp_37_fu_1548_p4}, {8'd0}};

assign grp_fu_2470_p0 = sext_ln1171_4_reg_2942;

assign grp_fu_2470_p2 = {{tmp_43_fu_1569_p4}, {8'd0}};

assign grp_fu_2478_p0 = sext_ln1171_2_reg_2865;

assign grp_fu_2478_p2 = {{tmp_49_fu_1590_p4}, {8'd0}};

assign grp_fu_2486_p0 = sext_ln1171_12_fu_1317_p1;

assign grp_fu_2486_p2 = {{tmp_7_fu_1607_p4}, {8'd0}};

assign grp_fu_2495_p0 = sext_ln1171_12_fu_1317_p1;

assign grp_fu_2495_p2 = {{tmp_12_fu_1624_p4}, {8'd0}};

assign grp_fu_2504_p0 = sext_ln1171_12_fu_1317_p1;

assign grp_fu_2504_p2 = {{tmp_19_fu_1641_p4}, {8'd0}};

assign grp_fu_2513_p0 = sext_ln1171_10_reg_3248;

assign grp_fu_2513_p2 = {{tmp_25_fu_1662_p4}, {8'd0}};

assign grp_fu_2521_p0 = sext_ln1171_4_reg_2942;

assign grp_fu_2521_p2 = {{tmp_50_fu_1721_p4}, {8'd0}};

assign grp_fu_2529_p0 = sext_ln1171_14_fu_1460_p1;

assign grp_fu_2529_p2 = {{tmp_8_fu_1741_p4}, {8'd0}};

assign grp_fu_2538_p0 = sext_ln1171_14_fu_1460_p1;

assign grp_fu_2538_p2 = {{tmp_13_fu_1758_p4}, {8'd0}};

assign grp_fu_2547_p0 = sext_ln1171_12_reg_3370;

assign grp_fu_2547_p2 = {{tmp_26_fu_1784_p4}, {8'd0}};

assign grp_fu_2555_p0 = sext_ln1171_10_reg_3248;

assign grp_fu_2555_p2 = {{tmp_32_reg_3584}, {8'd0}};

assign grp_fu_2563_p0 = sext_ln1171_8_reg_3131;

assign grp_fu_2563_p2 = {{tmp_38_reg_3594}, {8'd0}};

assign grp_fu_2571_p0 = sext_ln1171_6_reg_3029;

assign grp_fu_2571_p2 = {{tmp_44_reg_3604}, {8'd0}};

assign grp_fu_2579_p0 = sext_ln1171_14_reg_3457;

assign grp_fu_2579_p2 = {{tmp_20_reg_3634}, {8'd0}};

assign grp_fu_2587_p0 = sext_ln1171_14_reg_3457;

assign grp_fu_2587_p2 = {{tmp_27_fu_1871_p4}, {8'd0}};

assign grp_fu_2595_p0 = sext_ln1171_12_reg_3370;

assign grp_fu_2595_p2 = {{tmp_33_fu_1888_p4}, {8'd0}};

assign grp_fu_2603_p0 = sext_ln1171_10_reg_3248;

assign grp_fu_2603_p2 = {{tmp_39_fu_1905_p4}, {8'd0}};

assign grp_fu_2611_p0 = sext_ln1171_8_reg_3131;

assign grp_fu_2611_p2 = {{tmp_45_fu_1922_p4}, {8'd0}};

assign grp_fu_2619_p0 = sext_ln1171_6_reg_3029;

assign grp_fu_2619_p2 = {{tmp_51_reg_3674}, {8'd0}};

assign grp_fu_2627_p0 = sext_ln1171_14_reg_3457;

assign grp_fu_2627_p2 = {{tmp_34_fu_1971_p4}, {8'd0}};

assign grp_fu_2635_p0 = sext_ln1171_12_reg_3370;

assign grp_fu_2635_p2 = {{tmp_40_fu_1988_p4}, {8'd0}};

assign grp_fu_2643_p0 = sext_ln1171_10_reg_3248;

assign grp_fu_2643_p2 = {{tmp_46_fu_2009_p4}, {8'd0}};

assign grp_fu_2651_p0 = sext_ln1171_8_reg_3131;

assign grp_fu_2651_p2 = {{tmp_52_fu_2026_p4}, {8'd0}};

assign grp_fu_2659_p0 = sext_ln1171_12_reg_3370;

assign grp_fu_2659_p2 = {{tmp_47_fu_2064_p4}, {8'd0}};

assign grp_fu_2667_p0 = sext_ln1171_10_reg_3248;

assign grp_fu_2667_p2 = {{tmp_53_fu_2084_p4}, {8'd0}};

assign grp_fu_2675_p0 = sext_ln1171_14_reg_3457;

assign grp_fu_2675_p2 = {{tmp_41_reg_3779}, {8'd0}};

assign grp_fu_2683_p0 = sext_ln1171_12_reg_3370;

assign grp_fu_2683_p2 = {{tmp_54_fu_2117_p4}, {8'd0}};

assign grp_fu_2691_p0 = sext_ln1171_14_reg_3457;

assign grp_fu_2691_p2 = {{tmp_48_reg_3804}, {8'd0}};

assign grp_fu_2699_p0 = sext_ln1171_14_reg_3457_pp0_iter2_reg;

assign grp_fu_2699_p2 = {{tmp_55_reg_3824}, {8'd0}};

assign icmp_ln91_fu_873_p2 = ((ap_sig_allocacmp_data_idx_1 == 5'd16) ? 1'b1 : 1'b0);

assign sext_ln1171_10_fu_1179_p0 = noise_out_dout;

assign sext_ln1171_10_fu_1179_p1 = sext_ln1171_10_fu_1179_p0;

assign sext_ln1171_12_fu_1317_p0 = noise_out_dout;

assign sext_ln1171_12_fu_1317_p1 = sext_ln1171_12_fu_1317_p0;

assign sext_ln1171_14_fu_1460_p1 = $signed(noise_out_dout);

assign sext_ln1171_2_fu_906_p0 = noise_out_dout;

assign sext_ln1171_2_fu_906_p1 = sext_ln1171_2_fu_906_p0;

assign sext_ln1171_4_fu_930_p0 = noise_out_dout;

assign sext_ln1171_4_fu_930_p1 = sext_ln1171_4_fu_930_p0;

assign sext_ln1171_6_fu_975_p0 = noise_out_dout;

assign sext_ln1171_6_fu_975_p1 = sext_ln1171_6_fu_975_p0;

assign sext_ln1171_8_fu_1058_p0 = noise_out_dout;

assign sext_ln1171_8_fu_1058_p1 = sext_ln1171_8_fu_1058_p0;

assign sext_ln1171_fu_890_p0 = noise_out_dout;

assign sext_ln1171_fu_890_p1 = sext_ln1171_fu_890_p0;

assign tmp_10_fu_1325_p1 = grp_fu_2306_p3;

assign tmp_10_fu_1325_p4 = {{tmp_10_fu_1325_p1[23:8]}};

assign tmp_11_fu_1468_p1 = grp_fu_2363_p3;

assign tmp_11_fu_1468_p4 = {{tmp_11_fu_1468_p1[23:8]}};

assign tmp_12_fu_1624_p1 = grp_fu_2428_p3;

assign tmp_12_fu_1624_p4 = {{tmp_12_fu_1624_p1[23:8]}};

assign tmp_13_fu_1758_p1 = grp_fu_2495_p3;

assign tmp_13_fu_1758_p4 = {{tmp_13_fu_1758_p1[23:8]}};

assign tmp_14_fu_1004_p4 = {{grp_fu_2202_p2[23:8]}};

assign tmp_15_fu_1087_p1 = grp_fu_2227_p3;

assign tmp_15_fu_1087_p4 = {{tmp_15_fu_1087_p1[23:8]}};

assign tmp_16_fu_1208_p1 = grp_fu_2266_p3;

assign tmp_16_fu_1208_p4 = {{tmp_16_fu_1208_p1[23:8]}};

assign tmp_17_fu_1346_p1 = grp_fu_2315_p3;

assign tmp_17_fu_1346_p4 = {{tmp_17_fu_1346_p1[23:8]}};

assign tmp_18_fu_1489_p1 = grp_fu_2372_p3;

assign tmp_18_fu_1489_p4 = {{tmp_18_fu_1489_p1[23:8]}};

assign tmp_19_fu_1641_p1 = grp_fu_2437_p3;

assign tmp_19_fu_1641_p4 = {{tmp_19_fu_1641_p1[23:8]}};

assign tmp_1_fu_1187_p1 = grp_fu_2257_p3;

assign tmp_1_fu_1187_p4 = {{tmp_1_fu_1187_p1[23:8]}};

assign tmp_20_fu_1775_p1 = grp_fu_2504_p3;

assign tmp_21_fu_1108_p4 = {{grp_fu_2236_p2[23:8]}};

assign tmp_22_fu_1229_p1 = grp_fu_2275_p3;

assign tmp_22_fu_1229_p4 = {{tmp_22_fu_1229_p1[23:8]}};

assign tmp_23_fu_1367_p1 = grp_fu_2324_p3;

assign tmp_23_fu_1367_p4 = {{tmp_23_fu_1367_p1[23:8]}};

assign tmp_24_fu_1506_p1 = grp_fu_2381_p3;

assign tmp_24_fu_1506_p4 = {{tmp_24_fu_1506_p1[23:8]}};

assign tmp_25_fu_1662_p1 = grp_fu_2446_p3;

assign tmp_25_fu_1662_p4 = {{tmp_25_fu_1662_p1[23:8]}};

assign tmp_26_fu_1784_p1 = grp_fu_2513_p3;

assign tmp_26_fu_1784_p4 = {{tmp_26_fu_1784_p1[23:8]}};

assign tmp_27_fu_1871_p1 = grp_fu_2547_p3;

assign tmp_27_fu_1871_p4 = {{tmp_27_fu_1871_p1[23:8]}};

assign tmp_28_fu_1129_p4 = {{grp_fu_2242_p2[23:8]}};

assign tmp_29_fu_1250_p1 = grp_fu_2283_p3;

assign tmp_29_fu_1250_p4 = {{tmp_29_fu_1250_p1[23:8]}};

assign tmp_2_fu_958_p4 = {{grp_fu_2188_p2[23:8]}};

assign tmp_30_fu_1388_p1 = grp_fu_2332_p3;

assign tmp_30_fu_1388_p4 = {{tmp_30_fu_1388_p1[23:8]}};

assign tmp_31_fu_1527_p1 = grp_fu_2389_p3;

assign tmp_31_fu_1527_p4 = {{tmp_31_fu_1527_p1[23:8]}};

assign tmp_32_fu_1683_p1 = grp_fu_2454_p3;

assign tmp_33_fu_1888_p1 = grp_fu_2555_p3;

assign tmp_33_fu_1888_p4 = {{tmp_33_fu_1888_p1[23:8]}};

assign tmp_34_fu_1971_p1 = grp_fu_2595_p3;

assign tmp_34_fu_1971_p4 = {{tmp_34_fu_1971_p1[23:8]}};

assign tmp_35_fu_1271_p4 = {{grp_fu_2291_p2[23:8]}};

assign tmp_36_fu_1405_p1 = grp_fu_2340_p3;

assign tmp_36_fu_1405_p4 = {{tmp_36_fu_1405_p1[23:8]}};

assign tmp_37_fu_1548_p1 = grp_fu_2397_p3;

assign tmp_37_fu_1548_p4 = {{tmp_37_fu_1548_p1[23:8]}};

assign tmp_38_fu_1696_p1 = grp_fu_2462_p3;

assign tmp_39_fu_1905_p1 = grp_fu_2563_p3;

assign tmp_39_fu_1905_p4 = {{tmp_39_fu_1905_p1[23:8]}};

assign tmp_3_fu_1041_p1 = grp_fu_2209_p3;

assign tmp_3_fu_1041_p4 = {{tmp_3_fu_1041_p1[23:8]}};

assign tmp_40_fu_1988_p1 = grp_fu_2603_p3;

assign tmp_40_fu_1988_p4 = {{tmp_40_fu_1988_p1[23:8]}};

assign tmp_41_fu_2055_p1 = grp_fu_2635_p3;

assign tmp_42_fu_1422_p4 = {{grp_fu_2348_p2[23:8]}};

assign tmp_43_fu_1569_p1 = grp_fu_2405_p3;

assign tmp_43_fu_1569_p4 = {{tmp_43_fu_1569_p1[23:8]}};

assign tmp_44_fu_1709_p1 = grp_fu_2470_p3;

assign tmp_45_fu_1922_p1 = grp_fu_2571_p3;

assign tmp_45_fu_1922_p4 = {{tmp_45_fu_1922_p1[23:8]}};

assign tmp_46_fu_2009_p1 = grp_fu_2611_p3;

assign tmp_46_fu_2009_p4 = {{tmp_46_fu_2009_p1[23:8]}};

assign tmp_47_fu_2064_p1 = grp_fu_2643_p3;

assign tmp_47_fu_2064_p4 = {{tmp_47_fu_2064_p1[23:8]}};

assign tmp_48_fu_2108_p1 = grp_fu_2659_p3;

assign tmp_49_fu_1590_p4 = {{grp_fu_2413_p2[23:8]}};

assign tmp_4_fu_1162_p1 = grp_fu_2248_p3;

assign tmp_4_fu_1162_p4 = {{tmp_4_fu_1162_p1[23:8]}};

assign tmp_50_fu_1721_p1 = grp_fu_2478_p3;

assign tmp_50_fu_1721_p4 = {{tmp_50_fu_1721_p1[23:8]}};

assign tmp_51_fu_1833_p1 = grp_fu_2521_p3;

assign tmp_52_fu_2026_p1 = grp_fu_2619_p3;

assign tmp_52_fu_2026_p4 = {{tmp_52_fu_2026_p1[23:8]}};

assign tmp_53_fu_2084_p1 = grp_fu_2651_p3;

assign tmp_53_fu_2084_p4 = {{tmp_53_fu_2084_p1[23:8]}};

assign tmp_54_fu_2117_p1 = grp_fu_2667_p3;

assign tmp_54_fu_2117_p4 = {{tmp_54_fu_2117_p1[23:8]}};

assign tmp_55_fu_2150_p1 = grp_fu_2683_p3;

assign tmp_5_fu_1300_p1 = grp_fu_2297_p3;

assign tmp_5_fu_1300_p4 = {{tmp_5_fu_1300_p1[23:8]}};

assign tmp_6_fu_1443_p1 = grp_fu_2354_p3;

assign tmp_6_fu_1443_p4 = {{tmp_6_fu_1443_p1[23:8]}};

assign tmp_7_fu_1607_p1 = grp_fu_2419_p3;

assign tmp_7_fu_1607_p4 = {{tmp_7_fu_1607_p1[23:8]}};

assign tmp_8_fu_1741_p1 = grp_fu_2486_p3;

assign tmp_8_fu_1741_p4 = {{tmp_8_fu_1741_p1[23:8]}};

assign tmp_9_fu_983_p4 = {{grp_fu_2195_p2[23:8]}};

assign tmp_s_fu_1066_p1 = grp_fu_2218_p3;

assign tmp_s_fu_1066_p4 = {{tmp_s_fu_1066_p1[23:8]}};

assign trunc_ln717_1_fu_1855_p1 = grp_fu_2538_p3;

assign trunc_ln717_2_fu_1953_p1 = grp_fu_2579_p3;

assign trunc_ln717_3_fu_1962_p1 = grp_fu_2587_p3;

assign trunc_ln717_4_fu_2046_p1 = grp_fu_2627_p3;

assign trunc_ln717_5_fu_2134_p1 = grp_fu_2675_p3;

assign trunc_ln717_6_fu_2159_p1 = grp_fu_2691_p3;

assign trunc_ln717_7_fu_2178_p1 = grp_fu_2699_p3;

assign trunc_ln_fu_1846_p1 = grp_fu_2529_p3;

endmodule //TOP_matrix_mult_Pipeline_VITIS_LOOP_91_2
