abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3798918956
maxLevel = 2
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 39320755 us
--------------- round 2 ---------------
seed = 3743431861
maxLevel = 2
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 77750438 us
--------------- round 3 ---------------
seed = 1093673480
maxLevel = 2
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 115271978 us
--------------- round 4 ---------------
seed = 368246736
maxLevel = 2
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 153572254 us
--------------- round 5 ---------------
seed = 2330210091
maxLevel = 2
n569 is replaced by n979 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 191038179 us
--------------- round 6 ---------------
seed = 2793842198
maxLevel = 2
n409 is replaced by n770 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 226371247 us
--------------- round 7 ---------------
seed = 2320835280
maxLevel = 2
n202 is replaced by n851 with estimated error 0.0003
error = 0.0003
area = 2774
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0.0003_2774_12.7.blif
time = 262813380 us
--------------- round 8 ---------------
seed = 263064676
maxLevel = 2
n316 is replaced by one with estimated error 0.00041
error = 0.00041
area = 2771
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0.00041_2771_12.7.blif
time = 296632553 us
--------------- round 9 ---------------
seed = 3807316888
maxLevel = 2
n487 is replaced by one with estimated error 0.00041
error = 0.00041
area = 2768
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0.00041_2768_12.7.blif
time = 324420539 us
--------------- round 10 ---------------
seed = 3589842981
maxLevel = 2
n1024 is replaced by zero with estimated error 0.00051
error = 0.00068
area = 2766
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0.00068_2766_12.7.blif
time = 346752546 us
--------------- round 11 ---------------
seed = 2393668286
maxLevel = 2
n902 is replaced by n335 with inverter with estimated error 0.00042
error = 0.00042
area = 2765
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_11_0.00042_2765_12.7.blif
time = 364632451 us
--------------- round 12 ---------------
seed = 4068480244
maxLevel = 2
n659 is replaced by n611 with estimated error 0.0006
error = 0.0006
area = 2763
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_12_0.0006_2763_12.7.blif
time = 377229964 us
--------------- round 13 ---------------
seed = 2283250972
maxLevel = 2
n325 is replaced by n286 with estimated error 0.00063
error = 0.00063
area = 2761
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_13_0.00063_2761_12.7.blif
time = 389740179 us
--------------- round 14 ---------------
seed = 1615926270
maxLevel = 2
n588 is replaced by n327 with estimated error 0.00066
error = 0.00066
area = 2759
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_14_0.00066_2759_12.7.blif
time = 402322900 us
--------------- round 15 ---------------
seed = 4205672051
maxLevel = 2
n736 is replaced by n118 with estimated error 0.00219
error = 0.00219
area = 2757
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_15_0.00219_2757_12.7.blif
time = 414858205 us
--------------- round 16 ---------------
seed = 2582499645
maxLevel = 2
n732 is replaced by n394 with inverter with estimated error 0.00183
error = 0.00183
area = 2753
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_16_0.00183_2753_12.7.blif
time = 427337145 us
--------------- round 17 ---------------
seed = 493320457
maxLevel = 2
n778 is replaced by one with estimated error 0.00184
error = 0.00184
area = 2750
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_17_0.00184_2750_12.7.blif
time = 439780350 us
--------------- round 18 ---------------
seed = 293035680
maxLevel = 2
n1050 is replaced by one with estimated error 0.00167
error = 0.00192
area = 2748
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_18_0.00192_2748_12.7.blif
time = 452249376 us
--------------- round 19 ---------------
seed = 406078108
maxLevel = 2
n633 is replaced by one with estimated error 0.00206
error = 0.00206
area = 2745
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_19_0.00206_2745_12.7.blif
time = 464745685 us
--------------- round 20 ---------------
seed = 1043926909
maxLevel = 2
n779 is replaced by zero with estimated error 0.00198
error = 0.00198
area = 2743
delay = 12.7
#gates = 1095
output circuit appNtk/alu4_20_0.00198_2743_12.7.blif
time = 477147909 us
--------------- round 21 ---------------
seed = 1031278298
maxLevel = 2
n292 is replaced by n574 with estimated error 0.00188
error = 0.00188
area = 2741
delay = 12.7
#gates = 1094
output circuit appNtk/alu4_21_0.00188_2741_12.7.blif
time = 489531257 us
--------------- round 22 ---------------
seed = 565865826
maxLevel = 2
n108 is replaced by n39 with estimated error 0.00174
error = 0.00174
area = 2739
delay = 12.7
#gates = 1093
output circuit appNtk/alu4_22_0.00174_2739_12.7.blif
time = 501832574 us
--------------- round 23 ---------------
seed = 738358311
maxLevel = 2
n799 is replaced by n797 with estimated error 0.00173
error = 0.00173
area = 2738
delay = 12.7
#gates = 1092
output circuit appNtk/alu4_23_0.00173_2738_12.7.blif
time = 514129117 us
--------------- round 24 ---------------
seed = 1536851961
maxLevel = 2
n334 is replaced by n408 with estimated error 0.00182
error = 0.00182
area = 2737
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_24_0.00182_2737_12.7.blif
time = 526426947 us
--------------- round 25 ---------------
seed = 2528376075
maxLevel = 2
n362 is replaced by n422 with estimated error 0.00198
error = 0.00198
area = 2734
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_25_0.00198_2734_12.7.blif
time = 538708860 us
--------------- round 26 ---------------
seed = 1814573893
maxLevel = 2
n361 is replaced by n336 with estimated error 0.00212
error = 0.00212
area = 2733
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_26_0.00212_2733_12.7.blif
time = 550775637 us
--------------- round 27 ---------------
seed = 1752856247
maxLevel = 2
n562 is replaced by one with estimated error 0.00227
error = 0.00227
area = 2720
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_27_0.00227_2720_12.7.blif
time = 562676207 us
--------------- round 28 ---------------
seed = 2061787194
maxLevel = 2
n635 is replaced by one with estimated error 0.00242
error = 0.00242
area = 2716
delay = 12.7
#gates = 1084
output circuit appNtk/alu4_28_0.00242_2716_12.7.blif
time = 574522936 us
--------------- round 29 ---------------
seed = 814322504
maxLevel = 2
n504 is replaced by one with estimated error 0.00232
error = 0.00232
area = 2710
delay = 12.7
#gates = 1082
output circuit appNtk/alu4_29_0.00232_2710_12.7.blif
time = 586309153 us
--------------- round 30 ---------------
seed = 2283976684
maxLevel = 2
n289 is replaced by one with estimated error 0.00226
error = 0.00226
area = 2707
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_30_0.00226_2707_12.7.blif
time = 598490306 us
--------------- round 31 ---------------
seed = 1831265590
maxLevel = 2
n882 is replaced by zero with estimated error 0.00267
error = 0.00364
area = 2706
delay = 12.7
#gates = 1080
output circuit appNtk/alu4_31_0.00364_2706_12.7.blif
time = 610628919 us
--------------- round 32 ---------------
seed = 3504428251
maxLevel = 2
n907 is replaced by n1117 with inverter with estimated error 0.00298
error = 0.00298
area = 2686
delay = 12.7
#gates = 1074
output circuit appNtk/alu4_32_0.00298_2686_12.7.blif
time = 622385054 us
--------------- round 33 ---------------
seed = 687176970
maxLevel = 2
n1054 is replaced by one with estimated error 0.00287
error = 0.00287
area = 2682
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_33_0.00287_2682_12.7.blif
time = 634045710 us
--------------- round 34 ---------------
seed = 1078269655
maxLevel = 2
n933 is replaced by n267 with estimated error 0.00303
error = 0.00303
area = 2678
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_34_0.00303_2678_12.7.blif
time = 645851217 us
--------------- round 35 ---------------
seed = 284845841
maxLevel = 2
n300 is replaced by n67 with estimated error 0.00335
error = 0.00335
area = 2675
delay = 12.7
#gates = 1070
output circuit appNtk/alu4_35_0.00335_2675_12.7.blif
time = 657553991 us
--------------- round 36 ---------------
seed = 1234700743
maxLevel = 2
n947 is replaced by one with estimated error 0.00333
error = 0.00333
area = 2673
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_36_0.00333_2673_12.7.blif
time = 669123216 us
--------------- round 37 ---------------
seed = 2408195399
maxLevel = 2
n284 is replaced by one with estimated error 0.00336
error = 0.00347
area = 2669
delay = 12.7
#gates = 1068
output circuit appNtk/alu4_37_0.00347_2669_12.7.blif
time = 680877080 us
--------------- round 38 ---------------
seed = 1942949667
maxLevel = 2
n443 is replaced by n79 with estimated error 0.00443
error = 0.00443
area = 2667
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_38_0.00443_2667_12.7.blif
time = 692525612 us
--------------- round 39 ---------------
seed = 1077314192
maxLevel = 2
n515 is replaced by n1127 with estimated error 0.00489
error = 0.00489
area = 2652
delay = 12.7
#gates = 1062
output circuit appNtk/alu4_39_0.00489_2652_12.7.blif
time = 703955472 us
--------------- round 40 ---------------
seed = 2672753655
maxLevel = 2
n1127 is replaced by n1013 with estimated error 0.00471
error = 0.00471
area = 2647
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_40_0.00471_2647_12.7.blif
time = 715513449 us
--------------- round 41 ---------------
seed = 1576160634
maxLevel = 2
n447 is replaced by one with estimated error 0.00476
error = 0.00476
area = 2641
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_41_0.00476_2641_12.7.blif
time = 726801314 us
--------------- round 42 ---------------
seed = 3027819383
maxLevel = 2
n445 is replaced by one with estimated error 0.00448
error = 0.00448
area = 2638
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_42_0.00448_2638_12.7.blif
time = 738213246 us
--------------- round 43 ---------------
seed = 3953713043
maxLevel = 2
n285 is replaced by zero with estimated error 0.004
error = 0.004
area = 2636
delay = 12.7
#gates = 1055
output circuit appNtk/alu4_43_0.004_2636_12.7.blif
time = 749357086 us
--------------- round 44 ---------------
seed = 1303311362
maxLevel = 2
n1058 is replaced by n134 with estimated error 0.00452
error = 0.00452
area = 2633
delay = 12.7
#gates = 1053
output circuit appNtk/alu4_44_0.00452_2633_12.7.blif
time = 760782926 us
--------------- round 45 ---------------
seed = 1606028419
maxLevel = 2
n507 is replaced by n1077 with estimated error 0.00473
error = 0.00473
area = 2621
delay = 12.7
#gates = 1048
output circuit appNtk/alu4_45_0.00473_2621_12.7.blif
time = 772110806 us
--------------- round 46 ---------------
seed = 3433666361
maxLevel = 2
n343 is replaced by n344 with estimated error 0.00408
error = 0.00408
area = 2619
delay = 12.7
#gates = 1047
output circuit appNtk/alu4_46_0.00408_2619_12.7.blif
time = 783454787 us
--------------- round 47 ---------------
seed = 3518386977
maxLevel = 2
n472 is replaced by one with estimated error 0.00488
error = 0.00488
area = 2615
delay = 12.7
#gates = 1046
output circuit appNtk/alu4_47_0.00488_2615_12.7.blif
time = 794421209 us
--------------- round 48 ---------------
seed = 2357395125
maxLevel = 2
n928 is replaced by one with estimated error 0.00488
error = 0.00488
area = 2611
delay = 12.7
#gates = 1045
output circuit appNtk/alu4_48_0.00488_2611_12.7.blif
time = 805545539 us
--------------- round 49 ---------------
seed = 2200243576
maxLevel = 2
n1018 is replaced by n258 with estimated error 0.00465
error = 0.00465
area = 2609
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_49_0.00465_2609_12.7.blif
time = 816703070 us
--------------- round 50 ---------------
seed = 2434317717
maxLevel = 2
n303 is replaced by one with estimated error 0.00486
error = 0.00486
area = 2606
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_50_0.00486_2606_12.7.blif
time = 827478167 us
--------------- round 51 ---------------
seed = 1361656817
maxLevel = 2
n346 is replaced by n134 with estimated error 0.00485
error = 0.00485
area = 2602
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_51_0.00485_2602_12.7.blif
time = 838137895 us
--------------- round 52 ---------------
seed = 2821244579
maxLevel = 2
n858 is replaced by one with estimated error 0.00457
error = 0.00457
area = 2595
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_52_0.00457_2595_12.7.blif
time = 848775923 us
--------------- round 53 ---------------
seed = 946590920
maxLevel = 2
n940 is replaced by n622 with inverter with estimated error 0.00457
error = 0.00457
area = 2592
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_53_0.00457_2592_12.7.blif
time = 859358981 us
--------------- round 54 ---------------
seed = 1031146487
maxLevel = 2
n296 is replaced by one with estimated error 0.00455
error = 0.0048
area = 2590
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_54_0.0048_2590_12.7.blif
time = 869938340 us
--------------- round 55 ---------------
seed = 1664899496
maxLevel = 2
exceed error bound
