

================================================================
== Vivado HLS Report for 'getFilterOut'
================================================================
* Date:           Fri Dec 22 13:47:14 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.748|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_p_hls_fptosi_float_i_fu_510  |p_hls_fptosi_float_i  |    1|    1|    1|    1|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        |- InnerLoop  |    ?|    ?|        13|          6|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1079|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      5|    1709|   2215|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1165|    -|
|Register         |        -|      -|    1210|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|    2919|   4459|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |getFilterOut_AXILiteS_s_axi_U    |getFilterOut_AXILiteS_s_axi  |        4|      0|  225|  214|    0|
    |getFilterOut_faddbkb_U2          |getFilterOut_faddbkb         |        0|      2|  205|  205|    0|
    |getFilterOut_fdivdEe_U4          |getFilterOut_fdivdEe         |        0|      0|  762|  809|    0|
    |getFilterOut_fmulcud_U3          |getFilterOut_fmulcud         |        0|      3|  143|  140|    0|
    |getFilterOut_sitoeOg_U5          |getFilterOut_sitoeOg         |        0|      0|  339|  373|    0|
    |grp_p_hls_fptosi_float_i_fu_510  |p_hls_fptosi_float_i         |        0|      0|   35|  474|    0|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                            |                             |        4|      5| 1709| 2215|    0|
    +---------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_590_p2                 |     +    |      0|  0|  23|          16|           1|
    |add_ln25_1_fu_679_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_2_fu_720_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_3_fu_771_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_4_fu_812_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_5_fu_853_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_6_fu_894_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_7_fu_945_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_8_fu_986_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln25_fu_628_p2                 |     +    |      0|  0|  39|          32|           1|
    |sub_ln25_1_fu_641_p2               |     -    |      0|  0|  23|           2|          16|
    |sub_ln25_2_fu_692_p2               |     -    |      0|  0|  23|           2|          16|
    |sub_ln25_3_fu_733_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_4_fu_784_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_5_fu_825_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_6_fu_866_p2               |     -    |      0|  0|  23|           3|          16|
    |sub_ln25_7_fu_907_p2               |     -    |      0|  0|  23|           4|          16|
    |sub_ln25_8_fu_958_p2               |     -    |      0|  0|  23|           4|          16|
    |sub_ln25_fu_600_p2                 |     -    |      0|  0|  23|           1|          16|
    |ap_block_state200_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_1_fu_578_p2              |   icmp   |      0|  0|  13|          16|           4|
    |icmp_ln17_fu_572_p2                |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln25_1_fu_660_p2              |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln25_2_fu_701_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln25_3_fu_752_p2              |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln25_4_fu_793_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln25_5_fu_834_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln25_6_fu_875_p2              |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln25_7_fu_926_p2              |   icmp   |      0|  0|  18|          29|           1|
    |icmp_ln25_8_fu_967_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln25_fu_609_p2                |   icmp   |      0|  0|  18|          32|           1|
    |or_ln17_fu_584_p2                  |    or    |      0|  0|   2|           1|           1|
    |select_ln27_1_fu_685_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_2_fu_726_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_3_fu_777_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_4_fu_818_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_5_fu_859_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_6_fu_900_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_7_fu_951_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_8_fu_992_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln27_fu_634_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1079|         663|         487|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  617|        138|    1|        138|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2         |    9|          2|    1|          2|
    |ap_phi_mux_j_0_1_phi_fu_327_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_2_phi_fu_349_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_3_phi_fu_371_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_4_phi_fu_393_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_5_phi_fu_415_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_6_phi_fu_437_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_7_phi_fu_459_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_8_phi_fu_481_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_0_9_phi_fu_503_p4  |    9|          2|   32|         64|
    |grp_fu_516_p0                   |   47|         10|   32|        320|
    |grp_fu_529_p0                   |   50|         11|   32|        352|
    |grp_fu_529_p1                   |   15|          3|   32|         96|
    |grp_fu_548_p0                   |   15|          3|   32|         96|
    |inputs_address0                 |   47|         10|    4|         40|
    |j_0_1_reg_324                   |    9|          2|   32|         64|
    |j_0_2_reg_346                   |    9|          2|   32|         64|
    |j_0_3_reg_368                   |    9|          2|   32|         64|
    |j_0_4_reg_390                   |    9|          2|   32|         64|
    |j_0_5_reg_412                   |    9|          2|   32|         64|
    |j_0_6_reg_434                   |    9|          2|   32|         64|
    |j_0_7_reg_456                   |    9|          2|   32|         64|
    |j_0_8_reg_478                   |    9|          2|   32|         64|
    |j_0_9_reg_500                   |    9|          2|   32|         64|
    |out_r_address0                  |   50|         11|    4|         44|
    |sum_0_1_reg_312                 |    9|          2|   32|         64|
    |sum_0_2_reg_334                 |    9|          2|   32|         64|
    |sum_0_3_reg_356                 |    9|          2|   32|         64|
    |sum_0_4_reg_378                 |    9|          2|   32|         64|
    |sum_0_5_reg_400                 |    9|          2|   32|         64|
    |sum_0_6_reg_422                 |    9|          2|   32|         64|
    |sum_0_7_reg_444                 |    9|          2|   32|         64|
    |sum_0_8_reg_466                 |    9|          2|   32|         64|
    |sum_0_9_reg_488                 |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1165|        258| 1010|       2832|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln25_1_reg_1076                           |   32|   0|   32|          0|
    |add_ln25_2_reg_1105                           |   32|   0|   32|          0|
    |add_ln25_3_reg_1134                           |   32|   0|   32|          0|
    |add_ln25_4_reg_1163                           |   32|   0|   32|          0|
    |add_ln25_5_reg_1192                           |   32|   0|   32|          0|
    |add_ln25_6_reg_1221                           |   32|   0|   32|          0|
    |add_ln25_7_reg_1250                           |   32|   0|   32|          0|
    |add_ln25_8_reg_1279                           |   32|   0|   32|          0|
    |add_ln25_reg_1047                             |   32|   0|   32|          0|
    |ap_CS_fsm                                     |  137|   0|  137|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                       |    1|   0|    1|          0|
    |coef_reg_1022                                 |   32|   0|   32|          0|
    |depth_read_reg_999                            |   16|   0|   16|          0|
    |grp_p_hls_fptosi_float_i_fu_510_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln25_1_reg_1062                          |    1|   0|    1|          0|
    |icmp_ln25_1_reg_1062_pp1_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_2_reg_1091                          |    1|   0|    1|          0|
    |icmp_ln25_2_reg_1091_pp2_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_3_reg_1120                          |    1|   0|    1|          0|
    |icmp_ln25_3_reg_1120_pp3_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_4_reg_1149                          |    1|   0|    1|          0|
    |icmp_ln25_4_reg_1149_pp4_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_5_reg_1178                          |    1|   0|    1|          0|
    |icmp_ln25_5_reg_1178_pp5_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_6_reg_1207                          |    1|   0|    1|          0|
    |icmp_ln25_6_reg_1207_pp6_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_7_reg_1236                          |    1|   0|    1|          0|
    |icmp_ln25_7_reg_1236_pp7_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_8_reg_1265                          |    1|   0|    1|          0|
    |icmp_ln25_8_reg_1265_pp8_iter1_reg            |    1|   0|    1|          0|
    |icmp_ln25_reg_1033                            |    1|   0|    1|          0|
    |icmp_ln25_reg_1033_pp0_iter1_reg              |    1|   0|    1|          0|
    |j_0_1_reg_324                                 |   32|   0|   32|          0|
    |j_0_2_reg_346                                 |   32|   0|   32|          0|
    |j_0_3_reg_368                                 |   32|   0|   32|          0|
    |j_0_4_reg_390                                 |   32|   0|   32|          0|
    |j_0_5_reg_412                                 |   32|   0|   32|          0|
    |j_0_6_reg_434                                 |   32|   0|   32|          0|
    |j_0_7_reg_456                                 |   32|   0|   32|          0|
    |j_0_8_reg_478                                 |   32|   0|   32|          0|
    |j_0_9_reg_500                                 |   32|   0|   32|          0|
    |or_ln17_reg_1013                              |    1|   0|    1|          0|
    |reg_552                                       |   32|   0|   32|          0|
    |reg_558                                       |   32|   0|   32|          0|
    |reg_568                                       |   32|   0|   32|          0|
    |sum_0_1_reg_312                               |   32|   0|   32|          0|
    |sum_0_2_reg_334                               |   32|   0|   32|          0|
    |sum_0_3_reg_356                               |   32|   0|   32|          0|
    |sum_0_4_reg_378                               |   32|   0|   32|          0|
    |sum_0_5_reg_400                               |   32|   0|   32|          0|
    |sum_0_6_reg_422                               |   32|   0|   32|          0|
    |sum_0_7_reg_444                               |   32|   0|   32|          0|
    |sum_0_8_reg_466                               |   32|   0|   32|          0|
    |sum_0_9_reg_488                               |   32|   0|   32|          0|
    |tmp_20_reg_1037                               |    1|   0|    1|          0|
    |tmp_20_reg_1037_pp0_iter1_reg                 |    1|   0|    1|          0|
    |tmp_22_reg_1066                               |    1|   0|    1|          0|
    |tmp_22_reg_1066_pp1_iter1_reg                 |    1|   0|    1|          0|
    |tmp_23_reg_1095                               |    1|   0|    1|          0|
    |tmp_23_reg_1095_pp2_iter1_reg                 |    1|   0|    1|          0|
    |tmp_25_reg_1124                               |    1|   0|    1|          0|
    |tmp_25_reg_1124_pp3_iter1_reg                 |    1|   0|    1|          0|
    |tmp_26_reg_1153                               |    1|   0|    1|          0|
    |tmp_26_reg_1153_pp4_iter1_reg                 |    1|   0|    1|          0|
    |tmp_27_reg_1182                               |    1|   0|    1|          0|
    |tmp_27_reg_1182_pp5_iter1_reg                 |    1|   0|    1|          0|
    |tmp_28_reg_1211                               |    1|   0|    1|          0|
    |tmp_28_reg_1211_pp6_iter1_reg                 |    1|   0|    1|          0|
    |tmp_30_reg_1240                               |    1|   0|    1|          0|
    |tmp_30_reg_1240_pp7_iter1_reg                 |    1|   0|    1|          0|
    |tmp_31_reg_1269                               |    1|   0|    1|          0|
    |tmp_31_reg_1269_pp8_iter1_reg                 |    1|   0|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1210|   0| 1210|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    9|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    9|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | getFilterOut | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | getFilterOut | return value |
|interrupt               | out |    1| ap_ctrl_hs | getFilterOut | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 13
  * Pipeline-1: initiation interval (II) = 6, depth = 13
  * Pipeline-2: initiation interval (II) = 6, depth = 13
  * Pipeline-3: initiation interval (II) = 6, depth = 13
  * Pipeline-4: initiation interval (II) = 6, depth = 13
  * Pipeline-5: initiation interval (II) = 6, depth = 13
  * Pipeline-6: initiation interval (II) = 6, depth = 13
  * Pipeline-7: initiation interval (II) = 6, depth = 13
  * Pipeline-8: initiation interval (II) = 6, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 200
* Pipeline : 9
  Pipeline-0 : II = 6, D = 13, States = { 30 31 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-1 : II = 6, D = 13, States = { 49 50 51 52 53 54 55 56 57 58 59 60 61 }
  Pipeline-2 : II = 6, D = 13, States = { 68 69 70 71 72 73 74 75 76 77 78 79 80 }
  Pipeline-3 : II = 6, D = 13, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 }
  Pipeline-4 : II = 6, D = 13, States = { 106 107 108 109 110 111 112 113 114 115 116 117 118 }
  Pipeline-5 : II = 6, D = 13, States = { 125 126 127 128 129 130 131 132 133 134 135 136 137 }
  Pipeline-6 : II = 6, D = 13, States = { 144 145 146 147 148 149 150 151 152 153 154 155 156 }
  Pipeline-7 : II = 6, D = 13, States = { 163 164 165 166 167 168 169 170 171 172 173 174 175 }
  Pipeline-8 : II = 6, D = 13, States = { 182 183 184 185 186 187 188 189 190 191 192 193 194 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 200 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 43 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 30 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 62 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 49 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 81 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 68 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 100 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 87 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 119 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 106 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 138 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 125 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 157 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 144 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 176 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 163 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 195 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 182 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %inputs) nounwind, !map !7"   --->   Operation 201 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %depth) nounwind, !map !13"   --->   Operation 202 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %out_r) nounwind, !map !19"   --->   Operation 203 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_correct) nounwind, !map !23"   --->   Operation 204 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @getFilterOut_str) nounwind"   --->   Operation 205 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.00ns)   --->   "%depth_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %depth) nounwind" [lab2/filter.c:6]   --->   Operation 206 'read' 'depth_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:12]   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_correct, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:13]   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %out_r, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [lab2/filter.c:14]   --->   Operation 209 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %out_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:14]   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %depth, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:15]   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %inputs, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [lab2/filter.c:16]   --->   Operation 212 'specmemcore' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %inputs, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:16]   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (2.38ns)   --->   "%icmp_ln17 = icmp ult i16 %depth_read, 3" [lab2/filter.c:17]   --->   Operation 214 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (2.38ns)   --->   "%icmp_ln17_1 = icmp ugt i16 %depth_read, 10" [lab2/filter.c:17]   --->   Operation 215 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %icmp_ln17, %icmp_ln17_1" [lab2/filter.c:17]   --->   Operation 216 'or' 'or_ln17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %or_ln17, label %._crit_edge, label %OuterLoop_begin" [lab2/filter.c:17]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.33>
ST_2 : Operation 218 [1/1] (2.14ns)   --->   "%add_ln21 = add i16 %depth_read, 1" [lab2/filter.c:21]   --->   Operation 218 'add' 'add_ln21' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i16 %add_ln21 to i32" [lab2/filter.c:21]   --->   Operation 219 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [6/6] (6.18ns)   --->   "%tmp = sitofp i32 %zext_ln21 to float" [lab2/filter.c:21]   --->   Operation 220 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 221 [5/6] (6.18ns)   --->   "%tmp = sitofp i32 %zext_ln21 to float" [lab2/filter.c:21]   --->   Operation 221 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 222 [4/6] (6.18ns)   --->   "%tmp = sitofp i32 %zext_ln21 to float" [lab2/filter.c:21]   --->   Operation 222 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 223 [3/6] (6.18ns)   --->   "%tmp = sitofp i32 %zext_ln21 to float" [lab2/filter.c:21]   --->   Operation 223 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 224 [2/6] (6.18ns)   --->   "%tmp = sitofp i32 %zext_ln21 to float" [lab2/filter.c:21]   --->   Operation 224 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 225 [1/6] (6.18ns)   --->   "%tmp = sitofp i32 %zext_ln21 to float" [lab2/filter.c:21]   --->   Operation 225 'sitofp' 'tmp' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 226 [16/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 226 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 227 [15/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 227 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 228 [14/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 228 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 229 [13/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 229 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 230 [12/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 230 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 231 [11/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 231 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 232 [10/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 232 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 233 [9/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 233 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 234 [8/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 234 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 235 [7/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 235 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 236 [6/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 236 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 237 [5/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 237 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 238 [4/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 238 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 239 [3/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 239 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 240 [2/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 240 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.30>
ST_23 : Operation 241 [1/16] (6.30ns)   --->   "%coef = fdiv float 1.000000e+00, %tmp" [lab2/filter.c:21]   --->   Operation 241 'fdiv' 'coef' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.78>
ST_24 : Operation 242 [4/4] (6.78ns)   --->   "%tmp_s = fmul float %coef, 0.000000e+00" [lab2/filter.c:30]   --->   Operation 242 'fmul' 'tmp_s' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.78>
ST_25 : Operation 243 [3/4] (5.78ns)   --->   "%tmp_s = fmul float %coef, 0.000000e+00" [lab2/filter.c:30]   --->   Operation 243 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.78>
ST_26 : Operation 244 [2/4] (5.78ns)   --->   "%tmp_s = fmul float %coef, 0.000000e+00" [lab2/filter.c:30]   --->   Operation 244 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.78>
ST_27 : Operation 245 [1/4] (5.78ns)   --->   "%tmp_s = fmul float %coef, 0.000000e+00" [lab2/filter.c:30]   --->   Operation 245 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 9.74>
ST_28 : Operation 246 [2/2] (9.74ns)   --->   "%tmp_1 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_s)" [lab2/filter.c:30]   --->   Operation 246 'call' 'tmp_1' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.65>
ST_29 : Operation 247 [1/2] (3.49ns)   --->   "%tmp_1 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_s)" [lab2/filter.c:30]   --->   Operation 247 'call' 'tmp_1' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [10 x i32]* %out_r, i64 0, i64 0" [lab2/filter.c:30]   --->   Operation 248 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (2.15ns)   --->   "store i32 %tmp_1, i32* %out_addr, align 4" [lab2/filter.c:30]   --->   Operation 249 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 250 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (2.14ns)   --->   "%sub_ln25 = sub i16 1, %depth_read" [lab2/filter.c:25]   --->   Operation 251 'sub' 'sub_ln25' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i16 %sub_ln25 to i32" [lab2/filter.c:25]   --->   Operation 252 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (1.66ns)   --->   "br label %1" [lab2/filter.c:25]   --->   Operation 253 'br' <Predicate = true> <Delay = 1.66>

State 30 <SV = 29> <Delay = 3.41>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%sum_0_1 = phi float [ 0.000000e+00, %OuterLoop_begin ], [ %select_ln27, %InnerLoop ]" [lab2/filter.c:27]   --->   Operation 254 'phi' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%j_0_1 = phi i32 [ %sext_ln25, %OuterLoop_begin ], [ %add_ln25, %InnerLoop ]" [lab2/filter.c:25]   --->   Operation 255 'phi' 'j_0_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (2.43ns)   --->   "%icmp_ln25 = icmp slt i32 %j_0_1, 1" [lab2/filter.c:25]   --->   Operation 256 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %InnerLoop, label %OuterLoop" [lab2/filter.c:25]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_1, i32 31)" [lab2/filter.c:27]   --->   Operation 258 'bitselect' 'tmp_20' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %j_0_1 to i64" [lab2/filter.c:28]   --->   Operation 259 'zext' 'zext_ln28' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28" [lab2/filter.c:28]   --->   Operation 260 'getelementptr' 'inputs_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 261 [2/2] (2.15ns)   --->   "%inputs_load = load i32* %inputs_addr, align 4" [lab2/filter.c:28]   --->   Operation 261 'load' 'inputs_load' <Predicate = (icmp_ln25)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 8.33>
ST_31 : Operation 262 [1/2] (2.15ns)   --->   "%inputs_load = load i32* %inputs_addr, align 4" [lab2/filter.c:28]   --->   Operation 262 'load' 'inputs_load' <Predicate = (icmp_ln25)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 263 [6/6] (6.18ns)   --->   "%tmp_3_1 = sitofp i32 %inputs_load to float" [lab2/filter.c:28]   --->   Operation 263 'sitofp' 'tmp_3_1' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.18>
ST_32 : Operation 264 [5/6] (6.18ns)   --->   "%tmp_3_1 = sitofp i32 %inputs_load to float" [lab2/filter.c:28]   --->   Operation 264 'sitofp' 'tmp_3_1' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.18>
ST_33 : Operation 265 [4/6] (6.18ns)   --->   "%tmp_3_1 = sitofp i32 %inputs_load to float" [lab2/filter.c:28]   --->   Operation 265 'sitofp' 'tmp_3_1' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.18>
ST_34 : Operation 266 [3/6] (6.18ns)   --->   "%tmp_3_1 = sitofp i32 %inputs_load to float" [lab2/filter.c:28]   --->   Operation 266 'sitofp' 'tmp_3_1' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.18>
ST_35 : Operation 267 [2/6] (6.18ns)   --->   "%tmp_3_1 = sitofp i32 %inputs_load to float" [lab2/filter.c:28]   --->   Operation 267 'sitofp' 'tmp_3_1' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 268 [1/1] (2.70ns)   --->   "%add_ln25 = add nsw i32 %j_0_1, 1" [lab2/filter.c:25]   --->   Operation 268 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.18>
ST_36 : Operation 269 [1/6] (6.18ns)   --->   "%tmp_3_1 = sitofp i32 %inputs_load to float" [lab2/filter.c:28]   --->   Operation 269 'sitofp' 'tmp_3_1' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.26>
ST_37 : Operation 270 [5/5] (8.26ns)   --->   "%sum_s = fadd float %sum_0_1, %tmp_3_1" [lab2/filter.c:28]   --->   Operation 270 'fadd' 'sum_s' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.26>
ST_38 : Operation 271 [4/5] (8.26ns)   --->   "%sum_s = fadd float %sum_0_1, %tmp_3_1" [lab2/filter.c:28]   --->   Operation 271 'fadd' 'sum_s' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.26>
ST_39 : Operation 272 [3/5] (8.26ns)   --->   "%sum_s = fadd float %sum_0_1, %tmp_3_1" [lab2/filter.c:28]   --->   Operation 272 'fadd' 'sum_s' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.26>
ST_40 : Operation 273 [2/5] (8.26ns)   --->   "%sum_s = fadd float %sum_0_1, %tmp_3_1" [lab2/filter.c:28]   --->   Operation 273 'fadd' 'sum_s' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.26>
ST_41 : Operation 274 [1/5] (8.26ns)   --->   "%sum_s = fadd float %sum_0_1, %tmp_3_1" [lab2/filter.c:28]   --->   Operation 274 'fadd' 'sum_s' <Predicate = (icmp_ln25 & !tmp_20)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 0.79>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 275 'specloopname' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 276 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 277 'specpipeline' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (0.79ns)   --->   "%select_ln27 = select i1 %tmp_20, float %sum_0_1, float %sum_s" [lab2/filter.c:27]   --->   Operation 278 'select' 'select_ln27' <Predicate = (icmp_ln25)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_4) nounwind" [lab2/filter.c:29]   --->   Operation 279 'specregionend' 'empty_8' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_42 : Operation 280 [1/1] (0.00ns)   --->   "br label %1" [lab2/filter.c:25]   --->   Operation 280 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 43 <SV = 30> <Delay = 6.78>
ST_43 : Operation 281 [4/4] (6.78ns)   --->   "%tmp_1_1 = fmul float %sum_0_1, %coef" [lab2/filter.c:30]   --->   Operation 281 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 5.78>
ST_44 : Operation 282 [3/4] (5.78ns)   --->   "%tmp_1_1 = fmul float %sum_0_1, %coef" [lab2/filter.c:30]   --->   Operation 282 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 5.78>
ST_45 : Operation 283 [2/4] (5.78ns)   --->   "%tmp_1_1 = fmul float %sum_0_1, %coef" [lab2/filter.c:30]   --->   Operation 283 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 5.78>
ST_46 : Operation 284 [1/4] (5.78ns)   --->   "%tmp_1_1 = fmul float %sum_0_1, %coef" [lab2/filter.c:30]   --->   Operation 284 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 9.74>
ST_47 : Operation 285 [2/2] (9.74ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_1)" [lab2/filter.c:30]   --->   Operation 285 'call' 'tmp_2_1' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 35> <Delay = 5.65>
ST_48 : Operation 286 [1/2] (3.49ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_1)" [lab2/filter.c:30]   --->   Operation 286 'call' 'tmp_2_1' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 287 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [10 x i32]* %out_r, i64 0, i64 1" [lab2/filter.c:30]   --->   Operation 287 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 288 [1/1] (2.15ns)   --->   "store i32 %tmp_2_1, i32* %out_addr_1, align 4" [lab2/filter.c:30]   --->   Operation 288 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 289 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_3) nounwind" [lab2/filter.c:31]   --->   Operation 289 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 290 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 291 [1/1] (2.14ns)   --->   "%sub_ln25_1 = sub i16 2, %depth_read" [lab2/filter.c:25]   --->   Operation 291 'sub' 'sub_ln25_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i16 %sub_ln25_1 to i32" [lab2/filter.c:25]   --->   Operation 292 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 293 [1/1] (1.66ns)   --->   "br label %2" [lab2/filter.c:25]   --->   Operation 293 'br' <Predicate = true> <Delay = 1.66>

State 49 <SV = 36> <Delay = 3.41>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%sum_0_2 = phi float [ 0.000000e+00, %OuterLoop ], [ %select_ln27_1, %InnerLoop1 ]" [lab2/filter.c:27]   --->   Operation 294 'phi' 'sum_0_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "%j_0_2 = phi i32 [ %sext_ln25_1, %OuterLoop ], [ %add_ln25_1, %InnerLoop1 ]" [lab2/filter.c:25]   --->   Operation 295 'phi' 'j_0_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %j_0_2, i32 1, i32 31)" [lab2/filter.c:25]   --->   Operation 296 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 297 [1/1] (2.43ns)   --->   "%icmp_ln25_1 = icmp slt i31 %tmp_21, 1" [lab2/filter.c:25]   --->   Operation 297 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_1, label %InnerLoop1, label %OuterLoop1" [lab2/filter.c:25]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_2, i32 31)" [lab2/filter.c:27]   --->   Operation 299 'bitselect' 'tmp_22' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_49 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i32 %j_0_2 to i64" [lab2/filter.c:28]   --->   Operation 300 'zext' 'zext_ln28_1' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%inputs_addr_1 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_1" [lab2/filter.c:28]   --->   Operation 301 'getelementptr' 'inputs_addr_1' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_49 : Operation 302 [2/2] (2.15ns)   --->   "%inputs_load_1 = load i32* %inputs_addr_1, align 4" [lab2/filter.c:28]   --->   Operation 302 'load' 'inputs_load_1' <Predicate = (icmp_ln25_1)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 50 <SV = 37> <Delay = 8.33>
ST_50 : Operation 303 [1/2] (2.15ns)   --->   "%inputs_load_1 = load i32* %inputs_addr_1, align 4" [lab2/filter.c:28]   --->   Operation 303 'load' 'inputs_load_1' <Predicate = (icmp_ln25_1)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 304 [6/6] (6.18ns)   --->   "%tmp_3_2 = sitofp i32 %inputs_load_1 to float" [lab2/filter.c:28]   --->   Operation 304 'sitofp' 'tmp_3_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 38> <Delay = 6.18>
ST_51 : Operation 305 [5/6] (6.18ns)   --->   "%tmp_3_2 = sitofp i32 %inputs_load_1 to float" [lab2/filter.c:28]   --->   Operation 305 'sitofp' 'tmp_3_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 39> <Delay = 6.18>
ST_52 : Operation 306 [4/6] (6.18ns)   --->   "%tmp_3_2 = sitofp i32 %inputs_load_1 to float" [lab2/filter.c:28]   --->   Operation 306 'sitofp' 'tmp_3_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 40> <Delay = 6.18>
ST_53 : Operation 307 [3/6] (6.18ns)   --->   "%tmp_3_2 = sitofp i32 %inputs_load_1 to float" [lab2/filter.c:28]   --->   Operation 307 'sitofp' 'tmp_3_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 41> <Delay = 6.18>
ST_54 : Operation 308 [2/6] (6.18ns)   --->   "%tmp_3_2 = sitofp i32 %inputs_load_1 to float" [lab2/filter.c:28]   --->   Operation 308 'sitofp' 'tmp_3_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 309 [1/1] (2.70ns)   --->   "%add_ln25_1 = add nsw i32 %j_0_2, 1" [lab2/filter.c:25]   --->   Operation 309 'add' 'add_ln25_1' <Predicate = (icmp_ln25_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 42> <Delay = 6.18>
ST_55 : Operation 310 [1/6] (6.18ns)   --->   "%tmp_3_2 = sitofp i32 %inputs_load_1 to float" [lab2/filter.c:28]   --->   Operation 310 'sitofp' 'tmp_3_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 43> <Delay = 8.26>
ST_56 : Operation 311 [5/5] (8.26ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_3_2" [lab2/filter.c:28]   --->   Operation 311 'fadd' 'sum_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 44> <Delay = 8.26>
ST_57 : Operation 312 [4/5] (8.26ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_3_2" [lab2/filter.c:28]   --->   Operation 312 'fadd' 'sum_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 45> <Delay = 8.26>
ST_58 : Operation 313 [3/5] (8.26ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_3_2" [lab2/filter.c:28]   --->   Operation 313 'fadd' 'sum_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 46> <Delay = 8.26>
ST_59 : Operation 314 [2/5] (8.26ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_3_2" [lab2/filter.c:28]   --->   Operation 314 'fadd' 'sum_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 47> <Delay = 8.26>
ST_60 : Operation 315 [1/5] (8.26ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_3_2" [lab2/filter.c:28]   --->   Operation 315 'fadd' 'sum_2' <Predicate = (icmp_ln25_1 & !tmp_22)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 48> <Delay = 0.79>
ST_61 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 316 'specloopname' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_61 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 317 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_61 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 318 'specpipeline' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_61 : Operation 319 [1/1] (0.79ns)   --->   "%select_ln27_1 = select i1 %tmp_22, float %sum_0_2, float %sum_2" [lab2/filter.c:27]   --->   Operation 319 'select' 'select_ln27_1' <Predicate = (icmp_ln25_1)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 320 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_6) nounwind" [lab2/filter.c:29]   --->   Operation 320 'specregionend' 'empty_10' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_61 : Operation 321 [1/1] (0.00ns)   --->   "br label %2" [lab2/filter.c:25]   --->   Operation 321 'br' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 62 <SV = 37> <Delay = 6.78>
ST_62 : Operation 322 [4/4] (6.78ns)   --->   "%tmp_1_2 = fmul float %sum_0_2, %coef" [lab2/filter.c:30]   --->   Operation 322 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 5.78>
ST_63 : Operation 323 [3/4] (5.78ns)   --->   "%tmp_1_2 = fmul float %sum_0_2, %coef" [lab2/filter.c:30]   --->   Operation 323 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 5.78>
ST_64 : Operation 324 [2/4] (5.78ns)   --->   "%tmp_1_2 = fmul float %sum_0_2, %coef" [lab2/filter.c:30]   --->   Operation 324 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 5.78>
ST_65 : Operation 325 [1/4] (5.78ns)   --->   "%tmp_1_2 = fmul float %sum_0_2, %coef" [lab2/filter.c:30]   --->   Operation 325 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 9.74>
ST_66 : Operation 326 [2/2] (9.74ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_2)" [lab2/filter.c:30]   --->   Operation 326 'call' 'tmp_2_2' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 42> <Delay = 5.65>
ST_67 : Operation 327 [1/2] (3.49ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_2)" [lab2/filter.c:30]   --->   Operation 327 'call' 'tmp_2_2' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 328 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [10 x i32]* %out_r, i64 0, i64 2" [lab2/filter.c:30]   --->   Operation 328 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 329 [1/1] (2.15ns)   --->   "store i32 %tmp_2_2, i32* %out_addr_2, align 4" [lab2/filter.c:30]   --->   Operation 329 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_67 : Operation 330 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_5) nounwind" [lab2/filter.c:31]   --->   Operation 330 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 331 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 332 [1/1] (2.14ns)   --->   "%sub_ln25_2 = sub i16 3, %depth_read" [lab2/filter.c:25]   --->   Operation 332 'sub' 'sub_ln25_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln25_2 = sext i16 %sub_ln25_2 to i32" [lab2/filter.c:25]   --->   Operation 333 'sext' 'sext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 334 [1/1] (1.66ns)   --->   "br label %3" [lab2/filter.c:25]   --->   Operation 334 'br' <Predicate = true> <Delay = 1.66>

State 68 <SV = 43> <Delay = 3.41>
ST_68 : Operation 335 [1/1] (0.00ns)   --->   "%sum_0_3 = phi float [ 0.000000e+00, %OuterLoop1 ], [ %select_ln27_2, %InnerLoop2 ]" [lab2/filter.c:27]   --->   Operation 335 'phi' 'sum_0_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 336 [1/1] (0.00ns)   --->   "%j_0_3 = phi i32 [ %sext_ln25_2, %OuterLoop1 ], [ %add_ln25_2, %InnerLoop2 ]" [lab2/filter.c:25]   --->   Operation 336 'phi' 'j_0_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 337 [1/1] (2.43ns)   --->   "%icmp_ln25_2 = icmp slt i32 %j_0_3, 3" [lab2/filter.c:25]   --->   Operation 337 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_2, label %InnerLoop2, label %OuterLoop2" [lab2/filter.c:25]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_3, i32 31)" [lab2/filter.c:27]   --->   Operation 339 'bitselect' 'tmp_23' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_68 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i32 %j_0_3 to i64" [lab2/filter.c:28]   --->   Operation 340 'zext' 'zext_ln28_2' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_68 : Operation 341 [1/1] (0.00ns)   --->   "%inputs_addr_2 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_2" [lab2/filter.c:28]   --->   Operation 341 'getelementptr' 'inputs_addr_2' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_68 : Operation 342 [2/2] (2.15ns)   --->   "%inputs_load_2 = load i32* %inputs_addr_2, align 4" [lab2/filter.c:28]   --->   Operation 342 'load' 'inputs_load_2' <Predicate = (icmp_ln25_2)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 69 <SV = 44> <Delay = 8.33>
ST_69 : Operation 343 [1/2] (2.15ns)   --->   "%inputs_load_2 = load i32* %inputs_addr_2, align 4" [lab2/filter.c:28]   --->   Operation 343 'load' 'inputs_load_2' <Predicate = (icmp_ln25_2)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 344 [6/6] (6.18ns)   --->   "%tmp_3_3 = sitofp i32 %inputs_load_2 to float" [lab2/filter.c:28]   --->   Operation 344 'sitofp' 'tmp_3_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 45> <Delay = 6.18>
ST_70 : Operation 345 [5/6] (6.18ns)   --->   "%tmp_3_3 = sitofp i32 %inputs_load_2 to float" [lab2/filter.c:28]   --->   Operation 345 'sitofp' 'tmp_3_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 46> <Delay = 6.18>
ST_71 : Operation 346 [4/6] (6.18ns)   --->   "%tmp_3_3 = sitofp i32 %inputs_load_2 to float" [lab2/filter.c:28]   --->   Operation 346 'sitofp' 'tmp_3_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 47> <Delay = 6.18>
ST_72 : Operation 347 [3/6] (6.18ns)   --->   "%tmp_3_3 = sitofp i32 %inputs_load_2 to float" [lab2/filter.c:28]   --->   Operation 347 'sitofp' 'tmp_3_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 48> <Delay = 6.18>
ST_73 : Operation 348 [2/6] (6.18ns)   --->   "%tmp_3_3 = sitofp i32 %inputs_load_2 to float" [lab2/filter.c:28]   --->   Operation 348 'sitofp' 'tmp_3_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 349 [1/1] (2.70ns)   --->   "%add_ln25_2 = add nsw i32 %j_0_3, 1" [lab2/filter.c:25]   --->   Operation 349 'add' 'add_ln25_2' <Predicate = (icmp_ln25_2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 49> <Delay = 6.18>
ST_74 : Operation 350 [1/6] (6.18ns)   --->   "%tmp_3_3 = sitofp i32 %inputs_load_2 to float" [lab2/filter.c:28]   --->   Operation 350 'sitofp' 'tmp_3_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 50> <Delay = 8.26>
ST_75 : Operation 351 [5/5] (8.26ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_3_3" [lab2/filter.c:28]   --->   Operation 351 'fadd' 'sum_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 51> <Delay = 8.26>
ST_76 : Operation 352 [4/5] (8.26ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_3_3" [lab2/filter.c:28]   --->   Operation 352 'fadd' 'sum_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 52> <Delay = 8.26>
ST_77 : Operation 353 [3/5] (8.26ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_3_3" [lab2/filter.c:28]   --->   Operation 353 'fadd' 'sum_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 53> <Delay = 8.26>
ST_78 : Operation 354 [2/5] (8.26ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_3_3" [lab2/filter.c:28]   --->   Operation 354 'fadd' 'sum_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 54> <Delay = 8.26>
ST_79 : Operation 355 [1/5] (8.26ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_3_3" [lab2/filter.c:28]   --->   Operation 355 'fadd' 'sum_3' <Predicate = (icmp_ln25_2 & !tmp_23)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 55> <Delay = 0.79>
ST_80 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 356 'specloopname' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_80 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 357 'specregionbegin' 'tmp_8' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_80 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 358 'specpipeline' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_80 : Operation 359 [1/1] (0.79ns)   --->   "%select_ln27_2 = select i1 %tmp_23, float %sum_0_3, float %sum_3" [lab2/filter.c:27]   --->   Operation 359 'select' 'select_ln27_2' <Predicate = (icmp_ln25_2)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 360 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_8) nounwind" [lab2/filter.c:29]   --->   Operation 360 'specregionend' 'empty_12' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_80 : Operation 361 [1/1] (0.00ns)   --->   "br label %3" [lab2/filter.c:25]   --->   Operation 361 'br' <Predicate = (icmp_ln25_2)> <Delay = 0.00>

State 81 <SV = 44> <Delay = 6.78>
ST_81 : Operation 362 [4/4] (6.78ns)   --->   "%tmp_1_3 = fmul float %sum_0_3, %coef" [lab2/filter.c:30]   --->   Operation 362 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 45> <Delay = 5.78>
ST_82 : Operation 363 [3/4] (5.78ns)   --->   "%tmp_1_3 = fmul float %sum_0_3, %coef" [lab2/filter.c:30]   --->   Operation 363 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 46> <Delay = 5.78>
ST_83 : Operation 364 [2/4] (5.78ns)   --->   "%tmp_1_3 = fmul float %sum_0_3, %coef" [lab2/filter.c:30]   --->   Operation 364 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 47> <Delay = 5.78>
ST_84 : Operation 365 [1/4] (5.78ns)   --->   "%tmp_1_3 = fmul float %sum_0_3, %coef" [lab2/filter.c:30]   --->   Operation 365 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 48> <Delay = 9.74>
ST_85 : Operation 366 [2/2] (9.74ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_3)" [lab2/filter.c:30]   --->   Operation 366 'call' 'tmp_2_3' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 49> <Delay = 5.65>
ST_86 : Operation 367 [1/2] (3.49ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_3)" [lab2/filter.c:30]   --->   Operation 367 'call' 'tmp_2_3' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 368 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [10 x i32]* %out_r, i64 0, i64 3" [lab2/filter.c:30]   --->   Operation 368 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 369 [1/1] (2.15ns)   --->   "store i32 %tmp_2_3, i32* %out_addr_3, align 4" [lab2/filter.c:30]   --->   Operation 369 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_86 : Operation 370 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_7) nounwind" [lab2/filter.c:31]   --->   Operation 370 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 371 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 372 [1/1] (2.14ns)   --->   "%sub_ln25_3 = sub i16 4, %depth_read" [lab2/filter.c:25]   --->   Operation 372 'sub' 'sub_ln25_3' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln25_3 = sext i16 %sub_ln25_3 to i32" [lab2/filter.c:25]   --->   Operation 373 'sext' 'sext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 374 [1/1] (1.66ns)   --->   "br label %4" [lab2/filter.c:25]   --->   Operation 374 'br' <Predicate = true> <Delay = 1.66>

State 87 <SV = 50> <Delay = 3.40>
ST_87 : Operation 375 [1/1] (0.00ns)   --->   "%sum_0_4 = phi float [ 0.000000e+00, %OuterLoop2 ], [ %select_ln27_3, %InnerLoop3 ]" [lab2/filter.c:27]   --->   Operation 375 'phi' 'sum_0_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 376 [1/1] (0.00ns)   --->   "%j_0_4 = phi i32 [ %sext_ln25_3, %OuterLoop2 ], [ %add_ln25_3, %InnerLoop3 ]" [lab2/filter.c:25]   --->   Operation 376 'phi' 'j_0_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %j_0_4, i32 2, i32 31)" [lab2/filter.c:25]   --->   Operation 377 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 378 [1/1] (2.43ns)   --->   "%icmp_ln25_3 = icmp slt i30 %tmp_24, 1" [lab2/filter.c:25]   --->   Operation 378 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_3, label %InnerLoop3, label %OuterLoop3" [lab2/filter.c:25]   --->   Operation 379 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_4, i32 31)" [lab2/filter.c:27]   --->   Operation 380 'bitselect' 'tmp_25' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_87 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i32 %j_0_4 to i64" [lab2/filter.c:28]   --->   Operation 381 'zext' 'zext_ln28_3' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_87 : Operation 382 [1/1] (0.00ns)   --->   "%inputs_addr_3 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_3" [lab2/filter.c:28]   --->   Operation 382 'getelementptr' 'inputs_addr_3' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_87 : Operation 383 [2/2] (2.15ns)   --->   "%inputs_load_3 = load i32* %inputs_addr_3, align 4" [lab2/filter.c:28]   --->   Operation 383 'load' 'inputs_load_3' <Predicate = (icmp_ln25_3)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 88 <SV = 51> <Delay = 8.33>
ST_88 : Operation 384 [1/2] (2.15ns)   --->   "%inputs_load_3 = load i32* %inputs_addr_3, align 4" [lab2/filter.c:28]   --->   Operation 384 'load' 'inputs_load_3' <Predicate = (icmp_ln25_3)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_88 : Operation 385 [6/6] (6.18ns)   --->   "%tmp_3_4 = sitofp i32 %inputs_load_3 to float" [lab2/filter.c:28]   --->   Operation 385 'sitofp' 'tmp_3_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 52> <Delay = 6.18>
ST_89 : Operation 386 [5/6] (6.18ns)   --->   "%tmp_3_4 = sitofp i32 %inputs_load_3 to float" [lab2/filter.c:28]   --->   Operation 386 'sitofp' 'tmp_3_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 53> <Delay = 6.18>
ST_90 : Operation 387 [4/6] (6.18ns)   --->   "%tmp_3_4 = sitofp i32 %inputs_load_3 to float" [lab2/filter.c:28]   --->   Operation 387 'sitofp' 'tmp_3_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 54> <Delay = 6.18>
ST_91 : Operation 388 [3/6] (6.18ns)   --->   "%tmp_3_4 = sitofp i32 %inputs_load_3 to float" [lab2/filter.c:28]   --->   Operation 388 'sitofp' 'tmp_3_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 55> <Delay = 6.18>
ST_92 : Operation 389 [2/6] (6.18ns)   --->   "%tmp_3_4 = sitofp i32 %inputs_load_3 to float" [lab2/filter.c:28]   --->   Operation 389 'sitofp' 'tmp_3_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 390 [1/1] (2.70ns)   --->   "%add_ln25_3 = add nsw i32 %j_0_4, 1" [lab2/filter.c:25]   --->   Operation 390 'add' 'add_ln25_3' <Predicate = (icmp_ln25_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 56> <Delay = 6.18>
ST_93 : Operation 391 [1/6] (6.18ns)   --->   "%tmp_3_4 = sitofp i32 %inputs_load_3 to float" [lab2/filter.c:28]   --->   Operation 391 'sitofp' 'tmp_3_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 57> <Delay = 8.26>
ST_94 : Operation 392 [5/5] (8.26ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_3_4" [lab2/filter.c:28]   --->   Operation 392 'fadd' 'sum_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 58> <Delay = 8.26>
ST_95 : Operation 393 [4/5] (8.26ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_3_4" [lab2/filter.c:28]   --->   Operation 393 'fadd' 'sum_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 59> <Delay = 8.26>
ST_96 : Operation 394 [3/5] (8.26ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_3_4" [lab2/filter.c:28]   --->   Operation 394 'fadd' 'sum_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 60> <Delay = 8.26>
ST_97 : Operation 395 [2/5] (8.26ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_3_4" [lab2/filter.c:28]   --->   Operation 395 'fadd' 'sum_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 61> <Delay = 8.26>
ST_98 : Operation 396 [1/5] (8.26ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_3_4" [lab2/filter.c:28]   --->   Operation 396 'fadd' 'sum_4' <Predicate = (icmp_ln25_3 & !tmp_25)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 62> <Delay = 0.79>
ST_99 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 397 'specloopname' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_99 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 398 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_99 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 399 'specpipeline' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_99 : Operation 400 [1/1] (0.79ns)   --->   "%select_ln27_3 = select i1 %tmp_25, float %sum_0_4, float %sum_4" [lab2/filter.c:27]   --->   Operation 400 'select' 'select_ln27_3' <Predicate = (icmp_ln25_3)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 401 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_2) nounwind" [lab2/filter.c:29]   --->   Operation 401 'specregionend' 'empty_14' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_99 : Operation 402 [1/1] (0.00ns)   --->   "br label %4" [lab2/filter.c:25]   --->   Operation 402 'br' <Predicate = (icmp_ln25_3)> <Delay = 0.00>

State 100 <SV = 51> <Delay = 6.78>
ST_100 : Operation 403 [4/4] (6.78ns)   --->   "%tmp_1_4 = fmul float %sum_0_4, %coef" [lab2/filter.c:30]   --->   Operation 403 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 52> <Delay = 5.78>
ST_101 : Operation 404 [3/4] (5.78ns)   --->   "%tmp_1_4 = fmul float %sum_0_4, %coef" [lab2/filter.c:30]   --->   Operation 404 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 53> <Delay = 5.78>
ST_102 : Operation 405 [2/4] (5.78ns)   --->   "%tmp_1_4 = fmul float %sum_0_4, %coef" [lab2/filter.c:30]   --->   Operation 405 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 54> <Delay = 5.78>
ST_103 : Operation 406 [1/4] (5.78ns)   --->   "%tmp_1_4 = fmul float %sum_0_4, %coef" [lab2/filter.c:30]   --->   Operation 406 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 55> <Delay = 9.74>
ST_104 : Operation 407 [2/2] (9.74ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_4)" [lab2/filter.c:30]   --->   Operation 407 'call' 'tmp_2_4' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 56> <Delay = 5.65>
ST_105 : Operation 408 [1/2] (3.49ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_4)" [lab2/filter.c:30]   --->   Operation 408 'call' 'tmp_2_4' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 409 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [10 x i32]* %out_r, i64 0, i64 4" [lab2/filter.c:30]   --->   Operation 409 'getelementptr' 'out_addr_4' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 410 [1/1] (2.15ns)   --->   "store i32 %tmp_2_4, i32* %out_addr_4, align 4" [lab2/filter.c:30]   --->   Operation 410 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_105 : Operation 411 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_9) nounwind" [lab2/filter.c:31]   --->   Operation 411 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 412 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 413 [1/1] (2.14ns)   --->   "%sub_ln25_4 = sub i16 5, %depth_read" [lab2/filter.c:25]   --->   Operation 413 'sub' 'sub_ln25_4' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln25_4 = sext i16 %sub_ln25_4 to i32" [lab2/filter.c:25]   --->   Operation 414 'sext' 'sext_ln25_4' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 415 [1/1] (1.66ns)   --->   "br label %5" [lab2/filter.c:25]   --->   Operation 415 'br' <Predicate = true> <Delay = 1.66>

State 106 <SV = 57> <Delay = 3.41>
ST_106 : Operation 416 [1/1] (0.00ns)   --->   "%sum_0_5 = phi float [ 0.000000e+00, %OuterLoop3 ], [ %select_ln27_4, %InnerLoop4 ]" [lab2/filter.c:27]   --->   Operation 416 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 417 [1/1] (0.00ns)   --->   "%j_0_5 = phi i32 [ %sext_ln25_4, %OuterLoop3 ], [ %add_ln25_4, %InnerLoop4 ]" [lab2/filter.c:25]   --->   Operation 417 'phi' 'j_0_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 418 [1/1] (2.43ns)   --->   "%icmp_ln25_4 = icmp slt i32 %j_0_5, 5" [lab2/filter.c:25]   --->   Operation 418 'icmp' 'icmp_ln25_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_4, label %InnerLoop4, label %OuterLoop4" [lab2/filter.c:25]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_5, i32 31)" [lab2/filter.c:27]   --->   Operation 420 'bitselect' 'tmp_26' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_106 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i32 %j_0_5 to i64" [lab2/filter.c:28]   --->   Operation 421 'zext' 'zext_ln28_4' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_106 : Operation 422 [1/1] (0.00ns)   --->   "%inputs_addr_4 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_4" [lab2/filter.c:28]   --->   Operation 422 'getelementptr' 'inputs_addr_4' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_106 : Operation 423 [2/2] (2.15ns)   --->   "%inputs_load_4 = load i32* %inputs_addr_4, align 4" [lab2/filter.c:28]   --->   Operation 423 'load' 'inputs_load_4' <Predicate = (icmp_ln25_4)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 107 <SV = 58> <Delay = 8.33>
ST_107 : Operation 424 [1/2] (2.15ns)   --->   "%inputs_load_4 = load i32* %inputs_addr_4, align 4" [lab2/filter.c:28]   --->   Operation 424 'load' 'inputs_load_4' <Predicate = (icmp_ln25_4)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_107 : Operation 425 [6/6] (6.18ns)   --->   "%tmp_3_5 = sitofp i32 %inputs_load_4 to float" [lab2/filter.c:28]   --->   Operation 425 'sitofp' 'tmp_3_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 59> <Delay = 6.18>
ST_108 : Operation 426 [5/6] (6.18ns)   --->   "%tmp_3_5 = sitofp i32 %inputs_load_4 to float" [lab2/filter.c:28]   --->   Operation 426 'sitofp' 'tmp_3_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 60> <Delay = 6.18>
ST_109 : Operation 427 [4/6] (6.18ns)   --->   "%tmp_3_5 = sitofp i32 %inputs_load_4 to float" [lab2/filter.c:28]   --->   Operation 427 'sitofp' 'tmp_3_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 61> <Delay = 6.18>
ST_110 : Operation 428 [3/6] (6.18ns)   --->   "%tmp_3_5 = sitofp i32 %inputs_load_4 to float" [lab2/filter.c:28]   --->   Operation 428 'sitofp' 'tmp_3_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 62> <Delay = 6.18>
ST_111 : Operation 429 [2/6] (6.18ns)   --->   "%tmp_3_5 = sitofp i32 %inputs_load_4 to float" [lab2/filter.c:28]   --->   Operation 429 'sitofp' 'tmp_3_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 430 [1/1] (2.70ns)   --->   "%add_ln25_4 = add nsw i32 %j_0_5, 1" [lab2/filter.c:25]   --->   Operation 430 'add' 'add_ln25_4' <Predicate = (icmp_ln25_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 63> <Delay = 6.18>
ST_112 : Operation 431 [1/6] (6.18ns)   --->   "%tmp_3_5 = sitofp i32 %inputs_load_4 to float" [lab2/filter.c:28]   --->   Operation 431 'sitofp' 'tmp_3_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 64> <Delay = 8.26>
ST_113 : Operation 432 [5/5] (8.26ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_3_5" [lab2/filter.c:28]   --->   Operation 432 'fadd' 'sum_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 65> <Delay = 8.26>
ST_114 : Operation 433 [4/5] (8.26ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_3_5" [lab2/filter.c:28]   --->   Operation 433 'fadd' 'sum_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 66> <Delay = 8.26>
ST_115 : Operation 434 [3/5] (8.26ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_3_5" [lab2/filter.c:28]   --->   Operation 434 'fadd' 'sum_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 67> <Delay = 8.26>
ST_116 : Operation 435 [2/5] (8.26ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_3_5" [lab2/filter.c:28]   --->   Operation 435 'fadd' 'sum_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 68> <Delay = 8.26>
ST_117 : Operation 436 [1/5] (8.26ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_3_5" [lab2/filter.c:28]   --->   Operation 436 'fadd' 'sum_5' <Predicate = (icmp_ln25_4 & !tmp_26)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 69> <Delay = 0.79>
ST_118 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 437 'specloopname' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_118 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 438 'specregionbegin' 'tmp_11' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_118 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 439 'specpipeline' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_118 : Operation 440 [1/1] (0.79ns)   --->   "%select_ln27_4 = select i1 %tmp_26, float %sum_0_5, float %sum_5" [lab2/filter.c:27]   --->   Operation 440 'select' 'select_ln27_4' <Predicate = (icmp_ln25_4)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 441 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_11) nounwind" [lab2/filter.c:29]   --->   Operation 441 'specregionend' 'empty_16' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_118 : Operation 442 [1/1] (0.00ns)   --->   "br label %5" [lab2/filter.c:25]   --->   Operation 442 'br' <Predicate = (icmp_ln25_4)> <Delay = 0.00>

State 119 <SV = 58> <Delay = 6.78>
ST_119 : Operation 443 [4/4] (6.78ns)   --->   "%tmp_1_5 = fmul float %sum_0_5, %coef" [lab2/filter.c:30]   --->   Operation 443 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 59> <Delay = 5.78>
ST_120 : Operation 444 [3/4] (5.78ns)   --->   "%tmp_1_5 = fmul float %sum_0_5, %coef" [lab2/filter.c:30]   --->   Operation 444 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 60> <Delay = 5.78>
ST_121 : Operation 445 [2/4] (5.78ns)   --->   "%tmp_1_5 = fmul float %sum_0_5, %coef" [lab2/filter.c:30]   --->   Operation 445 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 61> <Delay = 5.78>
ST_122 : Operation 446 [1/4] (5.78ns)   --->   "%tmp_1_5 = fmul float %sum_0_5, %coef" [lab2/filter.c:30]   --->   Operation 446 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 62> <Delay = 9.74>
ST_123 : Operation 447 [2/2] (9.74ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_5)" [lab2/filter.c:30]   --->   Operation 447 'call' 'tmp_2_5' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 63> <Delay = 5.65>
ST_124 : Operation 448 [1/2] (3.49ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_5)" [lab2/filter.c:30]   --->   Operation 448 'call' 'tmp_2_5' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 449 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [10 x i32]* %out_r, i64 0, i64 5" [lab2/filter.c:30]   --->   Operation 449 'getelementptr' 'out_addr_5' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 450 [1/1] (2.15ns)   --->   "store i32 %tmp_2_5, i32* %out_addr_5, align 4" [lab2/filter.c:30]   --->   Operation 450 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_124 : Operation 451 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_10) nounwind" [lab2/filter.c:31]   --->   Operation 451 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 452 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 453 [1/1] (2.14ns)   --->   "%sub_ln25_5 = sub i16 6, %depth_read" [lab2/filter.c:25]   --->   Operation 453 'sub' 'sub_ln25_5' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln25_5 = sext i16 %sub_ln25_5 to i32" [lab2/filter.c:25]   --->   Operation 454 'sext' 'sext_ln25_5' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 455 [1/1] (1.66ns)   --->   "br label %6" [lab2/filter.c:25]   --->   Operation 455 'br' <Predicate = true> <Delay = 1.66>

State 125 <SV = 64> <Delay = 3.41>
ST_125 : Operation 456 [1/1] (0.00ns)   --->   "%sum_0_6 = phi float [ 0.000000e+00, %OuterLoop4 ], [ %select_ln27_5, %InnerLoop5 ]" [lab2/filter.c:27]   --->   Operation 456 'phi' 'sum_0_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 457 [1/1] (0.00ns)   --->   "%j_0_6 = phi i32 [ %sext_ln25_5, %OuterLoop4 ], [ %add_ln25_5, %InnerLoop5 ]" [lab2/filter.c:25]   --->   Operation 457 'phi' 'j_0_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 458 [1/1] (2.43ns)   --->   "%icmp_ln25_5 = icmp slt i32 %j_0_6, 6" [lab2/filter.c:25]   --->   Operation 458 'icmp' 'icmp_ln25_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_5, label %InnerLoop5, label %OuterLoop5" [lab2/filter.c:25]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_6, i32 31)" [lab2/filter.c:27]   --->   Operation 460 'bitselect' 'tmp_27' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_125 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i32 %j_0_6 to i64" [lab2/filter.c:28]   --->   Operation 461 'zext' 'zext_ln28_5' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_125 : Operation 462 [1/1] (0.00ns)   --->   "%inputs_addr_5 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_5" [lab2/filter.c:28]   --->   Operation 462 'getelementptr' 'inputs_addr_5' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_125 : Operation 463 [2/2] (2.15ns)   --->   "%inputs_load_5 = load i32* %inputs_addr_5, align 4" [lab2/filter.c:28]   --->   Operation 463 'load' 'inputs_load_5' <Predicate = (icmp_ln25_5)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 126 <SV = 65> <Delay = 8.33>
ST_126 : Operation 464 [1/2] (2.15ns)   --->   "%inputs_load_5 = load i32* %inputs_addr_5, align 4" [lab2/filter.c:28]   --->   Operation 464 'load' 'inputs_load_5' <Predicate = (icmp_ln25_5)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_126 : Operation 465 [6/6] (6.18ns)   --->   "%tmp_3_6 = sitofp i32 %inputs_load_5 to float" [lab2/filter.c:28]   --->   Operation 465 'sitofp' 'tmp_3_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 127 <SV = 66> <Delay = 6.18>
ST_127 : Operation 466 [5/6] (6.18ns)   --->   "%tmp_3_6 = sitofp i32 %inputs_load_5 to float" [lab2/filter.c:28]   --->   Operation 466 'sitofp' 'tmp_3_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 128 <SV = 67> <Delay = 6.18>
ST_128 : Operation 467 [4/6] (6.18ns)   --->   "%tmp_3_6 = sitofp i32 %inputs_load_5 to float" [lab2/filter.c:28]   --->   Operation 467 'sitofp' 'tmp_3_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 68> <Delay = 6.18>
ST_129 : Operation 468 [3/6] (6.18ns)   --->   "%tmp_3_6 = sitofp i32 %inputs_load_5 to float" [lab2/filter.c:28]   --->   Operation 468 'sitofp' 'tmp_3_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 130 <SV = 69> <Delay = 6.18>
ST_130 : Operation 469 [2/6] (6.18ns)   --->   "%tmp_3_6 = sitofp i32 %inputs_load_5 to float" [lab2/filter.c:28]   --->   Operation 469 'sitofp' 'tmp_3_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 470 [1/1] (2.70ns)   --->   "%add_ln25_5 = add nsw i32 %j_0_6, 1" [lab2/filter.c:25]   --->   Operation 470 'add' 'add_ln25_5' <Predicate = (icmp_ln25_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 70> <Delay = 6.18>
ST_131 : Operation 471 [1/6] (6.18ns)   --->   "%tmp_3_6 = sitofp i32 %inputs_load_5 to float" [lab2/filter.c:28]   --->   Operation 471 'sitofp' 'tmp_3_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 71> <Delay = 8.26>
ST_132 : Operation 472 [5/5] (8.26ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_3_6" [lab2/filter.c:28]   --->   Operation 472 'fadd' 'sum_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 72> <Delay = 8.26>
ST_133 : Operation 473 [4/5] (8.26ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_3_6" [lab2/filter.c:28]   --->   Operation 473 'fadd' 'sum_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 73> <Delay = 8.26>
ST_134 : Operation 474 [3/5] (8.26ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_3_6" [lab2/filter.c:28]   --->   Operation 474 'fadd' 'sum_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 74> <Delay = 8.26>
ST_135 : Operation 475 [2/5] (8.26ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_3_6" [lab2/filter.c:28]   --->   Operation 475 'fadd' 'sum_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 75> <Delay = 8.26>
ST_136 : Operation 476 [1/5] (8.26ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_3_6" [lab2/filter.c:28]   --->   Operation 476 'fadd' 'sum_6' <Predicate = (icmp_ln25_5 & !tmp_27)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 76> <Delay = 0.79>
ST_137 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 477 'specloopname' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_137 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 478 'specregionbegin' 'tmp_13' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_137 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 479 'specpipeline' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_137 : Operation 480 [1/1] (0.79ns)   --->   "%select_ln27_5 = select i1 %tmp_27, float %sum_0_6, float %sum_6" [lab2/filter.c:27]   --->   Operation 480 'select' 'select_ln27_5' <Predicate = (icmp_ln25_5)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 481 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_13) nounwind" [lab2/filter.c:29]   --->   Operation 481 'specregionend' 'empty_18' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_137 : Operation 482 [1/1] (0.00ns)   --->   "br label %6" [lab2/filter.c:25]   --->   Operation 482 'br' <Predicate = (icmp_ln25_5)> <Delay = 0.00>

State 138 <SV = 65> <Delay = 6.78>
ST_138 : Operation 483 [4/4] (6.78ns)   --->   "%tmp_1_6 = fmul float %sum_0_6, %coef" [lab2/filter.c:30]   --->   Operation 483 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 66> <Delay = 5.78>
ST_139 : Operation 484 [3/4] (5.78ns)   --->   "%tmp_1_6 = fmul float %sum_0_6, %coef" [lab2/filter.c:30]   --->   Operation 484 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 67> <Delay = 5.78>
ST_140 : Operation 485 [2/4] (5.78ns)   --->   "%tmp_1_6 = fmul float %sum_0_6, %coef" [lab2/filter.c:30]   --->   Operation 485 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 68> <Delay = 5.78>
ST_141 : Operation 486 [1/4] (5.78ns)   --->   "%tmp_1_6 = fmul float %sum_0_6, %coef" [lab2/filter.c:30]   --->   Operation 486 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 69> <Delay = 9.74>
ST_142 : Operation 487 [2/2] (9.74ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_6)" [lab2/filter.c:30]   --->   Operation 487 'call' 'tmp_2_6' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 70> <Delay = 5.65>
ST_143 : Operation 488 [1/2] (3.49ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_6)" [lab2/filter.c:30]   --->   Operation 488 'call' 'tmp_2_6' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 489 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [10 x i32]* %out_r, i64 0, i64 6" [lab2/filter.c:30]   --->   Operation 489 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 490 [1/1] (2.15ns)   --->   "store i32 %tmp_2_6, i32* %out_addr_6, align 4" [lab2/filter.c:30]   --->   Operation 490 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_143 : Operation 491 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_12) nounwind" [lab2/filter.c:31]   --->   Operation 491 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 492 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 493 [1/1] (2.14ns)   --->   "%sub_ln25_6 = sub i16 7, %depth_read" [lab2/filter.c:25]   --->   Operation 493 'sub' 'sub_ln25_6' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln25_6 = sext i16 %sub_ln25_6 to i32" [lab2/filter.c:25]   --->   Operation 494 'sext' 'sext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 495 [1/1] (1.66ns)   --->   "br label %7" [lab2/filter.c:25]   --->   Operation 495 'br' <Predicate = true> <Delay = 1.66>

State 144 <SV = 71> <Delay = 3.41>
ST_144 : Operation 496 [1/1] (0.00ns)   --->   "%sum_0_7 = phi float [ 0.000000e+00, %OuterLoop5 ], [ %select_ln27_6, %InnerLoop6 ]" [lab2/filter.c:27]   --->   Operation 496 'phi' 'sum_0_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 497 [1/1] (0.00ns)   --->   "%j_0_7 = phi i32 [ %sext_ln25_6, %OuterLoop5 ], [ %add_ln25_6, %InnerLoop6 ]" [lab2/filter.c:25]   --->   Operation 497 'phi' 'j_0_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 498 [1/1] (2.43ns)   --->   "%icmp_ln25_6 = icmp slt i32 %j_0_7, 7" [lab2/filter.c:25]   --->   Operation 498 'icmp' 'icmp_ln25_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_6, label %InnerLoop6, label %OuterLoop6" [lab2/filter.c:25]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_7, i32 31)" [lab2/filter.c:27]   --->   Operation 500 'bitselect' 'tmp_28' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_144 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i32 %j_0_7 to i64" [lab2/filter.c:28]   --->   Operation 501 'zext' 'zext_ln28_6' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_144 : Operation 502 [1/1] (0.00ns)   --->   "%inputs_addr_6 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_6" [lab2/filter.c:28]   --->   Operation 502 'getelementptr' 'inputs_addr_6' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_144 : Operation 503 [2/2] (2.15ns)   --->   "%inputs_load_6 = load i32* %inputs_addr_6, align 4" [lab2/filter.c:28]   --->   Operation 503 'load' 'inputs_load_6' <Predicate = (icmp_ln25_6)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 145 <SV = 72> <Delay = 8.33>
ST_145 : Operation 504 [1/2] (2.15ns)   --->   "%inputs_load_6 = load i32* %inputs_addr_6, align 4" [lab2/filter.c:28]   --->   Operation 504 'load' 'inputs_load_6' <Predicate = (icmp_ln25_6)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_145 : Operation 505 [6/6] (6.18ns)   --->   "%tmp_3_7 = sitofp i32 %inputs_load_6 to float" [lab2/filter.c:28]   --->   Operation 505 'sitofp' 'tmp_3_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 146 <SV = 73> <Delay = 6.18>
ST_146 : Operation 506 [5/6] (6.18ns)   --->   "%tmp_3_7 = sitofp i32 %inputs_load_6 to float" [lab2/filter.c:28]   --->   Operation 506 'sitofp' 'tmp_3_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 147 <SV = 74> <Delay = 6.18>
ST_147 : Operation 507 [4/6] (6.18ns)   --->   "%tmp_3_7 = sitofp i32 %inputs_load_6 to float" [lab2/filter.c:28]   --->   Operation 507 'sitofp' 'tmp_3_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 148 <SV = 75> <Delay = 6.18>
ST_148 : Operation 508 [3/6] (6.18ns)   --->   "%tmp_3_7 = sitofp i32 %inputs_load_6 to float" [lab2/filter.c:28]   --->   Operation 508 'sitofp' 'tmp_3_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 149 <SV = 76> <Delay = 6.18>
ST_149 : Operation 509 [2/6] (6.18ns)   --->   "%tmp_3_7 = sitofp i32 %inputs_load_6 to float" [lab2/filter.c:28]   --->   Operation 509 'sitofp' 'tmp_3_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 510 [1/1] (2.70ns)   --->   "%add_ln25_6 = add nsw i32 %j_0_7, 1" [lab2/filter.c:25]   --->   Operation 510 'add' 'add_ln25_6' <Predicate = (icmp_ln25_6)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 77> <Delay = 6.18>
ST_150 : Operation 511 [1/6] (6.18ns)   --->   "%tmp_3_7 = sitofp i32 %inputs_load_6 to float" [lab2/filter.c:28]   --->   Operation 511 'sitofp' 'tmp_3_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 78> <Delay = 8.26>
ST_151 : Operation 512 [5/5] (8.26ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_3_7" [lab2/filter.c:28]   --->   Operation 512 'fadd' 'sum_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 79> <Delay = 8.26>
ST_152 : Operation 513 [4/5] (8.26ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_3_7" [lab2/filter.c:28]   --->   Operation 513 'fadd' 'sum_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 80> <Delay = 8.26>
ST_153 : Operation 514 [3/5] (8.26ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_3_7" [lab2/filter.c:28]   --->   Operation 514 'fadd' 'sum_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 81> <Delay = 8.26>
ST_154 : Operation 515 [2/5] (8.26ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_3_7" [lab2/filter.c:28]   --->   Operation 515 'fadd' 'sum_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 82> <Delay = 8.26>
ST_155 : Operation 516 [1/5] (8.26ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_3_7" [lab2/filter.c:28]   --->   Operation 516 'fadd' 'sum_7' <Predicate = (icmp_ln25_6 & !tmp_28)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 83> <Delay = 0.79>
ST_156 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 517 'specloopname' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_156 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 518 'specregionbegin' 'tmp_15' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_156 : Operation 519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 519 'specpipeline' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_156 : Operation 520 [1/1] (0.79ns)   --->   "%select_ln27_6 = select i1 %tmp_28, float %sum_0_7, float %sum_7" [lab2/filter.c:27]   --->   Operation 520 'select' 'select_ln27_6' <Predicate = (icmp_ln25_6)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 521 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_15) nounwind" [lab2/filter.c:29]   --->   Operation 521 'specregionend' 'empty_20' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_156 : Operation 522 [1/1] (0.00ns)   --->   "br label %7" [lab2/filter.c:25]   --->   Operation 522 'br' <Predicate = (icmp_ln25_6)> <Delay = 0.00>

State 157 <SV = 72> <Delay = 6.78>
ST_157 : Operation 523 [4/4] (6.78ns)   --->   "%tmp_1_7 = fmul float %sum_0_7, %coef" [lab2/filter.c:30]   --->   Operation 523 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 73> <Delay = 5.78>
ST_158 : Operation 524 [3/4] (5.78ns)   --->   "%tmp_1_7 = fmul float %sum_0_7, %coef" [lab2/filter.c:30]   --->   Operation 524 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 74> <Delay = 5.78>
ST_159 : Operation 525 [2/4] (5.78ns)   --->   "%tmp_1_7 = fmul float %sum_0_7, %coef" [lab2/filter.c:30]   --->   Operation 525 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 75> <Delay = 5.78>
ST_160 : Operation 526 [1/4] (5.78ns)   --->   "%tmp_1_7 = fmul float %sum_0_7, %coef" [lab2/filter.c:30]   --->   Operation 526 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 76> <Delay = 9.74>
ST_161 : Operation 527 [2/2] (9.74ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_7)" [lab2/filter.c:30]   --->   Operation 527 'call' 'tmp_2_7' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 77> <Delay = 5.65>
ST_162 : Operation 528 [1/2] (3.49ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_7)" [lab2/filter.c:30]   --->   Operation 528 'call' 'tmp_2_7' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 529 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [10 x i32]* %out_r, i64 0, i64 7" [lab2/filter.c:30]   --->   Operation 529 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 530 [1/1] (2.15ns)   --->   "store i32 %tmp_2_7, i32* %out_addr_7, align 4" [lab2/filter.c:30]   --->   Operation 530 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_162 : Operation 531 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_14) nounwind" [lab2/filter.c:31]   --->   Operation 531 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 532 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 533 [1/1] (2.14ns)   --->   "%sub_ln25_7 = sub i16 8, %depth_read" [lab2/filter.c:25]   --->   Operation 533 'sub' 'sub_ln25_7' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln25_7 = sext i16 %sub_ln25_7 to i32" [lab2/filter.c:25]   --->   Operation 534 'sext' 'sext_ln25_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 535 [1/1] (1.66ns)   --->   "br label %8" [lab2/filter.c:25]   --->   Operation 535 'br' <Predicate = true> <Delay = 1.66>

State 163 <SV = 78> <Delay = 3.40>
ST_163 : Operation 536 [1/1] (0.00ns)   --->   "%sum_0_8 = phi float [ 0.000000e+00, %OuterLoop6 ], [ %select_ln27_7, %InnerLoop7 ]" [lab2/filter.c:27]   --->   Operation 536 'phi' 'sum_0_8' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 537 [1/1] (0.00ns)   --->   "%j_0_8 = phi i32 [ %sext_ln25_7, %OuterLoop6 ], [ %add_ln25_7, %InnerLoop7 ]" [lab2/filter.c:25]   --->   Operation 537 'phi' 'j_0_8' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_29 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %j_0_8, i32 3, i32 31)" [lab2/filter.c:25]   --->   Operation 538 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 539 [1/1] (2.42ns)   --->   "%icmp_ln25_7 = icmp slt i29 %tmp_29, 1" [lab2/filter.c:25]   --->   Operation 539 'icmp' 'icmp_ln25_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 540 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_7, label %InnerLoop7, label %OuterLoop7" [lab2/filter.c:25]   --->   Operation 540 'br' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_8, i32 31)" [lab2/filter.c:27]   --->   Operation 541 'bitselect' 'tmp_30' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_163 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i32 %j_0_8 to i64" [lab2/filter.c:28]   --->   Operation 542 'zext' 'zext_ln28_7' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_163 : Operation 543 [1/1] (0.00ns)   --->   "%inputs_addr_7 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_7" [lab2/filter.c:28]   --->   Operation 543 'getelementptr' 'inputs_addr_7' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_163 : Operation 544 [2/2] (2.15ns)   --->   "%inputs_load_7 = load i32* %inputs_addr_7, align 4" [lab2/filter.c:28]   --->   Operation 544 'load' 'inputs_load_7' <Predicate = (icmp_ln25_7)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 164 <SV = 79> <Delay = 8.33>
ST_164 : Operation 545 [1/2] (2.15ns)   --->   "%inputs_load_7 = load i32* %inputs_addr_7, align 4" [lab2/filter.c:28]   --->   Operation 545 'load' 'inputs_load_7' <Predicate = (icmp_ln25_7)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_164 : Operation 546 [6/6] (6.18ns)   --->   "%tmp_3_8 = sitofp i32 %inputs_load_7 to float" [lab2/filter.c:28]   --->   Operation 546 'sitofp' 'tmp_3_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 80> <Delay = 6.18>
ST_165 : Operation 547 [5/6] (6.18ns)   --->   "%tmp_3_8 = sitofp i32 %inputs_load_7 to float" [lab2/filter.c:28]   --->   Operation 547 'sitofp' 'tmp_3_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 81> <Delay = 6.18>
ST_166 : Operation 548 [4/6] (6.18ns)   --->   "%tmp_3_8 = sitofp i32 %inputs_load_7 to float" [lab2/filter.c:28]   --->   Operation 548 'sitofp' 'tmp_3_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 82> <Delay = 6.18>
ST_167 : Operation 549 [3/6] (6.18ns)   --->   "%tmp_3_8 = sitofp i32 %inputs_load_7 to float" [lab2/filter.c:28]   --->   Operation 549 'sitofp' 'tmp_3_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 83> <Delay = 6.18>
ST_168 : Operation 550 [2/6] (6.18ns)   --->   "%tmp_3_8 = sitofp i32 %inputs_load_7 to float" [lab2/filter.c:28]   --->   Operation 550 'sitofp' 'tmp_3_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 551 [1/1] (2.70ns)   --->   "%add_ln25_7 = add nsw i32 %j_0_8, 1" [lab2/filter.c:25]   --->   Operation 551 'add' 'add_ln25_7' <Predicate = (icmp_ln25_7)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 84> <Delay = 6.18>
ST_169 : Operation 552 [1/6] (6.18ns)   --->   "%tmp_3_8 = sitofp i32 %inputs_load_7 to float" [lab2/filter.c:28]   --->   Operation 552 'sitofp' 'tmp_3_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 85> <Delay = 8.26>
ST_170 : Operation 553 [5/5] (8.26ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_3_8" [lab2/filter.c:28]   --->   Operation 553 'fadd' 'sum_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 86> <Delay = 8.26>
ST_171 : Operation 554 [4/5] (8.26ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_3_8" [lab2/filter.c:28]   --->   Operation 554 'fadd' 'sum_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 87> <Delay = 8.26>
ST_172 : Operation 555 [3/5] (8.26ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_3_8" [lab2/filter.c:28]   --->   Operation 555 'fadd' 'sum_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 88> <Delay = 8.26>
ST_173 : Operation 556 [2/5] (8.26ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_3_8" [lab2/filter.c:28]   --->   Operation 556 'fadd' 'sum_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 89> <Delay = 8.26>
ST_174 : Operation 557 [1/5] (8.26ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_3_8" [lab2/filter.c:28]   --->   Operation 557 'fadd' 'sum_8' <Predicate = (icmp_ln25_7 & !tmp_30)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 90> <Delay = 0.79>
ST_175 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 558 'specloopname' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_175 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 559 'specregionbegin' 'tmp_17' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_175 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 560 'specpipeline' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_175 : Operation 561 [1/1] (0.79ns)   --->   "%select_ln27_7 = select i1 %tmp_30, float %sum_0_8, float %sum_8" [lab2/filter.c:27]   --->   Operation 561 'select' 'select_ln27_7' <Predicate = (icmp_ln25_7)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 562 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_17) nounwind" [lab2/filter.c:29]   --->   Operation 562 'specregionend' 'empty_22' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_175 : Operation 563 [1/1] (0.00ns)   --->   "br label %8" [lab2/filter.c:25]   --->   Operation 563 'br' <Predicate = (icmp_ln25_7)> <Delay = 0.00>

State 176 <SV = 79> <Delay = 6.78>
ST_176 : Operation 564 [4/4] (6.78ns)   --->   "%tmp_1_8 = fmul float %sum_0_8, %coef" [lab2/filter.c:30]   --->   Operation 564 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 80> <Delay = 5.78>
ST_177 : Operation 565 [3/4] (5.78ns)   --->   "%tmp_1_8 = fmul float %sum_0_8, %coef" [lab2/filter.c:30]   --->   Operation 565 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 81> <Delay = 5.78>
ST_178 : Operation 566 [2/4] (5.78ns)   --->   "%tmp_1_8 = fmul float %sum_0_8, %coef" [lab2/filter.c:30]   --->   Operation 566 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 82> <Delay = 5.78>
ST_179 : Operation 567 [1/4] (5.78ns)   --->   "%tmp_1_8 = fmul float %sum_0_8, %coef" [lab2/filter.c:30]   --->   Operation 567 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 83> <Delay = 9.74>
ST_180 : Operation 568 [2/2] (9.74ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_8)" [lab2/filter.c:30]   --->   Operation 568 'call' 'tmp_2_8' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 84> <Delay = 5.65>
ST_181 : Operation 569 [1/2] (3.49ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_8)" [lab2/filter.c:30]   --->   Operation 569 'call' 'tmp_2_8' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_181 : Operation 570 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [10 x i32]* %out_r, i64 0, i64 8" [lab2/filter.c:30]   --->   Operation 570 'getelementptr' 'out_addr_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 571 [1/1] (2.15ns)   --->   "store i32 %tmp_2_8, i32* %out_addr_8, align 4" [lab2/filter.c:30]   --->   Operation 571 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_181 : Operation 572 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_16) nounwind" [lab2/filter.c:31]   --->   Operation 572 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [lab2/filter.c:22]   --->   Operation 573 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 574 [1/1] (2.14ns)   --->   "%sub_ln25_8 = sub i16 9, %depth_read" [lab2/filter.c:25]   --->   Operation 574 'sub' 'sub_ln25_8' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln25_8 = sext i16 %sub_ln25_8 to i32" [lab2/filter.c:25]   --->   Operation 575 'sext' 'sext_ln25_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 576 [1/1] (1.66ns)   --->   "br label %9" [lab2/filter.c:25]   --->   Operation 576 'br' <Predicate = true> <Delay = 1.66>

State 182 <SV = 85> <Delay = 3.41>
ST_182 : Operation 577 [1/1] (0.00ns)   --->   "%sum_0_9 = phi float [ 0.000000e+00, %OuterLoop7 ], [ %select_ln27_8, %InnerLoop8 ]" [lab2/filter.c:27]   --->   Operation 577 'phi' 'sum_0_9' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 578 [1/1] (0.00ns)   --->   "%j_0_9 = phi i32 [ %sext_ln25_8, %OuterLoop7 ], [ %add_ln25_8, %InnerLoop8 ]" [lab2/filter.c:25]   --->   Operation 578 'phi' 'j_0_9' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 579 [1/1] (2.43ns)   --->   "%icmp_ln25_8 = icmp slt i32 %j_0_9, 9" [lab2/filter.c:25]   --->   Operation 579 'icmp' 'icmp_ln25_8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 580 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_8, label %InnerLoop8, label %OuterLoop_end" [lab2/filter.c:25]   --->   Operation 580 'br' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %j_0_9, i32 31)" [lab2/filter.c:27]   --->   Operation 581 'bitselect' 'tmp_31' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_182 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i32 %j_0_9 to i64" [lab2/filter.c:28]   --->   Operation 582 'zext' 'zext_ln28_8' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_182 : Operation 583 [1/1] (0.00ns)   --->   "%inputs_addr_8 = getelementptr [10 x i32]* %inputs, i64 0, i64 %zext_ln28_8" [lab2/filter.c:28]   --->   Operation 583 'getelementptr' 'inputs_addr_8' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_182 : Operation 584 [2/2] (2.15ns)   --->   "%inputs_load_8 = load i32* %inputs_addr_8, align 4" [lab2/filter.c:28]   --->   Operation 584 'load' 'inputs_load_8' <Predicate = (icmp_ln25_8)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 183 <SV = 86> <Delay = 8.33>
ST_183 : Operation 585 [1/2] (2.15ns)   --->   "%inputs_load_8 = load i32* %inputs_addr_8, align 4" [lab2/filter.c:28]   --->   Operation 585 'load' 'inputs_load_8' <Predicate = (icmp_ln25_8)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_183 : Operation 586 [6/6] (6.18ns)   --->   "%tmp_3_9 = sitofp i32 %inputs_load_8 to float" [lab2/filter.c:28]   --->   Operation 586 'sitofp' 'tmp_3_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 87> <Delay = 6.18>
ST_184 : Operation 587 [5/6] (6.18ns)   --->   "%tmp_3_9 = sitofp i32 %inputs_load_8 to float" [lab2/filter.c:28]   --->   Operation 587 'sitofp' 'tmp_3_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 88> <Delay = 6.18>
ST_185 : Operation 588 [4/6] (6.18ns)   --->   "%tmp_3_9 = sitofp i32 %inputs_load_8 to float" [lab2/filter.c:28]   --->   Operation 588 'sitofp' 'tmp_3_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 89> <Delay = 6.18>
ST_186 : Operation 589 [3/6] (6.18ns)   --->   "%tmp_3_9 = sitofp i32 %inputs_load_8 to float" [lab2/filter.c:28]   --->   Operation 589 'sitofp' 'tmp_3_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 187 <SV = 90> <Delay = 6.18>
ST_187 : Operation 590 [2/6] (6.18ns)   --->   "%tmp_3_9 = sitofp i32 %inputs_load_8 to float" [lab2/filter.c:28]   --->   Operation 590 'sitofp' 'tmp_3_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 591 [1/1] (2.70ns)   --->   "%add_ln25_8 = add nsw i32 %j_0_9, 1" [lab2/filter.c:25]   --->   Operation 591 'add' 'add_ln25_8' <Predicate = (icmp_ln25_8)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 91> <Delay = 6.18>
ST_188 : Operation 592 [1/6] (6.18ns)   --->   "%tmp_3_9 = sitofp i32 %inputs_load_8 to float" [lab2/filter.c:28]   --->   Operation 592 'sitofp' 'tmp_3_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 189 <SV = 92> <Delay = 8.26>
ST_189 : Operation 593 [5/5] (8.26ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_3_9" [lab2/filter.c:28]   --->   Operation 593 'fadd' 'sum_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 93> <Delay = 8.26>
ST_190 : Operation 594 [4/5] (8.26ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_3_9" [lab2/filter.c:28]   --->   Operation 594 'fadd' 'sum_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 94> <Delay = 8.26>
ST_191 : Operation 595 [3/5] (8.26ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_3_9" [lab2/filter.c:28]   --->   Operation 595 'fadd' 'sum_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 95> <Delay = 8.26>
ST_192 : Operation 596 [2/5] (8.26ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_3_9" [lab2/filter.c:28]   --->   Operation 596 'fadd' 'sum_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 96> <Delay = 8.26>
ST_193 : Operation 597 [1/5] (8.26ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_3_9" [lab2/filter.c:28]   --->   Operation 597 'fadd' 'sum_9' <Predicate = (icmp_ln25_8 & !tmp_31)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 97> <Delay = 0.79>
ST_194 : Operation 598 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 598 'specloopname' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_194 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [lab2/filter.c:25]   --->   Operation 599 'specregionbegin' 'tmp_19' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_194 : Operation 600 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2/filter.c:26]   --->   Operation 600 'specpipeline' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_194 : Operation 601 [1/1] (0.79ns)   --->   "%select_ln27_8 = select i1 %tmp_31, float %sum_0_9, float %sum_9" [lab2/filter.c:27]   --->   Operation 601 'select' 'select_ln27_8' <Predicate = (icmp_ln25_8)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 602 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_19) nounwind" [lab2/filter.c:29]   --->   Operation 602 'specregionend' 'empty_24' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_194 : Operation 603 [1/1] (0.00ns)   --->   "br label %9" [lab2/filter.c:25]   --->   Operation 603 'br' <Predicate = (icmp_ln25_8)> <Delay = 0.00>

State 195 <SV = 86> <Delay = 6.78>
ST_195 : Operation 604 [4/4] (6.78ns)   --->   "%tmp_1_9 = fmul float %sum_0_9, %coef" [lab2/filter.c:30]   --->   Operation 604 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 6.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 87> <Delay = 5.78>
ST_196 : Operation 605 [3/4] (5.78ns)   --->   "%tmp_1_9 = fmul float %sum_0_9, %coef" [lab2/filter.c:30]   --->   Operation 605 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 88> <Delay = 5.78>
ST_197 : Operation 606 [2/4] (5.78ns)   --->   "%tmp_1_9 = fmul float %sum_0_9, %coef" [lab2/filter.c:30]   --->   Operation 606 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 89> <Delay = 5.78>
ST_198 : Operation 607 [1/4] (5.78ns)   --->   "%tmp_1_9 = fmul float %sum_0_9, %coef" [lab2/filter.c:30]   --->   Operation 607 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 90> <Delay = 9.74>
ST_199 : Operation 608 [2/2] (9.74ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_9)" [lab2/filter.c:30]   --->   Operation 608 'call' 'tmp_2_9' <Predicate = true> <Delay = 9.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 91> <Delay = 5.65>
ST_200 : Operation 609 [1/2] (3.49ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_float_i(float %tmp_1_9)" [lab2/filter.c:30]   --->   Operation 609 'call' 'tmp_2_9' <Predicate = (!or_ln17)> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_200 : Operation 610 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [10 x i32]* %out_r, i64 0, i64 9" [lab2/filter.c:30]   --->   Operation 610 'getelementptr' 'out_addr_9' <Predicate = (!or_ln17)> <Delay = 0.00>
ST_200 : Operation 611 [1/1] (2.15ns)   --->   "store i32 %tmp_2_9, i32* %out_addr_9, align 4" [lab2/filter.c:30]   --->   Operation 611 'store' <Predicate = (!or_ln17)> <Delay = 2.15> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_200 : Operation 612 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_18) nounwind" [lab2/filter.c:31]   --->   Operation 612 'specregionend' 'empty_23' <Predicate = (!or_ln17)> <Delay = 0.00>
ST_200 : Operation 613 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %out_correct, i1 true) nounwind" [lab2/filter.c:32]   --->   Operation 613 'write' <Predicate = (!or_ln17)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_200 : Operation 614 [1/1] (0.00ns)   --->   "br label %._crit_edge" [lab2/filter.c:33]   --->   Operation 614 'br' <Predicate = (!or_ln17)> <Delay = 0.00>
ST_200 : Operation 615 [1/1] (0.00ns)   --->   "ret void" [lab2/filter.c:34]   --->   Operation 615 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_correct]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
depth_read         (read           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000]
specinterface_ln12 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln13 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln14 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln15 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_6            (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln16 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln17          (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln17_1        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln17            (or             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln17            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21           (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21          (zext           ) [ 000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (sitofp         ) [ 000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coef               (fdiv           ) [ 000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_s              (fmul           ) [ 000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr           (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (specregionbegin) [ 000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25           (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25          (sext           ) [ 000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_0_1            (phi            ) [ 000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_1              (phi            ) [ 000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25          (icmp           ) [ 000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20             (bitselect      ) [ 000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28          (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr        (getelementptr  ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_load        (load           ) [ 000000000000000000000000000000101111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25           (add            ) [ 000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1            (sitofp         ) [ 000000000000000000000000000000011111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_s              (fadd           ) [ 000000000000000000000000000000100000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27        (select         ) [ 000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8            (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_1            (fmul           ) [ 000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_1         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_7            (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (specregionbegin) [ 000000000000000000000000000000000000000000000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25_1         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_1        (sext           ) [ 000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_0_2            (phi            ) [ 000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_2              (phi            ) [ 000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21             (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_1        (icmp           ) [ 000000000000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22             (bitselect      ) [ 000000000000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_1        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_1      (getelementptr  ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_load_1      (load           ) [ 000000000000000000000000000000000000000000000000010111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25_1         (add            ) [ 000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_2            (sitofp         ) [ 000000000000000000000000000000000000000000000000001111101111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_2              (fadd           ) [ 000000000000000000000000000000000000000000000000010000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_1      (select         ) [ 000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_10           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_2            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_2         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_9            (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25_2         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_2        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_0_3            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_3              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_2        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_2        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_2      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_load_2      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000001011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25_2         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_3            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000111110111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_3              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8              (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_2      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_12           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_3            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_3         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_11           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25_3         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_3        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_0_4            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_4              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24             (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_3        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_3        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_3      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_load_3      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25_3         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_4            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_4              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_3      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_14           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_4            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_4         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_13           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25_4         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_4        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_0_5            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_5              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_4        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_4        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_4      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_load_4      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25_4         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_5            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_5              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_4      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_16           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_5            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_5            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_5         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_15           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000]
sub_ln25_5         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_5        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000]
sum_0_6            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000]
j_0_6              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_5        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_5        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_5      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_load_5      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25_5         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000]
tmp_3_6            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110111110000000000000000000000000000000000000000000000000000000000000000]
sum_6              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_5      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000]
empty_18           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000]
tmp_1_6            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000]
tmp_2_6            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_6         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_17           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000]
sub_ln25_6         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_6        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000]
sum_0_7            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000]
j_0_7              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000]
icmp_ln25_6        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000]
zext_ln28_6        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_6      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
inputs_load_6      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101111100000000000000000000000000000000000000000000000000]
add_ln25_6         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000]
tmp_3_7            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011111000000000000000000000000000000000000000000000]
sum_7              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100000000000000000000000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_6      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000]
empty_20           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000]
tmp_1_7            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
tmp_2_7            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_7         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000000000000000]
sub_ln25_7         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_7        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000]
sum_0_8            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000]
j_0_8              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_29             (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_7        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000]
zext_ln28_7        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_7      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
inputs_load_7      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111110000000000000000000000000000000]
add_ln25_7         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000]
tmp_3_8            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111101111100000000000000000000000000]
sum_8              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000000000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_7      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000]
empty_22           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000]
tmp_1_8            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000]
tmp_2_8            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_8         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_21           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111]
sub_ln25_8         (sub            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25_8        (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000]
sum_0_9            (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100]
j_0_9              (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000]
icmp_ln25_8        (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31             (bitselect      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000]
zext_ln28_8        (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_8      (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
inputs_load_8      (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111000000000000]
add_ln25_8         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000]
tmp_3_9            (sitofp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110111110000000]
sum_9              (fadd           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000000]
specloopname_ln25  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19             (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln26  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_8      (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000]
empty_24           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000]
tmp_1_9            (fmul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_2_9            (call           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr_9         (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23           (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln32         (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln34           (ret            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="depth">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depth"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_correct">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_correct"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getFilterOut_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__hls_fptosi_float_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="depth_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="depth_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln32_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/200 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/29 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/29 store_ln30/48 store_ln30/67 store_ln30/86 store_ln30/105 store_ln30/124 store_ln30/143 store_ln30/162 store_ln30/181 store_ln30/200 "/>
</bind>
</comp>

<comp id="154" class="1004" name="inputs_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/30 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputs_load/30 inputs_load_1/49 inputs_load_2/68 inputs_load_3/87 inputs_load_4/106 inputs_load_5/125 inputs_load_6/144 inputs_load_7/163 inputs_load_8/182 "/>
</bind>
</comp>

<comp id="167" class="1004" name="out_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/48 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputs_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_1/49 "/>
</bind>
</comp>

<comp id="184" class="1004" name="out_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/67 "/>
</bind>
</comp>

<comp id="193" class="1004" name="inputs_addr_2_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_2/68 "/>
</bind>
</comp>

<comp id="201" class="1004" name="out_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/86 "/>
</bind>
</comp>

<comp id="210" class="1004" name="inputs_addr_3_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_3/87 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_addr_4_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_4/105 "/>
</bind>
</comp>

<comp id="227" class="1004" name="inputs_addr_4_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_4/106 "/>
</bind>
</comp>

<comp id="235" class="1004" name="out_addr_5_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_5/124 "/>
</bind>
</comp>

<comp id="244" class="1004" name="inputs_addr_5_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_5/125 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_addr_6_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_6/143 "/>
</bind>
</comp>

<comp id="261" class="1004" name="inputs_addr_6_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_6/144 "/>
</bind>
</comp>

<comp id="269" class="1004" name="out_addr_7_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_7/162 "/>
</bind>
</comp>

<comp id="278" class="1004" name="inputs_addr_7_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_7/163 "/>
</bind>
</comp>

<comp id="286" class="1004" name="out_addr_8_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_8/181 "/>
</bind>
</comp>

<comp id="295" class="1004" name="inputs_addr_8_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_8/182 "/>
</bind>
</comp>

<comp id="303" class="1004" name="out_addr_9_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_9/200 "/>
</bind>
</comp>

<comp id="312" class="1005" name="sum_0_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_1 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_0_1_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_1/30 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_0_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="5"/>
<pin id="326" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_1 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_0_1_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="32" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_1/30 "/>
</bind>
</comp>

<comp id="334" class="1005" name="sum_0_2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_2 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="sum_0_2_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="32" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_2/49 "/>
</bind>
</comp>

<comp id="346" class="1005" name="j_0_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="5"/>
<pin id="348" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_2 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_0_2_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="32" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_2/49 "/>
</bind>
</comp>

<comp id="356" class="1005" name="sum_0_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_3 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="sum_0_3_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="32" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_3/68 "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_0_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="5"/>
<pin id="370" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_3 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="j_0_3_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_3/68 "/>
</bind>
</comp>

<comp id="378" class="1005" name="sum_0_4_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_4 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="sum_0_4_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="32" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_4/87 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j_0_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="5"/>
<pin id="392" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_4 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="j_0_4_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="32" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_4/87 "/>
</bind>
</comp>

<comp id="400" class="1005" name="sum_0_5_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_5 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="sum_0_5_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_5/106 "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_0_5_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="5"/>
<pin id="414" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_5 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_0_5_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="32" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_5/106 "/>
</bind>
</comp>

<comp id="422" class="1005" name="sum_0_6_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_6 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="sum_0_6_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="32" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_6/125 "/>
</bind>
</comp>

<comp id="434" class="1005" name="j_0_6_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="5"/>
<pin id="436" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_6 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="j_0_6_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="32" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_6/125 "/>
</bind>
</comp>

<comp id="444" class="1005" name="sum_0_7_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_7 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="sum_0_7_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="32" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_7/144 "/>
</bind>
</comp>

<comp id="456" class="1005" name="j_0_7_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="5"/>
<pin id="458" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_7 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="j_0_7_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="32" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_7/144 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sum_0_8_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_8 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="sum_0_8_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="32" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_8/163 "/>
</bind>
</comp>

<comp id="478" class="1005" name="j_0_8_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="5"/>
<pin id="480" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_8 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="j_0_8_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="32" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_8/163 "/>
</bind>
</comp>

<comp id="488" class="1005" name="sum_0_9_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_9 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="sum_0_9_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="32" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_9/182 "/>
</bind>
</comp>

<comp id="500" class="1005" name="j_0_9_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="5"/>
<pin id="502" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_0_9 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="j_0_9_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="32" slack="1"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_9/182 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_p_hls_fptosi_float_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/28 tmp_2_1/47 tmp_2_2/66 tmp_2_3/85 tmp_2_4/104 tmp_2_5/123 tmp_2_6/142 tmp_2_7/161 tmp_2_8/180 tmp_2_9/199 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="7"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_s/37 sum_2/56 sum_3/75 sum_4/94 sum_5/113 sum_6/132 sum_7/151 sum_8/170 sum_9/189 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/24 tmp_1_1/43 tmp_1_2/62 tmp_1_3/81 tmp_1_4/100 tmp_1_5/119 tmp_1_6/138 tmp_1_7/157 tmp_1_8/176 tmp_1_9/195 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="coef/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/2 tmp_3_1/31 tmp_3_2/50 tmp_3_3/69 tmp_3_4/88 tmp_3_5/107 tmp_3_6/126 tmp_3_7/145 tmp_3_8/164 tmp_3_9/183 "/>
</bind>
</comp>

<comp id="552" class="1005" name="reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_3_1 tmp_3_2 tmp_3_3 tmp_3_4 tmp_3_5 tmp_3_6 tmp_3_7 tmp_3_8 tmp_3_9 "/>
</bind>
</comp>

<comp id="558" class="1005" name="reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 tmp_1_3 tmp_1_4 tmp_1_5 tmp_1_6 tmp_1_7 tmp_1_8 tmp_1_9 "/>
</bind>
</comp>

<comp id="563" class="1005" name="reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_load inputs_load_1 inputs_load_2 inputs_load_3 inputs_load_4 inputs_load_5 inputs_load_6 inputs_load_7 inputs_load_8 "/>
</bind>
</comp>

<comp id="568" class="1005" name="reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_s sum_2 sum_3 sum_4 sum_5 sum_6 sum_7 sum_8 sum_9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln17_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln17_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln17_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="91"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln21_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln21_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln25_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="28"/>
<pin id="603" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/29 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln25_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/29 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln25_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/30 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_20_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/30 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln28_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/30 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln25_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="5"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/35 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln27_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="12"/>
<pin id="636" dir="0" index="1" bw="32" slack="12"/>
<pin id="637" dir="0" index="2" bw="32" slack="1"/>
<pin id="638" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/42 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln25_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="35"/>
<pin id="644" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/48 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln25_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/48 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_21_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/49 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln25_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="31" slack="0"/>
<pin id="662" dir="0" index="1" bw="31" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/49 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_22_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="6" slack="0"/>
<pin id="670" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/49 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln28_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/49 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln25_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="5"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/54 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln27_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="12"/>
<pin id="687" dir="0" index="1" bw="32" slack="12"/>
<pin id="688" dir="0" index="2" bw="32" slack="1"/>
<pin id="689" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/61 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sub_ln25_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="42"/>
<pin id="695" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_2/67 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln25_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_2/67 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln25_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/68 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_23_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/68 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln28_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/68 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln25_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="5"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/73 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln27_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="12"/>
<pin id="728" dir="0" index="1" bw="32" slack="12"/>
<pin id="729" dir="0" index="2" bw="32" slack="1"/>
<pin id="730" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/80 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sub_ln25_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="49"/>
<pin id="736" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_3/86 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln25_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_3/86 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_24_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="30" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="3" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/87 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln25_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="30" slack="0"/>
<pin id="754" dir="0" index="1" bw="30" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_3/87 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_25_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="6" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/87 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln28_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/87 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln25_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="5"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/92 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln27_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="12"/>
<pin id="779" dir="0" index="1" bw="32" slack="12"/>
<pin id="780" dir="0" index="2" bw="32" slack="1"/>
<pin id="781" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/99 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sub_ln25_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="0"/>
<pin id="786" dir="0" index="1" bw="16" slack="56"/>
<pin id="787" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_4/105 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln25_4_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_4/105 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln25_4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_4/106 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_26_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/106 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln28_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/106 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln25_4_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="5"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_4/111 "/>
</bind>
</comp>

<comp id="818" class="1004" name="select_ln27_4_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="12"/>
<pin id="820" dir="0" index="1" bw="32" slack="12"/>
<pin id="821" dir="0" index="2" bw="32" slack="1"/>
<pin id="822" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_4/118 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sub_ln25_5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="0"/>
<pin id="827" dir="0" index="1" bw="16" slack="63"/>
<pin id="828" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_5/124 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sext_ln25_5_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_5/124 "/>
</bind>
</comp>

<comp id="834" class="1004" name="icmp_ln25_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_5/125 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_27_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/125 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln28_5_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/125 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln25_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="5"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_5/130 "/>
</bind>
</comp>

<comp id="859" class="1004" name="select_ln27_5_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="12"/>
<pin id="861" dir="0" index="1" bw="32" slack="12"/>
<pin id="862" dir="0" index="2" bw="32" slack="1"/>
<pin id="863" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_5/137 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sub_ln25_6_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="0"/>
<pin id="868" dir="0" index="1" bw="16" slack="70"/>
<pin id="869" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_6/143 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln25_6_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_6/143 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln25_6_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_6/144 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_28_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="0" index="2" bw="6" slack="0"/>
<pin id="885" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/144 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln28_6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/144 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln25_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="5"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_6/149 "/>
</bind>
</comp>

<comp id="900" class="1004" name="select_ln27_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="12"/>
<pin id="902" dir="0" index="1" bw="32" slack="12"/>
<pin id="903" dir="0" index="2" bw="32" slack="1"/>
<pin id="904" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_6/156 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sub_ln25_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="0"/>
<pin id="909" dir="0" index="1" bw="16" slack="77"/>
<pin id="910" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_7/162 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln25_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_7/162 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_29_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="29" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="3" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/163 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln25_7_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="29" slack="0"/>
<pin id="928" dir="0" index="1" bw="29" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_7/163 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_30_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/163 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln28_7_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/163 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln25_7_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="5"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_7/168 "/>
</bind>
</comp>

<comp id="951" class="1004" name="select_ln27_7_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="12"/>
<pin id="953" dir="0" index="1" bw="32" slack="12"/>
<pin id="954" dir="0" index="2" bw="32" slack="1"/>
<pin id="955" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_7/175 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sub_ln25_8_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="0"/>
<pin id="960" dir="0" index="1" bw="16" slack="84"/>
<pin id="961" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_8/181 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln25_8_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="0"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_8/181 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln25_8_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_8/182 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_31_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="0" index="2" bw="6" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/182 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln28_8_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/182 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln25_8_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="5"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_8/187 "/>
</bind>
</comp>

<comp id="992" class="1004" name="select_ln27_8_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="12"/>
<pin id="994" dir="0" index="1" bw="32" slack="12"/>
<pin id="995" dir="0" index="2" bw="32" slack="1"/>
<pin id="996" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_8/194 "/>
</bind>
</comp>

<comp id="999" class="1005" name="depth_read_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="1"/>
<pin id="1001" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="depth_read "/>
</bind>
</comp>

<comp id="1013" class="1005" name="or_ln17_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="91"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="zext_ln21_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="coef_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef "/>
</bind>
</comp>

<comp id="1028" class="1005" name="sext_ln25_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="icmp_ln25_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_20_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="inputs_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="1"/>
<pin id="1044" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="add_ln25_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="select_ln27_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sext_ln25_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln25_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_22_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="1"/>
<pin id="1068" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="inputs_addr_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="4" slack="1"/>
<pin id="1073" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln25_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="select_ln27_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="sext_ln25_2_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_2 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="icmp_ln25_2_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_23_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="inputs_addr_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="4" slack="1"/>
<pin id="1102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_2 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln25_2_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_2 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="select_ln27_2_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_2 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="sext_ln25_3_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_3 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="icmp_ln25_3_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_3 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_25_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="inputs_addr_3_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="1"/>
<pin id="1131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_3 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="add_ln25_3_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_3 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="select_ln27_3_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_3 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="sext_ln25_4_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_4 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="icmp_ln25_4_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_4 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_26_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="inputs_addr_4_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="4" slack="1"/>
<pin id="1160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_4 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln25_4_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_4 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_ln27_4_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="1"/>
<pin id="1170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_4 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="sext_ln25_5_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_5 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="icmp_ln25_5_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_5 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_27_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="inputs_addr_5_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="4" slack="1"/>
<pin id="1189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_5 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="add_ln25_5_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_5 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="select_ln27_5_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_5 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sext_ln25_6_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_6 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="icmp_ln25_6_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_6 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_28_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="1"/>
<pin id="1213" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="inputs_addr_6_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="1"/>
<pin id="1218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_6 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="add_ln25_6_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_6 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="select_ln27_6_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="1"/>
<pin id="1228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_6 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sext_ln25_7_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_7 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="icmp_ln25_7_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_7 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_30_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="inputs_addr_7_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="4" slack="1"/>
<pin id="1247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_7 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="add_ln25_7_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_7 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="select_ln27_7_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_7 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="sext_ln25_8_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_8 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="icmp_ln25_8_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_8 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_31_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="1"/>
<pin id="1271" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="inputs_addr_8_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="4" slack="1"/>
<pin id="1276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_8 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="add_ln25_8_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_8 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="select_ln27_8_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="122" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="124" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="78" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="88" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="100" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="106" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="114" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="308"><net_src comp="4" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="120" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="303" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="333"><net_src comp="327" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="355"><net_src comp="349" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="377"><net_src comp="371" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="399"><net_src comp="393" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="421"><net_src comp="415" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="426" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="443"><net_src comp="437" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="465"><net_src comp="459" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="487"><net_src comp="481" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="491"><net_src comp="42" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="509"><net_src comp="503" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="514"><net_src comp="510" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="312" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="334" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="356" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="378" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="400" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="422" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="444" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="466" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="528"><net_src comp="488" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="533"><net_src comp="42" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="534"><net_src comp="312" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="334" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="356" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="378" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="400" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="422" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="444" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="541"><net_src comp="466" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="542"><net_src comp="488" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="547"><net_src comp="40" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="161" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="561"><net_src comp="529" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="566"><net_src comp="161" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="571"><net_src comp="516" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="126" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="34" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="126" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="36" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="572" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="38" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="604"><net_src comp="38" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="327" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="52" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="327" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="56" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="327" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="632"><net_src comp="324" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="312" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="568" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="68" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="70" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="349" pin="4"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="52" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="664"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="72" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="54" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="349" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="56" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="349" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="683"><net_src comp="346" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="52" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="334" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="568" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="34" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="371" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="76" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="54" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="371" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="56" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="371" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="724"><net_src comp="368" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="52" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="356" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="732"><net_src comp="568" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="80" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="748"><net_src comp="82" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="393" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="84" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="56" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="756"><net_src comp="742" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="86" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="54" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="393" pin="4"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="56" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="393" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="775"><net_src comp="390" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="52" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="378" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="568" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="90" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="415" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="92" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="54" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="415" pin="4"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="56" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="810"><net_src comp="415" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="816"><net_src comp="412" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="52" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="400" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="568" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="829"><net_src comp="96" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="437" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="98" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="845"><net_src comp="54" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="437" pin="4"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="56" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="437" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="857"><net_src comp="434" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="52" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="422" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="865"><net_src comp="568" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="102" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="866" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="459" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="104" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="54" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="459" pin="4"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="56" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="459" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="898"><net_src comp="456" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="52" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="444" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="906"><net_src comp="568" pin="1"/><net_sink comp="900" pin=2"/></net>

<net id="911"><net_src comp="108" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="110" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="481" pin="4"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="56" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="930"><net_src comp="916" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="112" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="937"><net_src comp="54" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="481" pin="4"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="56" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="943"><net_src comp="481" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="949"><net_src comp="478" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="52" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="956"><net_src comp="466" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="568" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="116" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="958" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="503" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="118" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="54" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="503" pin="4"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="56" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="984"><net_src comp="503" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="990"><net_src comp="500" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="52" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="997"><net_src comp="488" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="568" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1002"><net_src comp="126" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1009"><net_src comp="999" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1010"><net_src comp="999" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1011"><net_src comp="999" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1012"><net_src comp="999" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1016"><net_src comp="584" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="595" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1025"><net_src comp="543" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1031"><net_src comp="605" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1036"><net_src comp="609" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="615" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1045"><net_src comp="154" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1050"><net_src comp="628" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1055"><net_src comp="634" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1060"><net_src comp="646" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1065"><net_src comp="660" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="666" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1074"><net_src comp="176" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1079"><net_src comp="679" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1084"><net_src comp="685" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1089"><net_src comp="697" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1094"><net_src comp="701" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="707" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1103"><net_src comp="193" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1108"><net_src comp="720" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1113"><net_src comp="726" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1118"><net_src comp="738" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1123"><net_src comp="752" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="758" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1132"><net_src comp="210" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1137"><net_src comp="771" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1142"><net_src comp="777" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1147"><net_src comp="789" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1152"><net_src comp="793" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="799" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1161"><net_src comp="227" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1166"><net_src comp="812" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1171"><net_src comp="818" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1176"><net_src comp="830" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1181"><net_src comp="834" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="840" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1190"><net_src comp="244" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1195"><net_src comp="853" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1200"><net_src comp="859" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1205"><net_src comp="871" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1210"><net_src comp="875" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="881" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1219"><net_src comp="261" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1224"><net_src comp="894" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1229"><net_src comp="900" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1234"><net_src comp="912" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1239"><net_src comp="926" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1243"><net_src comp="932" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1248"><net_src comp="278" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1253"><net_src comp="945" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1258"><net_src comp="951" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1263"><net_src comp="963" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1268"><net_src comp="967" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="973" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1277"><net_src comp="295" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1282"><net_src comp="986" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1287"><net_src comp="992" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="492" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {29 48 67 86 105 124 143 162 181 200 }
	Port: out_correct | {200 }
 - Input state : 
	Port: getFilterOut : inputs | {30 31 49 50 68 69 87 88 106 107 125 126 144 145 163 164 182 183 }
	Port: getFilterOut : depth | {1 }
  - Chain level:
	State 1
		or_ln17 : 1
		br_ln17 : 1
	State 2
		zext_ln21 : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		store_ln30 : 1
		sext_ln25 : 1
	State 30
		icmp_ln25 : 1
		br_ln25 : 2
		tmp_20 : 1
		zext_ln28 : 1
		inputs_addr : 2
		inputs_load : 3
	State 31
		tmp_3_1 : 1
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		empty_8 : 1
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		store_ln30 : 1
		sext_ln25_1 : 1
	State 49
		tmp_21 : 1
		icmp_ln25_1 : 2
		br_ln25 : 3
		tmp_22 : 1
		zext_ln28_1 : 1
		inputs_addr_1 : 2
		inputs_load_1 : 3
	State 50
		tmp_3_2 : 1
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		empty_10 : 1
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
		store_ln30 : 1
		sext_ln25_2 : 1
	State 68
		icmp_ln25_2 : 1
		br_ln25 : 2
		tmp_23 : 1
		zext_ln28_2 : 1
		inputs_addr_2 : 2
		inputs_load_2 : 3
	State 69
		tmp_3_3 : 1
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		empty_12 : 1
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		store_ln30 : 1
		sext_ln25_3 : 1
	State 87
		tmp_24 : 1
		icmp_ln25_3 : 2
		br_ln25 : 3
		tmp_25 : 1
		zext_ln28_3 : 1
		inputs_addr_3 : 2
		inputs_load_3 : 3
	State 88
		tmp_3_4 : 1
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
		empty_14 : 1
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
		store_ln30 : 1
		sext_ln25_4 : 1
	State 106
		icmp_ln25_4 : 1
		br_ln25 : 2
		tmp_26 : 1
		zext_ln28_4 : 1
		inputs_addr_4 : 2
		inputs_load_4 : 3
	State 107
		tmp_3_5 : 1
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
		empty_16 : 1
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
		store_ln30 : 1
		sext_ln25_5 : 1
	State 125
		icmp_ln25_5 : 1
		br_ln25 : 2
		tmp_27 : 1
		zext_ln28_5 : 1
		inputs_addr_5 : 2
		inputs_load_5 : 3
	State 126
		tmp_3_6 : 1
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
		empty_18 : 1
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
		store_ln30 : 1
		sext_ln25_6 : 1
	State 144
		icmp_ln25_6 : 1
		br_ln25 : 2
		tmp_28 : 1
		zext_ln28_6 : 1
		inputs_addr_6 : 2
		inputs_load_6 : 3
	State 145
		tmp_3_7 : 1
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
		empty_20 : 1
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
		store_ln30 : 1
		sext_ln25_7 : 1
	State 163
		tmp_29 : 1
		icmp_ln25_7 : 2
		br_ln25 : 3
		tmp_30 : 1
		zext_ln28_7 : 1
		inputs_addr_7 : 2
		inputs_load_7 : 3
	State 164
		tmp_3_8 : 1
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
		empty_22 : 1
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
		store_ln30 : 1
		sext_ln25_8 : 1
	State 182
		icmp_ln25_8 : 1
		br_ln25 : 2
		tmp_31 : 1
		zext_ln28_8 : 1
		inputs_addr_8 : 2
		inputs_load_8 : 3
	State 183
		tmp_3_9 : 1
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
		empty_24 : 1
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
		store_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fdiv   |            grp_fu_543           |    0    |   762   |   809   |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_548           |    0    |   339   |   373   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_516           |    2    |   205   |   205   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln21_fu_590         |    0    |    0    |    23   |
|          |         add_ln25_fu_628         |    0    |    0    |    39   |
|          |        add_ln25_1_fu_679        |    0    |    0    |    39   |
|          |        add_ln25_2_fu_720        |    0    |    0    |    39   |
|    add   |        add_ln25_3_fu_771        |    0    |    0    |    39   |
|          |        add_ln25_4_fu_812        |    0    |    0    |    39   |
|          |        add_ln25_5_fu_853        |    0    |    0    |    39   |
|          |        add_ln25_6_fu_894        |    0    |    0    |    39   |
|          |        add_ln25_7_fu_945        |    0    |    0    |    39   |
|          |        add_ln25_8_fu_986        |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_p_hls_fptosi_float_i_fu_510 |    0    |    33   |   316   |
|----------|---------------------------------|---------|---------|---------|
|          |        select_ln27_fu_634       |    0    |    0    |    32   |
|          |       select_ln27_1_fu_685      |    0    |    0    |    32   |
|          |       select_ln27_2_fu_726      |    0    |    0    |    32   |
|          |       select_ln27_3_fu_777      |    0    |    0    |    32   |
|  select  |       select_ln27_4_fu_818      |    0    |    0    |    32   |
|          |       select_ln27_5_fu_859      |    0    |    0    |    32   |
|          |       select_ln27_6_fu_900      |    0    |    0    |    32   |
|          |       select_ln27_7_fu_951      |    0    |    0    |    32   |
|          |       select_ln27_8_fu_992      |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_529           |    3    |   143   |   140   |
|----------|---------------------------------|---------|---------|---------|
|          |         sub_ln25_fu_600         |    0    |    0    |    23   |
|          |        sub_ln25_1_fu_641        |    0    |    0    |    23   |
|          |        sub_ln25_2_fu_692        |    0    |    0    |    23   |
|          |        sub_ln25_3_fu_733        |    0    |    0    |    23   |
|    sub   |        sub_ln25_4_fu_784        |    0    |    0    |    23   |
|          |        sub_ln25_5_fu_825        |    0    |    0    |    23   |
|          |        sub_ln25_6_fu_866        |    0    |    0    |    23   |
|          |        sub_ln25_7_fu_907        |    0    |    0    |    23   |
|          |        sub_ln25_8_fu_958        |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln17_fu_572        |    0    |    0    |    13   |
|          |        icmp_ln17_1_fu_578       |    0    |    0    |    13   |
|          |         icmp_ln25_fu_609        |    0    |    0    |    18   |
|          |        icmp_ln25_1_fu_660       |    0    |    0    |    18   |
|          |        icmp_ln25_2_fu_701       |    0    |    0    |    18   |
|   icmp   |        icmp_ln25_3_fu_752       |    0    |    0    |    18   |
|          |        icmp_ln25_4_fu_793       |    0    |    0    |    18   |
|          |        icmp_ln25_5_fu_834       |    0    |    0    |    18   |
|          |        icmp_ln25_6_fu_875       |    0    |    0    |    18   |
|          |        icmp_ln25_7_fu_926       |    0    |    0    |    18   |
|          |        icmp_ln25_8_fu_967       |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|    or    |          or_ln17_fu_584         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |      depth_read_read_fu_126     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln32_write_fu_132     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln21_fu_595        |    0    |    0    |    0    |
|          |         zext_ln28_fu_623        |    0    |    0    |    0    |
|          |        zext_ln28_1_fu_674       |    0    |    0    |    0    |
|          |        zext_ln28_2_fu_715       |    0    |    0    |    0    |
|   zext   |        zext_ln28_3_fu_766       |    0    |    0    |    0    |
|          |        zext_ln28_4_fu_807       |    0    |    0    |    0    |
|          |        zext_ln28_5_fu_848       |    0    |    0    |    0    |
|          |        zext_ln28_6_fu_889       |    0    |    0    |    0    |
|          |        zext_ln28_7_fu_940       |    0    |    0    |    0    |
|          |        zext_ln28_8_fu_981       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         sext_ln25_fu_605        |    0    |    0    |    0    |
|          |        sext_ln25_1_fu_646       |    0    |    0    |    0    |
|          |        sext_ln25_2_fu_697       |    0    |    0    |    0    |
|          |        sext_ln25_3_fu_738       |    0    |    0    |    0    |
|   sext   |        sext_ln25_4_fu_789       |    0    |    0    |    0    |
|          |        sext_ln25_5_fu_830       |    0    |    0    |    0    |
|          |        sext_ln25_6_fu_871       |    0    |    0    |    0    |
|          |        sext_ln25_7_fu_912       |    0    |    0    |    0    |
|          |        sext_ln25_8_fu_963       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_20_fu_615          |    0    |    0    |    0    |
|          |          tmp_22_fu_666          |    0    |    0    |    0    |
|          |          tmp_23_fu_707          |    0    |    0    |    0    |
|          |          tmp_25_fu_758          |    0    |    0    |    0    |
| bitselect|          tmp_26_fu_799          |    0    |    0    |    0    |
|          |          tmp_27_fu_840          |    0    |    0    |    0    |
|          |          tmp_28_fu_881          |    0    |    0    |    0    |
|          |          tmp_30_fu_932          |    0    |    0    |    0    |
|          |          tmp_31_fu_973          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_21_fu_650          |    0    |    0    |    0    |
|partselect|          tmp_24_fu_742          |    0    |    0    |    0    |
|          |          tmp_29_fu_916          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    5    |   1482  |   2902  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln25_1_reg_1076 |   32   |
|  add_ln25_2_reg_1105 |   32   |
|  add_ln25_3_reg_1134 |   32   |
|  add_ln25_4_reg_1163 |   32   |
|  add_ln25_5_reg_1192 |   32   |
|  add_ln25_6_reg_1221 |   32   |
|  add_ln25_7_reg_1250 |   32   |
|  add_ln25_8_reg_1279 |   32   |
|   add_ln25_reg_1047  |   32   |
|     coef_reg_1022    |   32   |
|  depth_read_reg_999  |   16   |
| icmp_ln25_1_reg_1062 |    1   |
| icmp_ln25_2_reg_1091 |    1   |
| icmp_ln25_3_reg_1120 |    1   |
| icmp_ln25_4_reg_1149 |    1   |
| icmp_ln25_5_reg_1178 |    1   |
| icmp_ln25_6_reg_1207 |    1   |
| icmp_ln25_7_reg_1236 |    1   |
| icmp_ln25_8_reg_1265 |    1   |
|  icmp_ln25_reg_1033  |    1   |
|inputs_addr_1_reg_1071|    4   |
|inputs_addr_2_reg_1100|    4   |
|inputs_addr_3_reg_1129|    4   |
|inputs_addr_4_reg_1158|    4   |
|inputs_addr_5_reg_1187|    4   |
|inputs_addr_6_reg_1216|    4   |
|inputs_addr_7_reg_1245|    4   |
|inputs_addr_8_reg_1274|    4   |
| inputs_addr_reg_1042 |    4   |
|     j_0_1_reg_324    |   32   |
|     j_0_2_reg_346    |   32   |
|     j_0_3_reg_368    |   32   |
|     j_0_4_reg_390    |   32   |
|     j_0_5_reg_412    |   32   |
|     j_0_6_reg_434    |   32   |
|     j_0_7_reg_456    |   32   |
|     j_0_8_reg_478    |   32   |
|     j_0_9_reg_500    |   32   |
|   or_ln17_reg_1013   |    1   |
|        reg_552       |   32   |
|        reg_558       |   32   |
|        reg_563       |   32   |
|        reg_568       |   32   |
|select_ln27_1_reg_1081|   32   |
|select_ln27_2_reg_1110|   32   |
|select_ln27_3_reg_1139|   32   |
|select_ln27_4_reg_1168|   32   |
|select_ln27_5_reg_1197|   32   |
|select_ln27_6_reg_1226|   32   |
|select_ln27_7_reg_1255|   32   |
|select_ln27_8_reg_1284|   32   |
| select_ln27_reg_1052 |   32   |
| sext_ln25_1_reg_1057 |   32   |
| sext_ln25_2_reg_1086 |   32   |
| sext_ln25_3_reg_1115 |   32   |
| sext_ln25_4_reg_1144 |   32   |
| sext_ln25_5_reg_1173 |   32   |
| sext_ln25_6_reg_1202 |   32   |
| sext_ln25_7_reg_1231 |   32   |
| sext_ln25_8_reg_1260 |   32   |
|  sext_ln25_reg_1028  |   32   |
|    sum_0_1_reg_312   |   32   |
|    sum_0_2_reg_334   |   32   |
|    sum_0_3_reg_356   |   32   |
|    sum_0_4_reg_378   |   32   |
|    sum_0_5_reg_400   |   32   |
|    sum_0_6_reg_422   |   32   |
|    sum_0_7_reg_444   |   32   |
|    sum_0_8_reg_466   |   32   |
|    sum_0_9_reg_488   |   32   |
|    tmp_20_reg_1037   |    1   |
|    tmp_22_reg_1066   |    1   |
|    tmp_23_reg_1095   |    1   |
|    tmp_25_reg_1124   |    1   |
|    tmp_26_reg_1153   |    1   |
|    tmp_27_reg_1182   |    1   |
|    tmp_28_reg_1211   |    1   |
|    tmp_30_reg_1240   |    1   |
|    tmp_31_reg_1269   |    1   |
|  zext_ln21_reg_1017  |   32   |
+----------------------+--------+
|         Total        |  1703  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_161 |  p0  |  18  |   4  |   72   ||    89   |
|  sum_0_1_reg_312  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_2_reg_334  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_3_reg_356  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_4_reg_378  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_5_reg_400  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_6_reg_422  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_7_reg_444  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_8_reg_466  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_9_reg_488  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_516    |  p0  |   9  |  32  |   288  ||    44   |
|     grp_fu_529    |  p0  |  10  |  32  |   320  ||    47   |
|     grp_fu_529    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_548    |  p0  |   4  |  32  |   128  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1488  || 26.3697 ||   338   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1482  |  2902  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   338  |
|  Register |    -   |    -   |  1703  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   26   |  3185  |  3240  |
+-----------+--------+--------+--------+--------+
