{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561631781069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631781074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:36:20 2019 " "Processing started: Thu Jun 27 18:36:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631781074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631781074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631781074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561631781749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_85c_slow.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_85c_slow.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631782413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_0c_slow.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_0c_slow.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631782901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_min_1200mv_0c_fast.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_min_1200mv_0c_fast.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631783382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631783873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_85c_v_slow.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_85c_v_slow.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631784531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_0c_v_slow.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_0c_v_slow.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631785193 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_min_1200mv_0c_v_fast.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_min_1200mv_0c_v_fast.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631785857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_v.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_v.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631786521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631786628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:36:26 2019 " "Processing ended: Thu Jun 27 18:36:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631786628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631786628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631786628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631786628 ""}
