
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000122  00800100  00001c00  00001c94  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c00  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000237  00800222  00800222  00001db6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001db6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001e14  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000208  00000000  00000000  00001e50  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003506  00000000  00000000  00002058  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001227  00000000  00000000  0000555e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001593  00000000  00000000  00006785  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000005b0  00000000  00000000  00007d18  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000aae  00000000  00000000  000082c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001b02  00000000  00000000  00008d76  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a0  00000000  00000000  0000a878  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	c7 c4       	rjmp	.+2446   	; 0x9d8 <__vector_18>
      4a:	00 00       	nop
      4c:	ed c4       	rjmp	.+2522   	; 0xa28 <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	c2 c3       	rjmp	.+1924   	; 0x7fe <__vector_30>
      7a:	00 00       	nop
      7c:	e9 c3       	rjmp	.+2002   	; 0x850 <__vector_31>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e0 e0       	ldi	r30, 0x00	; 0
      a0:	fc e1       	ldi	r31, 0x1C	; 28
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 32       	cpi	r26, 0x22	; 34
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	24 e0       	ldi	r18, 0x04	; 4
      b4:	a2 e2       	ldi	r26, 0x22	; 34
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a9 35       	cpi	r26, 0x59	; 89
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	f5 d4       	rcall	.+2538   	; 0xaae <main>
      c4:	0c 94 fe 0d 	jmp	0x1bfc	; 0x1bfc <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
      ca:	60 91 40 04 	lds	r22, 0x0440	; 0x800440 <sdv_sys+0x4>
      ce:	70 91 41 04 	lds	r23, 0x0441	; 0x800441 <sdv_sys+0x5>
      d2:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <sdv_sys+0x6>
      d6:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <sdv_sys+0x7>
      da:	0e 94 54 09 	call	0x12a8	; 0x12a8 <__fixunssfsi>
	
	if(d<=D_EMERGENCY)
      de:	60 31       	cpi	r22, 0x10	; 16
      e0:	71 05       	cpc	r23, r1
      e2:	20 f4       	brcc	.+8      	; 0xec <Control_UpdateFromDistance+0x22>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;		
      e4:	83 e0       	ldi	r24, 0x03	; 3
      e6:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
      ea:	08 95       	ret
	}
	else if(d<=D_CAUTION)
      ec:	6f 31       	cpi	r22, 0x1F	; 31
      ee:	71 05       	cpc	r23, r1
      f0:	20 f4       	brcc	.+8      	; 0xfa <Control_UpdateFromDistance+0x30>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
      f2:	82 e0       	ldi	r24, 0x02	; 2
      f4:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
      f8:	08 95       	ret
	}
	else
	{
		
		if(sdv_sys.last_motor_cmd == SPEED_DOWN)
      fa:	80 91 3e 04 	lds	r24, 0x043E	; 0x80043e <sdv_sys+0x2>
      fe:	82 30       	cpi	r24, 0x02	; 2
     100:	21 f4       	brne	.+8      	; 0x10a <Control_UpdateFromDistance+0x40>
			sdv_sys.motor_cmd=SPEED_UP;
     102:	81 e0       	ldi	r24, 0x01	; 1
     104:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     108:	08 95       	ret
		else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
     10a:	83 30       	cpi	r24, 0x03	; 3
     10c:	21 f4       	brne	.+8      	; 0x116 <Control_UpdateFromDistance+0x4c>
			sdv_sys.motor_cmd=SPEED_DOWN;
     10e:	82 e0       	ldi	r24, 0x02	; 2
     110:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     114:	08 95       	ret
		else
			sdv_sys.motor_cmd=SPEED_STAY;
     116:	84 e0       	ldi	r24, 0x04	; 4
     118:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     11c:	08 95       	ret

0000011e <Control_UpdateFromFCW>:
	
	
}
void Control_UpdateFromFCW(void)
{
	fcw_states state= sdv_sys.fcw_state;
     11e:	80 91 54 04 	lds	r24, 0x0454	; 0x800454 <sdv_sys+0x18>
	static unsigned int safe_cnt=0;
	static uint8_t restarted = 0; // 재출발 완료 플래그
	if(state != FCW_SAFE){
     122:	88 23       	and	r24, r24
     124:	31 f0       	breq	.+12     	; 0x132 <Control_UpdateFromFCW+0x14>
		safe_cnt = 0;
     126:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <safe_cnt.1662+0x1>
     12a:	10 92 23 02 	sts	0x0223, r1	; 0x800223 <safe_cnt.1662>
		restarted = 0;
     12e:	10 92 22 02 	sts	0x0222, r1	; 0x800222 <__data_end>
	}

	if(state==FCW_DANGER)
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	21 f4       	brne	.+8      	; 0x13e <Control_UpdateFromFCW+0x20>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
     136:	83 e0       	ldi	r24, 0x03	; 3
     138:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     13c:	08 95       	ret
		//sdv_sys.mode=MODE_EMERGENCY;
	}
	else if(state==FCW_WARNING)
     13e:	81 30       	cpi	r24, 0x01	; 1
     140:	21 f4       	brne	.+8      	; 0x14a <Control_UpdateFromFCW+0x2c>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     142:	82 e0       	ldi	r24, 0x02	; 2
     144:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     148:	08 95       	ret
		//if(sdv_sys.mode != MODE_EMERGENCY)
			//sdv_sys.mode=MODE_AUTO;
	}
	else if(state== FCW_SAFE)
     14a:	81 11       	cpse	r24, r1
     14c:	1b c0       	rjmp	.+54     	; 0x184 <Control_UpdateFromFCW+0x66>
	{
		if(!restarted){
     14e:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <__data_end>
     152:	81 11       	cpse	r24, r1
     154:	15 c0       	rjmp	.+42     	; 0x180 <Control_UpdateFromFCW+0x62>
			if(safe_cnt < SAFE_CNT){
     156:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <safe_cnt.1662>
     15a:	90 91 24 02 	lds	r25, 0x0224	; 0x800224 <safe_cnt.1662+0x1>
     15e:	8f 30       	cpi	r24, 0x0F	; 15
     160:	91 05       	cpc	r25, r1
     162:	48 f4       	brcc	.+18     	; 0x176 <Control_UpdateFromFCW+0x58>
				safe_cnt++;
     164:	01 96       	adiw	r24, 0x01	; 1
     166:	90 93 24 02 	sts	0x0224, r25	; 0x800224 <safe_cnt.1662+0x1>
     16a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <safe_cnt.1662>
				sdv_sys.motor_cmd = MOTOR_STOP; // 기다리는 동안 정지 유지
     16e:	83 e0       	ldi	r24, 0x03	; 3
     170:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     174:	08 95       	ret
			}
			else{
				Control_UpdateFromDistance();  // 재출발 1회
     176:	a9 df       	rcall	.-174    	; 0xca <Control_UpdateFromDistance>
				restarted = 1;
     178:	81 e0       	ldi	r24, 0x01	; 1
     17a:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <__data_end>
			}
		}
		else{
			Control_UpdateFromDistance();      // 이후는 거리 기반 주행
     17e:	08 95       	ret
     180:	a4 cf       	rjmp	.-184    	; 0xca <Control_UpdateFromDistance>
     182:	08 95       	ret
		}
		
	}
	 else if(state == FCW_ERROR)
     184:	83 30       	cpi	r24, 0x03	; 3
     186:	11 f4       	brne	.+4      	; 0x18c <Control_UpdateFromFCW+0x6e>
	 {
		 sdv_sys.motor_cmd = MOTOR_STOP;  // 안전 기본값
     188:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <sdv_sys+0x1>
     18c:	08 95       	ret

0000018e <corrected_distance>:
		case FCW_ERROR:
		return "ERROR";
		default:
		return "UNKNOWN";
	}
}
     18e:	cf 92       	push	r12
     190:	df 92       	push	r13
     192:	ef 92       	push	r14
     194:	ff 92       	push	r15
     196:	60 91 40 04 	lds	r22, 0x0440	; 0x800440 <sdv_sys+0x4>
     19a:	70 91 41 04 	lds	r23, 0x0441	; 0x800441 <sdv_sys+0x5>
     19e:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <sdv_sys+0x6>
     1a2:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <sdv_sys+0x7>
     1a6:	20 e0       	ldi	r18, 0x00	; 0
     1a8:	30 e0       	ldi	r19, 0x00	; 0
     1aa:	48 e3       	ldi	r20, 0x38	; 56
     1ac:	51 e4       	ldi	r21, 0x41	; 65
     1ae:	a6 d7       	rcall	.+3916   	; 0x10fc <__subsf3>
     1b0:	6b 01       	movw	r12, r22
     1b2:	7c 01       	movw	r14, r24
     1b4:	20 e0       	ldi	r18, 0x00	; 0
     1b6:	30 e0       	ldi	r19, 0x00	; 0
     1b8:	a9 01       	movw	r20, r18
     1ba:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__cmpsf2>
     1be:	88 23       	and	r24, r24
     1c0:	1c f4       	brge	.+6      	; 0x1c8 <corrected_distance+0x3a>
     1c2:	c1 2c       	mov	r12, r1
     1c4:	d1 2c       	mov	r13, r1
     1c6:	76 01       	movw	r14, r12
     1c8:	c0 92 40 04 	sts	0x0440, r12	; 0x800440 <sdv_sys+0x4>
     1cc:	d0 92 41 04 	sts	0x0441, r13	; 0x800441 <sdv_sys+0x5>
     1d0:	e0 92 42 04 	sts	0x0442, r14	; 0x800442 <sdv_sys+0x6>
     1d4:	f0 92 43 04 	sts	0x0443, r15	; 0x800443 <sdv_sys+0x7>
     1d8:	ff 90       	pop	r15
     1da:	ef 90       	pop	r14
     1dc:	df 90       	pop	r13
     1de:	cf 90       	pop	r12
     1e0:	08 95       	ret

000001e2 <fcw_get_relative_speed>:




void fcw_get_relative_speed(void){
     1e2:	8f 92       	push	r8
     1e4:	9f 92       	push	r9
     1e6:	af 92       	push	r10
     1e8:	bf 92       	push	r11
     1ea:	cf 92       	push	r12
     1ec:	df 92       	push	r13
     1ee:	ef 92       	push	r14
     1f0:	ff 92       	push	r15
     1f2:	cf 93       	push	r28
     1f4:	df 93       	push	r29
	
	// NOTE: distance update period is fixed at 100ms from SUB MCU
	float dt = 0.1;  // seconds
	float delta_distance = sdv_sys.distance_cm - sdv_sys.last_distance_cm;
     1f6:	cc e3       	ldi	r28, 0x3C	; 60
     1f8:	d4 e0       	ldi	r29, 0x04	; 4
     1fa:	cc 80       	ldd	r12, Y+4	; 0x04
     1fc:	dd 80       	ldd	r13, Y+5	; 0x05
     1fe:	ee 80       	ldd	r14, Y+6	; 0x06
     200:	ff 80       	ldd	r15, Y+7	; 0x07
     202:	28 85       	ldd	r18, Y+8	; 0x08
     204:	39 85       	ldd	r19, Y+9	; 0x09
     206:	4a 85       	ldd	r20, Y+10	; 0x0a
     208:	5b 85       	ldd	r21, Y+11	; 0x0b
     20a:	c7 01       	movw	r24, r14
     20c:	b6 01       	movw	r22, r12
     20e:	76 d7       	rcall	.+3820   	; 0x10fc <__subsf3>
	float v_cms = delta_distance / dt; // cm/s
     210:	2d ec       	ldi	r18, 0xCD	; 205
     212:	3c ec       	ldi	r19, 0xCC	; 204
     214:	4c ec       	ldi	r20, 0xCC	; 204
     216:	5d e3       	ldi	r21, 0x3D	; 61
     218:	da d7       	rcall	.+4020   	; 0x11ce <__divsf3>
	const float beta = 0.4; // 필터 계수 (0 < beta < 1)
	sdv_sys.speed_cms= beta * v_cms + (1 - beta) *sdv_sys.last_speed_cms;
     21a:	2d ec       	ldi	r18, 0xCD	; 205
     21c:	3c ec       	ldi	r19, 0xCC	; 204
     21e:	4c ec       	ldi	r20, 0xCC	; 204
     220:	5e e3       	ldi	r21, 0x3E	; 62
     222:	0e 94 36 0a 	call	0x146c	; 0x146c <__mulsf3>
     226:	4b 01       	movw	r8, r22
     228:	5c 01       	movw	r10, r24
     22a:	68 89       	ldd	r22, Y+16	; 0x10
     22c:	79 89       	ldd	r23, Y+17	; 0x11
     22e:	8a 89       	ldd	r24, Y+18	; 0x12
     230:	9b 89       	ldd	r25, Y+19	; 0x13
     232:	2a e9       	ldi	r18, 0x9A	; 154
     234:	39 e9       	ldi	r19, 0x99	; 153
     236:	49 e1       	ldi	r20, 0x19	; 25
     238:	5f e3       	ldi	r21, 0x3F	; 63
     23a:	0e 94 36 0a 	call	0x146c	; 0x146c <__mulsf3>
     23e:	9b 01       	movw	r18, r22
     240:	ac 01       	movw	r20, r24
     242:	c5 01       	movw	r24, r10
     244:	b4 01       	movw	r22, r8
     246:	5b d7       	rcall	.+3766   	; 0x10fe <__addsf3>
     248:	6c 87       	std	Y+12, r22	; 0x0c
     24a:	7d 87       	std	Y+13, r23	; 0x0d
     24c:	8e 87       	std	Y+14, r24	; 0x0e
     24e:	9f 87       	std	Y+15, r25	; 0x0f
	sdv_sys.last_speed_cms = sdv_sys.speed_cms;
     250:	68 8b       	std	Y+16, r22	; 0x10
     252:	79 8b       	std	Y+17, r23	; 0x11
     254:	8a 8b       	std	Y+18, r24	; 0x12
     256:	9b 8b       	std	Y+19, r25	; 0x13
	sdv_sys.last_distance_cm = sdv_sys.distance_cm;
     258:	c8 86       	std	Y+8, r12	; 0x08
     25a:	d9 86       	std	Y+9, r13	; 0x09
     25c:	ea 86       	std	Y+10, r14	; 0x0a
     25e:	fb 86       	std	Y+11, r15	; 0x0b
	

}
     260:	df 91       	pop	r29
     262:	cf 91       	pop	r28
     264:	ff 90       	pop	r15
     266:	ef 90       	pop	r14
     268:	df 90       	pop	r13
     26a:	cf 90       	pop	r12
     26c:	bf 90       	pop	r11
     26e:	af 90       	pop	r10
     270:	9f 90       	pop	r9
     272:	8f 90       	pop	r8
     274:	08 95       	ret

00000276 <fcw_get_ttc>:

float fcw_get_ttc(void){
     276:	cf 92       	push	r12
     278:	df 92       	push	r13
     27a:	ef 92       	push	r14
     27c:	ff 92       	push	r15
	fcw_get_relative_speed();
     27e:	b1 df       	rcall	.-158    	; 0x1e2 <fcw_get_relative_speed>
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
     280:	c0 90 48 04 	lds	r12, 0x0448	; 0x800448 <sdv_sys+0xc>
     284:	d0 90 49 04 	lds	r13, 0x0449	; 0x800449 <sdv_sys+0xd>
     288:	e0 90 4a 04 	lds	r14, 0x044A	; 0x80044a <sdv_sys+0xe>
     28c:	f0 90 4b 04 	lds	r15, 0x044B	; 0x80044b <sdv_sys+0xf>
     290:	20 e0       	ldi	r18, 0x00	; 0
     292:	30 e0       	ldi	r19, 0x00	; 0
     294:	40 e8       	ldi	r20, 0x80	; 128
     296:	5f eb       	ldi	r21, 0xBF	; 191
     298:	c7 01       	movw	r24, r14
     29a:	b6 01       	movw	r22, r12
     29c:	0e 94 32 0a 	call	0x1464	; 0x1464 <__gesf2>
     2a0:	88 23       	and	r24, r24
     2a2:	8c f4       	brge	.+34     	; 0x2c6 <fcw_get_ttc+0x50>
		return 9999.0; // Object is moving away
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
     2a4:	60 91 40 04 	lds	r22, 0x0440	; 0x800440 <sdv_sys+0x4>
     2a8:	70 91 41 04 	lds	r23, 0x0441	; 0x800441 <sdv_sys+0x5>
     2ac:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <sdv_sys+0x6>
     2b0:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <sdv_sys+0x7>
     2b4:	a7 01       	movw	r20, r14
     2b6:	96 01       	movw	r18, r12
     2b8:	50 58       	subi	r21, 0x80	; 128
     2ba:	89 d7       	rcall	.+3858   	; 0x11ce <__divsf3>
	
	return ttc;
     2bc:	56 2f       	mov	r21, r22
     2be:	47 2f       	mov	r20, r23
     2c0:	38 2f       	mov	r19, r24
     2c2:	29 2f       	mov	r18, r25
     2c4:	04 c0       	rjmp	.+8      	; 0x2ce <fcw_get_ttc+0x58>
float fcw_get_ttc(void){
	fcw_get_relative_speed();
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
		return 9999.0; // Object is moving away
     2c6:	50 e0       	ldi	r21, 0x00	; 0
     2c8:	4c e3       	ldi	r20, 0x3C	; 60
     2ca:	3c e1       	ldi	r19, 0x1C	; 28
     2cc:	26 e4       	ldi	r18, 0x46	; 70
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
	
	return ttc;
     2ce:	65 2f       	mov	r22, r21
     2d0:	74 2f       	mov	r23, r20
     2d2:	83 2f       	mov	r24, r19
     2d4:	92 2f       	mov	r25, r18
     2d6:	ff 90       	pop	r15
     2d8:	ef 90       	pop	r14
     2da:	df 90       	pop	r13
     2dc:	cf 90       	pop	r12
     2de:	08 95       	ret

000002e0 <fcw_update>:
	sdv_sys.distance_cm=d;
	
}


void fcw_update(void){
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
	
	static uint32_t danger_cnt = 0;
	
	float ttc = fcw_get_ttc();
     2e8:	c6 df       	rcall	.-116    	; 0x276 <fcw_get_ttc>
     2ea:	6b 01       	movw	r12, r22
     2ec:	7c 01       	movw	r14, r24
	sdv_sys.ttc=ttc;
     2ee:	ec e3       	ldi	r30, 0x3C	; 60
     2f0:	f4 e0       	ldi	r31, 0x04	; 4
     2f2:	64 8b       	std	Z+20, r22	; 0x14
     2f4:	75 8b       	std	Z+21, r23	; 0x15
     2f6:	86 8b       	std	Z+22, r24	; 0x16
     2f8:	97 8b       	std	Z+23, r25	; 0x17
	if(sdv_sys.fcw_state==FCW_DANGER){
     2fa:	80 8d       	ldd	r24, Z+24	; 0x18
     2fc:	82 30       	cpi	r24, 0x02	; 2
     2fe:	51 f5       	brne	.+84     	; 0x354 <fcw_update+0x74>
		if(danger_cnt > 0){			
     300:	80 91 25 02 	lds	r24, 0x0225	; 0x800225 <danger_cnt.2484>
     304:	90 91 26 02 	lds	r25, 0x0226	; 0x800226 <danger_cnt.2484+0x1>
     308:	a0 91 27 02 	lds	r26, 0x0227	; 0x800227 <danger_cnt.2484+0x2>
     30c:	b0 91 28 02 	lds	r27, 0x0228	; 0x800228 <danger_cnt.2484+0x3>
     310:	00 97       	sbiw	r24, 0x00	; 0
     312:	a1 05       	cpc	r26, r1
     314:	b1 05       	cpc	r27, r1
     316:	61 f0       	breq	.+24     	; 0x330 <fcw_update+0x50>
			danger_cnt--;
     318:	01 97       	sbiw	r24, 0x01	; 1
     31a:	a1 09       	sbc	r26, r1
     31c:	b1 09       	sbc	r27, r1
     31e:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <danger_cnt.2484>
     322:	90 93 26 02 	sts	0x0226, r25	; 0x800226 <danger_cnt.2484+0x1>
     326:	a0 93 27 02 	sts	0x0227, r26	; 0x800227 <danger_cnt.2484+0x2>
     32a:	b0 93 28 02 	sts	0x0228, r27	; 0x800228 <danger_cnt.2484+0x3>
			return;
     32e:	43 c0       	rjmp	.+134    	; 0x3b6 <fcw_update+0xd6>
		}
		//위험 상태에서 탈출 조건의 ttc는 좀더 여유를 줌
		 if(ttc < 1.2f && ttc > 0){
     330:	2a e9       	ldi	r18, 0x9A	; 154
     332:	39 e9       	ldi	r19, 0x99	; 153
     334:	49 e9       	ldi	r20, 0x99	; 153
     336:	5f e3       	ldi	r21, 0x3F	; 63
     338:	c7 01       	movw	r24, r14
     33a:	b6 01       	movw	r22, r12
     33c:	44 d7       	rcall	.+3720   	; 0x11c6 <__cmpsf2>
     33e:	88 23       	and	r24, r24
     340:	4c f4       	brge	.+18     	; 0x354 <fcw_update+0x74>
     342:	20 e0       	ldi	r18, 0x00	; 0
     344:	30 e0       	ldi	r19, 0x00	; 0
     346:	a9 01       	movw	r20, r18
     348:	c7 01       	movw	r24, r14
     34a:	b6 01       	movw	r22, r12
     34c:	0e 94 32 0a 	call	0x1464	; 0x1464 <__gesf2>
     350:	18 16       	cp	r1, r24
     352:	8c f1       	brlt	.+98     	; 0x3b6 <fcw_update+0xd6>
			   return;
		   }
		
	}
	if (ttc<1.5 &&  ttc>0)
     354:	20 e0       	ldi	r18, 0x00	; 0
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	40 ec       	ldi	r20, 0xC0	; 192
     35a:	5f e3       	ldi	r21, 0x3F	; 63
     35c:	c7 01       	movw	r24, r14
     35e:	b6 01       	movw	r22, r12
     360:	32 d7       	rcall	.+3684   	; 0x11c6 <__cmpsf2>
     362:	88 23       	and	r24, r24
     364:	cc f4       	brge	.+50     	; 0x398 <fcw_update+0xb8>
     366:	20 e0       	ldi	r18, 0x00	; 0
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	a9 01       	movw	r20, r18
     36c:	c7 01       	movw	r24, r14
     36e:	b6 01       	movw	r22, r12
     370:	0e 94 32 0a 	call	0x1464	; 0x1464 <__gesf2>
     374:	18 16       	cp	r1, r24
     376:	84 f4       	brge	.+32     	; 0x398 <fcw_update+0xb8>
	{
		sdv_sys.fcw_state=FCW_DANGER;
     378:	82 e0       	ldi	r24, 0x02	; 2
     37a:	80 93 54 04 	sts	0x0454, r24	; 0x800454 <sdv_sys+0x18>
		danger_cnt=DANGER_RELEASE_CNT;
     37e:	88 e0       	ldi	r24, 0x08	; 8
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	a0 e0       	ldi	r26, 0x00	; 0
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <danger_cnt.2484>
     38a:	90 93 26 02 	sts	0x0226, r25	; 0x800226 <danger_cnt.2484+0x1>
     38e:	a0 93 27 02 	sts	0x0227, r26	; 0x800227 <danger_cnt.2484+0x2>
     392:	b0 93 28 02 	sts	0x0228, r27	; 0x800228 <danger_cnt.2484+0x3>
		return;
     396:	0f c0       	rjmp	.+30     	; 0x3b6 <fcw_update+0xd6>
	}
	if(ttc<5.0){
     398:	20 e0       	ldi	r18, 0x00	; 0
     39a:	30 e0       	ldi	r19, 0x00	; 0
     39c:	40 ea       	ldi	r20, 0xA0	; 160
     39e:	50 e4       	ldi	r21, 0x40	; 64
     3a0:	c7 01       	movw	r24, r14
     3a2:	b6 01       	movw	r22, r12
     3a4:	10 d7       	rcall	.+3616   	; 0x11c6 <__cmpsf2>
     3a6:	88 23       	and	r24, r24
     3a8:	24 f4       	brge	.+8      	; 0x3b2 <fcw_update+0xd2>
		sdv_sys.fcw_state=FCW_WARNING;
     3aa:	81 e0       	ldi	r24, 0x01	; 1
     3ac:	80 93 54 04 	sts	0x0454, r24	; 0x800454 <sdv_sys+0x18>
     3b0:	02 c0       	rjmp	.+4      	; 0x3b6 <fcw_update+0xd6>
	}
	else
		sdv_sys.fcw_state=FCW_SAFE;
     3b2:	10 92 54 04 	sts	0x0454, r1	; 0x800454 <sdv_sys+0x18>
	sdv_sys.ttc=ttc;
	
	
}
     3b6:	ff 90       	pop	r15
     3b8:	ef 90       	pop	r14
     3ba:	df 90       	pop	r13
     3bc:	cf 90       	pop	r12
     3be:	08 95       	ret

000003c0 <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
     3c0:	dc 01       	movw	r26, r24
     3c2:	cb 01       	movw	r24, r22
     3c4:	88 0f       	add	r24, r24
     3c6:	99 1f       	adc	r25, r25
     3c8:	aa 1f       	adc	r26, r26
     3ca:	bb 1f       	adc	r27, r27
     3cc:	88 0f       	add	r24, r24
     3ce:	99 1f       	adc	r25, r25
     3d0:	aa 1f       	adc	r26, r26
     3d2:	bb 1f       	adc	r27, r27
     3d4:	9c 01       	movw	r18, r24
     3d6:	ad 01       	movw	r20, r26
     3d8:	22 0f       	add	r18, r18
     3da:	33 1f       	adc	r19, r19
     3dc:	44 1f       	adc	r20, r20
     3de:	55 1f       	adc	r21, r21
     3e0:	22 0f       	add	r18, r18
     3e2:	33 1f       	adc	r19, r19
     3e4:	44 1f       	adc	r20, r20
     3e6:	55 1f       	adc	r21, r21
     3e8:	60 e0       	ldi	r22, 0x00	; 0
     3ea:	70 e0       	ldi	r23, 0x00	; 0
     3ec:	81 ee       	ldi	r24, 0xE1	; 225
     3ee:	90 e0       	ldi	r25, 0x00	; 0
     3f0:	0e 94 99 0a 	call	0x1532	; 0x1532 <__udivmodsi4>
     3f4:	21 50       	subi	r18, 0x01	; 1
     3f6:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
     3f8:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
     3fc:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
     3fe:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
     400:	88 e9       	ldi	r24, 0x98	; 152
     402:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
     404:	86 e0       	ldi	r24, 0x06	; 6
     406:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     40a:	08 95       	ret

0000040c <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
     40c:	dc 01       	movw	r26, r24
     40e:	cb 01       	movw	r24, r22
     410:	88 0f       	add	r24, r24
     412:	99 1f       	adc	r25, r25
     414:	aa 1f       	adc	r26, r26
     416:	bb 1f       	adc	r27, r27
     418:	88 0f       	add	r24, r24
     41a:	99 1f       	adc	r25, r25
     41c:	aa 1f       	adc	r26, r26
     41e:	bb 1f       	adc	r27, r27
     420:	9c 01       	movw	r18, r24
     422:	ad 01       	movw	r20, r26
     424:	22 0f       	add	r18, r18
     426:	33 1f       	adc	r19, r19
     428:	44 1f       	adc	r20, r20
     42a:	55 1f       	adc	r21, r21
     42c:	22 0f       	add	r18, r18
     42e:	33 1f       	adc	r19, r19
     430:	44 1f       	adc	r20, r20
     432:	55 1f       	adc	r21, r21
     434:	60 e0       	ldi	r22, 0x00	; 0
     436:	70 e0       	ldi	r23, 0x00	; 0
     438:	81 ee       	ldi	r24, 0xE1	; 225
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	0e 94 99 0a 	call	0x1532	; 0x1532 <__udivmodsi4>
     440:	21 50       	subi	r18, 0x01	; 1
     442:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
     444:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
     448:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
     44c:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
     450:	88 e9       	ldi	r24, 0x98	; 152
     452:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
     456:	86 e0       	ldi	r24, 0x06	; 6
     458:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
     45c:	08 95       	ret

0000045e <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
     45e:	ea e9       	ldi	r30, 0x9A	; 154
     460:	f0 e0       	ldi	r31, 0x00	; 0
     462:	80 81       	ld	r24, Z
     464:	80 62       	ori	r24, 0x20	; 32
     466:	80 83       	st	Z, r24
     468:	08 95       	ret

0000046a <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
     46a:	ea e9       	ldi	r30, 0x9A	; 154
     46c:	f0 e0       	ldi	r31, 0x00	; 0
     46e:	80 81       	ld	r24, Z
     470:	8f 7d       	andi	r24, 0xDF	; 223
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
     476:	8a b1       	in	r24, 0x0a	; 10
     478:	80 62       	ori	r24, 0x20	; 32
     47a:	8a b9       	out	0x0a, r24	; 10
     47c:	08 95       	ret

0000047e <HAL_USART0_Disable_Tx_Int>:
     47e:	8a b1       	in	r24, 0x0a	; 10
     480:	8f 7d       	andi	r24, 0xDF	; 223
     482:	8a b9       	out	0x0a, r24	; 10
     484:	08 95       	ret

00000486 <is_hex_char>:
	line_ready = false;
}

//Intel HEX형태만 ACK하기 위한 함수
static uint8_t is_hex_char(char c){
	return (c>='0'&&c<='9')||(c>='A'&&c<='F')||(c>='a'&&c<='f');
     486:	90 ed       	ldi	r25, 0xD0	; 208
     488:	98 0f       	add	r25, r24
     48a:	9a 30       	cpi	r25, 0x0A	; 10
     48c:	48 f0       	brcs	.+18     	; 0x4a0 <is_hex_char+0x1a>
     48e:	9f eb       	ldi	r25, 0xBF	; 191
     490:	98 0f       	add	r25, r24
     492:	96 30       	cpi	r25, 0x06	; 6
     494:	38 f0       	brcs	.+14     	; 0x4a4 <is_hex_char+0x1e>
     496:	81 56       	subi	r24, 0x61	; 97
     498:	86 30       	cpi	r24, 0x06	; 6
     49a:	30 f4       	brcc	.+12     	; 0x4a8 <is_hex_char+0x22>
     49c:	81 e0       	ldi	r24, 0x01	; 1
     49e:	08 95       	ret
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	08 95       	ret
     4a4:	81 e0       	ldi	r24, 0x01	; 1
     4a6:	08 95       	ret
     4a8:	80 e0       	ldi	r24, 0x00	; 0
}
     4aa:	08 95       	ret

000004ac <validate_ihex_line>:

static uint8_t validate_ihex_line(const char *p){
     4ac:	ef 92       	push	r14
     4ae:	ff 92       	push	r15
     4b0:	0f 93       	push	r16
     4b2:	1f 93       	push	r17
     4b4:	cf 93       	push	r28
     4b6:	df 93       	push	r29
	if (!p || p[0] != ':') return 0;
     4b8:	00 97       	sbiw	r24, 0x00	; 0
     4ba:	21 f1       	breq	.+72     	; 0x504 <validate_ihex_line+0x58>
     4bc:	fc 01       	movw	r30, r24
     4be:	20 81       	ld	r18, Z
     4c0:	2a 33       	cpi	r18, 0x3A	; 58
     4c2:	11 f5       	brne	.+68     	; 0x508 <validate_ihex_line+0x5c>
	size_t L = strlen(p);
     4c4:	01 90       	ld	r0, Z+
     4c6:	00 20       	and	r0, r0
     4c8:	e9 f7       	brne	.-6      	; 0x4c4 <validate_ihex_line+0x18>
     4ca:	31 97       	sbiw	r30, 0x01	; 1
     4cc:	7f 01       	movw	r14, r30
     4ce:	e8 1a       	sub	r14, r24
     4d0:	f9 0a       	sbc	r15, r25
	if (L < 11) return 0;        // 최소 레코드 길이
     4d2:	fb e0       	ldi	r31, 0x0B	; 11
     4d4:	ef 16       	cp	r14, r31
     4d6:	f1 04       	cpc	r15, r1
     4d8:	c8 f0       	brcs	.+50     	; 0x50c <validate_ihex_line+0x60>
	if (L > 96) return 0;        // 너 시스템에서 상한(128보다 작게)
     4da:	21 e6       	ldi	r18, 0x61	; 97
     4dc:	e2 16       	cp	r14, r18
     4de:	f1 04       	cpc	r15, r1
     4e0:	b8 f4       	brcc	.+46     	; 0x510 <validate_ihex_line+0x64>
     4e2:	8c 01       	movw	r16, r24
     4e4:	c1 e0       	ldi	r28, 0x01	; 1
     4e6:	d0 e0       	ldi	r29, 0x00	; 0
     4e8:	08 c0       	rjmp	.+16     	; 0x4fa <validate_ihex_line+0x4e>
	for (size_t i=1;i<L;i++){
		if (!is_hex_char(p[i])) return 0;
     4ea:	f8 01       	movw	r30, r16
     4ec:	ec 0f       	add	r30, r28
     4ee:	fd 1f       	adc	r31, r29
     4f0:	80 81       	ld	r24, Z
     4f2:	c9 df       	rcall	.-110    	; 0x486 <is_hex_char>
     4f4:	88 23       	and	r24, r24
     4f6:	69 f0       	breq	.+26     	; 0x512 <validate_ihex_line+0x66>
static uint8_t validate_ihex_line(const char *p){
	if (!p || p[0] != ':') return 0;
	size_t L = strlen(p);
	if (L < 11) return 0;        // 최소 레코드 길이
	if (L > 96) return 0;        // 너 시스템에서 상한(128보다 작게)
	for (size_t i=1;i<L;i++){
     4f8:	21 96       	adiw	r28, 0x01	; 1
     4fa:	ce 15       	cp	r28, r14
     4fc:	df 05       	cpc	r29, r15
     4fe:	a8 f3       	brcs	.-22     	; 0x4ea <validate_ihex_line+0x3e>
		if (!is_hex_char(p[i])) return 0;
	}
	return 1;
     500:	81 e0       	ldi	r24, 0x01	; 1
     502:	07 c0       	rjmp	.+14     	; 0x512 <validate_ihex_line+0x66>
static uint8_t is_hex_char(char c){
	return (c>='0'&&c<='9')||(c>='A'&&c<='F')||(c>='a'&&c<='f');
}

static uint8_t validate_ihex_line(const char *p){
	if (!p || p[0] != ':') return 0;
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	05 c0       	rjmp	.+10     	; 0x512 <validate_ihex_line+0x66>
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	03 c0       	rjmp	.+6      	; 0x512 <validate_ihex_line+0x66>
	size_t L = strlen(p);
	if (L < 11) return 0;        // 최소 레코드 길이
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	01 c0       	rjmp	.+2      	; 0x512 <validate_ihex_line+0x66>
	if (L > 96) return 0;        // 너 시스템에서 상한(128보다 작게)
     510:	80 e0       	ldi	r24, 0x00	; 0
	for (size_t i=1;i<L;i++){
		if (!is_hex_char(p[i])) return 0;
	}
	return 1;
}
     512:	df 91       	pop	r29
     514:	cf 91       	pop	r28
     516:	1f 91       	pop	r17
     518:	0f 91       	pop	r16
     51a:	ff 90       	pop	r15
     51c:	ef 90       	pop	r14
     51e:	08 95       	ret

00000520 <PC_Init>:
static volatile uint8_t rx_overflow = 0;


void PC_Init(void)
{
	HAL_USART1_Init(38400);
     520:	60 e0       	ldi	r22, 0x00	; 0
     522:	76 e9       	ldi	r23, 0x96	; 150
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	71 df       	rcall	.-286    	; 0x40c <HAL_USART1_Init>
	rx_idx = 0;
     52a:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <rx_idx>
	tx_idx = 0;
     52e:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <tx_idx>
	tx_len=0;
     532:	10 92 2b 02 	sts	0x022B, r1	; 0x80022b <tx_len>
	line_ready = false;
     536:	10 92 2a 02 	sts	0x022A, r1	; 0x80022a <line_ready>
     53a:	08 95       	ret

0000053c <PC_ProcessTx>:
	 rx_idx = 0;
	 line_ready = false;
}

void PC_ProcessTx(void)
{
     53c:	4f 92       	push	r4
     53e:	5f 92       	push	r5
     540:	6f 92       	push	r6
     542:	7f 92       	push	r7
     544:	8f 92       	push	r8
     546:	9f 92       	push	r9
     548:	af 92       	push	r10
     54a:	bf 92       	push	r11
     54c:	cf 92       	push	r12
     54e:	df 92       	push	r13
     550:	ef 92       	push	r14
     552:	ff 92       	push	r15
     554:	0f 93       	push	r16
     556:	1f 93       	push	r17
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	uint16_t ttc10;
	if (tx_len != 0) return; // 전송 중이면 무시
     55c:	80 91 2b 02 	lds	r24, 0x022B	; 0x80022b <tx_len>
     560:	81 11       	cpse	r24, r1
     562:	67 c0       	rjmp	.+206    	; 0x632 <PC_ProcessTx+0xf6>

	
	cli();
     564:	f8 94       	cli
	ttc10=sdv_sys.ttc*10;
     566:	cc e3       	ldi	r28, 0x3C	; 60
     568:	d4 e0       	ldi	r29, 0x04	; 4
     56a:	6c 89       	ldd	r22, Y+20	; 0x14
     56c:	7d 89       	ldd	r23, Y+21	; 0x15
     56e:	8e 89       	ldd	r24, Y+22	; 0x16
     570:	9f 89       	ldd	r25, Y+23	; 0x17
     572:	20 e0       	ldi	r18, 0x00	; 0
     574:	30 e0       	ldi	r19, 0x00	; 0
     576:	40 e2       	ldi	r20, 0x20	; 32
     578:	51 e4       	ldi	r21, 0x41	; 65
     57a:	78 d7       	rcall	.+3824   	; 0x146c <__mulsf3>
     57c:	95 d6       	rcall	.+3370   	; 0x12a8 <__fixunssfsi>
     57e:	6b 01       	movw	r12, r22
     580:	7c 01       	movw	r14, r24
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
	(unsigned int)sdv_sys.fcw_state,
     582:	48 8d       	ldd	r20, Y+24	; 0x18
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
     584:	4c 84       	ldd	r4, Y+12	; 0x0c
     586:	5d 84       	ldd	r5, Y+13	; 0x0d
     588:	6e 84       	ldd	r6, Y+14	; 0x0e
     58a:	7f 84       	ldd	r7, Y+15	; 0x0f
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
     58c:	09 81       	ldd	r16, Y+1	; 0x01
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
     58e:	18 81       	ld	r17, Y
	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
     590:	8c 80       	ldd	r8, Y+4	; 0x04
     592:	9d 80       	ldd	r9, Y+5	; 0x05
     594:	ae 80       	ldd	r10, Y+6	; 0x06
     596:	bf 80       	ldd	r11, Y+7	; 0x07
	if (tx_len != 0) return; // 전송 중이면 무시

	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
     598:	9b 01       	movw	r18, r22
     59a:	ad ec       	ldi	r26, 0xCD	; 205
     59c:	bc ec       	ldi	r27, 0xCC	; 204
     59e:	eb d7       	rcall	.+4054   	; 0x1576 <__umulhisi3>
     5a0:	96 95       	lsr	r25
     5a2:	87 95       	ror	r24
     5a4:	96 95       	lsr	r25
     5a6:	87 95       	ror	r24
     5a8:	96 95       	lsr	r25
     5aa:	87 95       	ror	r24
     5ac:	9c 01       	movw	r18, r24
     5ae:	22 0f       	add	r18, r18
     5b0:	33 1f       	adc	r19, r19
     5b2:	88 0f       	add	r24, r24
     5b4:	99 1f       	adc	r25, r25
     5b6:	88 0f       	add	r24, r24
     5b8:	99 1f       	adc	r25, r25
     5ba:	88 0f       	add	r24, r24
     5bc:	99 1f       	adc	r25, r25
     5be:	82 0f       	add	r24, r18
     5c0:	93 1f       	adc	r25, r19
     5c2:	96 01       	movw	r18, r12
     5c4:	28 1b       	sub	r18, r24
     5c6:	39 0b       	sbc	r19, r25
     5c8:	c9 01       	movw	r24, r18
     5ca:	9f 93       	push	r25
     5cc:	2f 93       	push	r18
     5ce:	96 01       	movw	r18, r12
     5d0:	d2 d7       	rcall	.+4004   	; 0x1576 <__umulhisi3>
     5d2:	96 95       	lsr	r25
     5d4:	87 95       	ror	r24
     5d6:	96 95       	lsr	r25
     5d8:	87 95       	ror	r24
     5da:	96 95       	lsr	r25
     5dc:	87 95       	ror	r24
     5de:	9f 93       	push	r25
     5e0:	8f 93       	push	r24
     5e2:	1f 92       	push	r1
     5e4:	4f 93       	push	r20
     5e6:	c3 01       	movw	r24, r6
     5e8:	b2 01       	movw	r22, r4
     5ea:	59 d6       	rcall	.+3250   	; 0x129e <__fixsfsi>
     5ec:	7f 93       	push	r23
     5ee:	6f 93       	push	r22
     5f0:	1f 92       	push	r1
     5f2:	0f 93       	push	r16
     5f4:	1f 92       	push	r1
     5f6:	1f 93       	push	r17
     5f8:	c5 01       	movw	r24, r10
     5fa:	b4 01       	movw	r22, r8
     5fc:	55 d6       	rcall	.+3242   	; 0x12a8 <__fixunssfsi>
     5fe:	7f 93       	push	r23
     600:	6f 93       	push	r22
     602:	80 e0       	ldi	r24, 0x00	; 0
     604:	91 e0       	ldi	r25, 0x01	; 1
     606:	9f 93       	push	r25
     608:	8f 93       	push	r24
     60a:	8d e2       	ldi	r24, 0x2D	; 45
     60c:	92 e0       	ldi	r25, 0x02	; 2
     60e:	9f 93       	push	r25
     610:	8f 93       	push	r24
     612:	0e 94 23 0b 	call	0x1646	; 0x1646 <sprintf>
     616:	80 93 2b 02 	sts	0x022B, r24	; 0x80022b <tx_len>
	(unsigned int)sdv_sys.fcw_state,
	(ttc10/10),
	(ttc10%10));
	

	tx_idx = 0;
     61a:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     61e:	1f df       	rcall	.-450    	; 0x45e <HAL_USART1_Enable_Tx_Int>
     620:	78 94       	sei

	sei();
     622:	8d b7       	in	r24, 0x3d	; 61
     624:	9e b7       	in	r25, 0x3e	; 62
     626:	42 96       	adiw	r24, 0x12	; 18
     628:	0f b6       	in	r0, 0x3f	; 63
     62a:	f8 94       	cli
     62c:	9e bf       	out	0x3e, r25	; 62
     62e:	0f be       	out	0x3f, r0	; 63
     630:	8d bf       	out	0x3d, r24	; 61
     632:	df 91       	pop	r29
}
     634:	cf 91       	pop	r28
     636:	1f 91       	pop	r17
     638:	0f 91       	pop	r16
     63a:	ff 90       	pop	r15
     63c:	ef 90       	pop	r14
     63e:	df 90       	pop	r13
     640:	cf 90       	pop	r12
     642:	bf 90       	pop	r11
     644:	af 90       	pop	r10
     646:	9f 90       	pop	r9
     648:	8f 90       	pop	r8
     64a:	7f 90       	pop	r7
     64c:	6f 90       	pop	r6
     64e:	5f 90       	pop	r5
     650:	4f 90       	pop	r4
     652:	08 95       	ret

00000654 <PC_OnRxByte>:
     654:	8d 30       	cpi	r24, 0x0D	; 13

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\r') return; // CR 제거
     656:	01 f1       	breq	.+64     	; 0x698 <PC_OnRxByte+0x44>

	if (data == '\n') {
     658:	8a 30       	cpi	r24, 0x0A	; 10
     65a:	51 f4       	brne	.+20     	; 0x670 <PC_OnRxByte+0x1c>
		rx_line[rx_idx] = '\0';
     65c:	e0 91 ad 02 	lds	r30, 0x02AD	; 0x8002ad <rx_idx>
     660:	f0 e0       	ldi	r31, 0x00	; 0
     662:	e2 55       	subi	r30, 0x52	; 82
     664:	fd 4f       	sbci	r31, 0xFD	; 253
     666:	10 82       	st	Z, r1
		line_ready = true;
     668:	81 e0       	ldi	r24, 0x01	; 1
     66a:	80 93 2a 02 	sts	0x022A, r24	; 0x80022a <line_ready>
		return;
     66e:	08 95       	ret
	}

	if (rx_overflow) {
     670:	90 91 29 02 	lds	r25, 0x0229	; 0x800229 <rx_overflow>
     674:	91 11       	cpse	r25, r1
     676:	10 c0       	rjmp	.+32     	; 0x698 <PC_OnRxByte+0x44>
		// overflow 상태면 newline 나올 때까지 버림
		return;
	}

	if (rx_idx < sizeof(rx_line) - 1) {
     678:	e0 91 ad 02 	lds	r30, 0x02AD	; 0x8002ad <rx_idx>
     67c:	ef 3b       	cpi	r30, 0xBF	; 191
     67e:	48 f4       	brcc	.+18     	; 0x692 <PC_OnRxByte+0x3e>
		rx_line[rx_idx++] = data;
     680:	91 e0       	ldi	r25, 0x01	; 1
     682:	9e 0f       	add	r25, r30
     684:	90 93 ad 02 	sts	0x02AD, r25	; 0x8002ad <rx_idx>
     688:	f0 e0       	ldi	r31, 0x00	; 0
     68a:	e2 55       	subi	r30, 0x52	; 82
     68c:	fd 4f       	sbci	r31, 0xFD	; 253
     68e:	80 83       	st	Z, r24
     690:	08 95       	ret
		} else {
		// 버퍼 꽉 참 → overflow 상태
		rx_overflow = 1;
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	80 93 29 02 	sts	0x0229, r24	; 0x800229 <rx_overflow>
     698:	08 95       	ret

0000069a <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
     69a:	e0 91 2c 02 	lds	r30, 0x022C	; 0x80022c <tx_idx>
     69e:	80 91 2b 02 	lds	r24, 0x022B	; 0x80022b <tx_len>
     6a2:	e8 17       	cp	r30, r24
     6a4:	58 f4       	brcc	.+22     	; 0x6bc <PC_ONTxEmpty+0x22>
	{
		UDR1=tx_line[tx_idx++];
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	8e 0f       	add	r24, r30
     6aa:	80 93 2c 02 	sts	0x022C, r24	; 0x80022c <tx_idx>
     6ae:	f0 e0       	ldi	r31, 0x00	; 0
     6b0:	e3 5d       	subi	r30, 0xD3	; 211
     6b2:	fd 4f       	sbci	r31, 0xFD	; 253
     6b4:	80 81       	ld	r24, Z
     6b6:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     6ba:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
     6bc:	d6 de       	rcall	.-596    	; 0x46a <HAL_USART1_Disable_Tx_Int>
		tx_idx=0;
     6be:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <tx_idx>
		tx_len=0;
     6c2:	10 92 2b 02 	sts	0x022B, r1	; 0x80022b <tx_len>
     6c6:	08 95       	ret

000006c8 <PC_SendLine>:
	}
}

void PC_SendLine(const char *msg)
{
	while (tx_len != 0) { /* wait until previous send done */ }
     6c8:	20 91 2b 02 	lds	r18, 0x022B	; 0x80022b <tx_len>
     6cc:	21 11       	cpse	r18, r1
     6ce:	fc cf       	rjmp	.-8      	; 0x6c8 <PC_SendLine>
	tx_len = snprintf(tx_line, sizeof(tx_line), "%s\n", msg);
     6d0:	9f 93       	push	r25
     6d2:	8f 93       	push	r24
     6d4:	8e e3       	ldi	r24, 0x3E	; 62
     6d6:	91 e0       	ldi	r25, 0x01	; 1
     6d8:	9f 93       	push	r25
     6da:	8f 93       	push	r24
     6dc:	1f 92       	push	r1
     6de:	80 e8       	ldi	r24, 0x80	; 128
     6e0:	8f 93       	push	r24
     6e2:	8d e2       	ldi	r24, 0x2D	; 45
     6e4:	92 e0       	ldi	r25, 0x02	; 2
     6e6:	9f 93       	push	r25
     6e8:	8f 93       	push	r24
     6ea:	71 d7       	rcall	.+3810   	; 0x15ce <snprintf>
     6ec:	80 93 2b 02 	sts	0x022B, r24	; 0x80022b <tx_len>
	tx_idx = 0;
     6f0:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     6f4:	b4 de       	rcall	.-664    	; 0x45e <HAL_USART1_Enable_Tx_Int>
}
     6f6:	8d b7       	in	r24, 0x3d	; 61
     6f8:	9e b7       	in	r25, 0x3e	; 62
     6fa:	08 96       	adiw	r24, 0x08	; 8
     6fc:	0f b6       	in	r0, 0x3f	; 63
     6fe:	f8 94       	cli
     700:	9e bf       	out	0x3e, r25	; 62
     702:	0f be       	out	0x3f, r0	; 63
     704:	8d bf       	out	0x3d, r24	; 61
     706:	08 95       	ret

00000708 <PC_ProcessRx>:
}


void PC_ProcessRx(void)
{
	if (!line_ready) return;
     708:	80 91 2a 02 	lds	r24, 0x022A	; 0x80022a <line_ready>
     70c:	88 23       	and	r24, r24
     70e:	09 f4       	brne	.+2      	; 0x712 <PC_ProcessRx+0xa>
     710:	75 c0       	rjmp	.+234    	; 0x7fc <PC_ProcessRx+0xf4>

	if (rx_overflow) {
     712:	80 91 29 02 	lds	r24, 0x0229	; 0x800229 <rx_overflow>
     716:	88 23       	and	r24, r24
     718:	51 f0       	breq	.+20     	; 0x72e <PC_ProcessRx+0x26>
		rx_overflow = 0;
     71a:	10 92 29 02 	sts	0x0229, r1	; 0x800229 <rx_overflow>
		rx_idx = 0;
     71e:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <rx_idx>
		line_ready = false;
     722:	10 92 2a 02 	sts	0x022A, r1	; 0x80022a <line_ready>
		PC_SendLine("OTA:NAK:RX_OVERFLOW");
     726:	82 e4       	ldi	r24, 0x42	; 66
     728:	91 e0       	ldi	r25, 0x01	; 1
     72a:	ce cf       	rjmp	.-100    	; 0x6c8 <PC_SendLine>
		return;
     72c:	08 95       	ret
	}
	 // \r 제거 (윈도우 터미널 대비)
	size_t n = strlen(rx_line);
     72e:	ee ea       	ldi	r30, 0xAE	; 174
     730:	f2 e0       	ldi	r31, 0x02	; 2
     732:	01 90       	ld	r0, Z+
     734:	00 20       	and	r0, r0
     736:	e9 f7       	brne	.-6      	; 0x732 <PC_ProcessRx+0x2a>
     738:	31 97       	sbiw	r30, 0x01	; 1
     73a:	ee 5a       	subi	r30, 0xAE	; 174
     73c:	f2 40       	sbci	r31, 0x02	; 2
	if (n > 0 && rx_line[n-1] == '\r') rx_line[n-1] = '\0';
     73e:	49 f0       	breq	.+18     	; 0x752 <PC_ProcessRx+0x4a>
     740:	31 97       	sbiw	r30, 0x01	; 1
     742:	df 01       	movw	r26, r30
     744:	a2 55       	subi	r26, 0x52	; 82
     746:	bd 4f       	sbci	r27, 0xFD	; 253
     748:	8c 91       	ld	r24, X
     74a:	8d 30       	cpi	r24, 0x0D	; 13
     74c:	11 f4       	brne	.+4      	; 0x752 <PC_ProcessRx+0x4a>
     74e:	fd 01       	movw	r30, r26
     750:	10 82       	st	Z, r1

	if (strncmp(rx_line, "OTA:BEGIN:MAIN", 14) == 0) {
     752:	4e e0       	ldi	r20, 0x0E	; 14
     754:	50 e0       	ldi	r21, 0x00	; 0
     756:	66 e5       	ldi	r22, 0x56	; 86
     758:	71 e0       	ldi	r23, 0x01	; 1
     75a:	8e ea       	ldi	r24, 0xAE	; 174
     75c:	92 e0       	ldi	r25, 0x02	; 2
     75e:	1a d7       	rcall	.+3636   	; 0x1594 <strncmp>
     760:	89 2b       	or	r24, r25
     762:	19 f4       	brne	.+6      	; 0x76a <PC_ProcessRx+0x62>
		OTA_Bridge_Begin(OTA_TARGET_MAIN);
     764:	81 e0       	ldi	r24, 0x01	; 1
     766:	71 d4       	rcall	.+2274   	; 0x104a <OTA_Bridge_Begin>
     768:	45 c0       	rjmp	.+138    	; 0x7f4 <PC_ProcessRx+0xec>
     76a:	4d e0       	ldi	r20, 0x0D	; 13
	}
	else if (strncmp(rx_line, "OTA:BEGIN:SUB", 13) == 0) {
     76c:	50 e0       	ldi	r21, 0x00	; 0
     76e:	65 e6       	ldi	r22, 0x65	; 101
     770:	71 e0       	ldi	r23, 0x01	; 1
     772:	8e ea       	ldi	r24, 0xAE	; 174
     774:	92 e0       	ldi	r25, 0x02	; 2
     776:	0e d7       	rcall	.+3612   	; 0x1594 <strncmp>
     778:	89 2b       	or	r24, r25
     77a:	19 f4       	brne	.+6      	; 0x782 <PC_ProcessRx+0x7a>
		OTA_Bridge_Begin(OTA_TARGET_SUB);
     77c:	82 e0       	ldi	r24, 0x02	; 2
     77e:	65 d4       	rcall	.+2250   	; 0x104a <OTA_Bridge_Begin>
     780:	39 c0       	rjmp	.+114    	; 0x7f4 <PC_ProcessRx+0xec>
     782:	47 e0       	ldi	r20, 0x07	; 7
	}
	else if (strncmp(rx_line, "OTA:END", 7) == 0) {
     784:	50 e0       	ldi	r21, 0x00	; 0
     786:	63 e7       	ldi	r22, 0x73	; 115
     788:	71 e0       	ldi	r23, 0x01	; 1
     78a:	8e ea       	ldi	r24, 0xAE	; 174
     78c:	92 e0       	ldi	r25, 0x02	; 2
     78e:	02 d7       	rcall	.+3588   	; 0x1594 <strncmp>
     790:	89 2b       	or	r24, r25
     792:	11 f4       	brne	.+4      	; 0x798 <PC_ProcessRx+0x90>
		OTA_Bridge_End();
     794:	84 d4       	rcall	.+2312   	; 0x109e <OTA_Bridge_End>
     796:	2e c0       	rjmp	.+92     	; 0x7f4 <PC_ProcessRx+0xec>
	}
	else if (strncmp(rx_line, "OTA:DATA:", 9) == 0) {
     798:	49 e0       	ldi	r20, 0x09	; 9
     79a:	50 e0       	ldi	r21, 0x00	; 0
     79c:	6b e7       	ldi	r22, 0x7B	; 123
     79e:	71 e0       	ldi	r23, 0x01	; 1
     7a0:	8e ea       	ldi	r24, 0xAE	; 174
     7a2:	92 e0       	ldi	r25, 0x02	; 2
     7a4:	f7 d6       	rcall	.+3566   	; 0x1594 <strncmp>
     7a6:	89 2b       	or	r24, r25
     7a8:	69 f4       	brne	.+26     	; 0x7c4 <PC_ProcessRx+0xbc>
		const char *payload = rx_line + 9;

		if (!validate_ihex_line(payload)) {
     7aa:	87 eb       	ldi	r24, 0xB7	; 183
     7ac:	92 e0       	ldi	r25, 0x02	; 2
     7ae:	7e de       	rcall	.-772    	; 0x4ac <validate_ihex_line>
     7b0:	81 11       	cpse	r24, r1
     7b2:	04 c0       	rjmp	.+8      	; 0x7bc <PC_ProcessRx+0xb4>
			PC_SendLine("OTA:NAK:BAD_IHEX");
     7b4:	85 e8       	ldi	r24, 0x85	; 133
     7b6:	91 e0       	ldi	r25, 0x01	; 1
     7b8:	87 df       	rcall	.-242    	; 0x6c8 <PC_SendLine>
     7ba:	1c c0       	rjmp	.+56     	; 0x7f4 <PC_ProcessRx+0xec>
     7bc:	87 eb       	ldi	r24, 0xB7	; 183
			} 
		else {
			OTA_Bridge_Data(payload);
     7be:	92 e0       	ldi	r25, 0x02	; 2
     7c0:	5b d4       	rcall	.+2230   	; 0x1078 <OTA_Bridge_Data>
     7c2:	18 c0       	rjmp	.+48     	; 0x7f4 <PC_ProcessRx+0xec>
     7c4:	80 91 57 04 	lds	r24, 0x0457	; 0x800457 <sdv_sys+0x1b>
			// OTA_Bridge_OnData 안에서 ACK 보내게 하든,
			// 여기서 ACK 보내게 하든 한 군데로 통일!
		}
	}
	// (2번 프로토콜) BEGIN 이후 ':'로 시작하는 라인은 ihex 원문 ----
	else if (sdv_sys.ota_active && rx_line[0] == ':') {
     7c8:	88 23       	and	r24, r24
     7ca:	89 f0       	breq	.+34     	; 0x7ee <PC_ProcessRx+0xe6>
     7cc:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <rx_line>
     7d0:	8a 33       	cpi	r24, 0x3A	; 58
     7d2:	69 f4       	brne	.+26     	; 0x7ee <PC_ProcessRx+0xe6>
		if (!validate_ihex_line(rx_line)) {
     7d4:	8e ea       	ldi	r24, 0xAE	; 174
     7d6:	92 e0       	ldi	r25, 0x02	; 2
     7d8:	69 de       	rcall	.-814    	; 0x4ac <validate_ihex_line>
     7da:	81 11       	cpse	r24, r1
			PC_SendLine("OTA:NAK:BAD_IHEX");
     7dc:	04 c0       	rjmp	.+8      	; 0x7e6 <PC_ProcessRx+0xde>
     7de:	85 e8       	ldi	r24, 0x85	; 133
     7e0:	91 e0       	ldi	r25, 0x01	; 1
     7e2:	72 df       	rcall	.-284    	; 0x6c8 <PC_SendLine>
     7e4:	07 c0       	rjmp	.+14     	; 0x7f4 <PC_ProcessRx+0xec>
			} else {
			OTA_Bridge_Data(rx_line);
     7e6:	8e ea       	ldi	r24, 0xAE	; 174
     7e8:	92 e0       	ldi	r25, 0x02	; 2
     7ea:	46 d4       	rcall	.+2188   	; 0x1078 <OTA_Bridge_Data>
     7ec:	03 c0       	rjmp	.+6      	; 0x7f4 <PC_ProcessRx+0xec>
     7ee:	86 e9       	ldi	r24, 0x96	; 150
		}
	}
	
	else {
		// 일반 커맨드 처리(나중에)
		PC_SendLine("DBG:UNKNOWN CMD");
     7f0:	91 e0       	ldi	r25, 0x01	; 1
     7f2:	6a df       	rcall	.-300    	; 0x6c8 <PC_SendLine>
     7f4:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <rx_idx>
	}
	 rx_idx = 0;
     7f8:	10 92 2a 02 	sts	0x022A, r1	; 0x80022a <line_ready>
	 line_ready = false;
     7fc:	08 95       	ret

000007fe <__vector_30>:
     7fe:	1f 92       	push	r1
     800:	0f 92       	push	r0
	HAL_USART1_Enable_Tx_Int();
}


ISR(USART1_RX_vect)
{
     802:	0f b6       	in	r0, 0x3f	; 63
     804:	0f 92       	push	r0
     806:	11 24       	eor	r1, r1
     808:	0b b6       	in	r0, 0x3b	; 59
     80a:	0f 92       	push	r0
     80c:	2f 93       	push	r18
     80e:	3f 93       	push	r19
     810:	4f 93       	push	r20
     812:	5f 93       	push	r21
     814:	6f 93       	push	r22
     816:	7f 93       	push	r23
     818:	8f 93       	push	r24
     81a:	9f 93       	push	r25
     81c:	af 93       	push	r26
     81e:	bf 93       	push	r27
     820:	ef 93       	push	r30
     822:	ff 93       	push	r31
	uint8_t d = UDR1;
     824:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
     828:	15 df       	rcall	.-470    	; 0x654 <PC_OnRxByte>
}
     82a:	ff 91       	pop	r31
     82c:	ef 91       	pop	r30
     82e:	bf 91       	pop	r27
     830:	af 91       	pop	r26
     832:	9f 91       	pop	r25
     834:	8f 91       	pop	r24
     836:	7f 91       	pop	r23
     838:	6f 91       	pop	r22
     83a:	5f 91       	pop	r21
     83c:	4f 91       	pop	r20
     83e:	3f 91       	pop	r19
     840:	2f 91       	pop	r18
     842:	0f 90       	pop	r0
     844:	0b be       	out	0x3b, r0	; 59
     846:	0f 90       	pop	r0
     848:	0f be       	out	0x3f, r0	; 63
     84a:	0f 90       	pop	r0
     84c:	1f 90       	pop	r1
     84e:	18 95       	reti

00000850 <__vector_31>:
ISR(USART1_UDRE_vect)
{
     850:	1f 92       	push	r1
     852:	0f 92       	push	r0
     854:	0f b6       	in	r0, 0x3f	; 63
     856:	0f 92       	push	r0
     858:	11 24       	eor	r1, r1
     85a:	0b b6       	in	r0, 0x3b	; 59
     85c:	0f 92       	push	r0
     85e:	2f 93       	push	r18
     860:	3f 93       	push	r19
     862:	4f 93       	push	r20
     864:	5f 93       	push	r21
     866:	6f 93       	push	r22
     868:	7f 93       	push	r23
     86a:	8f 93       	push	r24
     86c:	9f 93       	push	r25
     86e:	af 93       	push	r26
     870:	bf 93       	push	r27
     872:	ef 93       	push	r30
     874:	ff 93       	push	r31
	
	PC_ONTxEmpty();
     876:	11 df       	rcall	.-478    	; 0x69a <PC_ONTxEmpty>
	
     878:	ff 91       	pop	r31
     87a:	ef 91       	pop	r30
     87c:	bf 91       	pop	r27
     87e:	af 91       	pop	r26
     880:	9f 91       	pop	r25
     882:	8f 91       	pop	r24
     884:	7f 91       	pop	r23
     886:	6f 91       	pop	r22
     888:	5f 91       	pop	r21
     88a:	4f 91       	pop	r20
     88c:	3f 91       	pop	r19
     88e:	2f 91       	pop	r18
     890:	0f 90       	pop	r0
     892:	0b be       	out	0x3b, r0	; 59
     894:	0f 90       	pop	r0
     896:	0f be       	out	0x3f, r0	; 63
     898:	0f 90       	pop	r0
     89a:	1f 90       	pop	r1
     89c:	18 95       	reti

0000089e <SUB_Init>:
static volatile uint8_t tx_idx = 0;
static char sub_tx_buf[192];
static const char *sub_tx_ptr = NULL;
static volatile uint8_t sub_tx_busy = 0;
void SUB_Init(void){
	HAL_USART0_Init(38400);
     89e:	60 e0       	ldi	r22, 0x00	; 0
     8a0:	76 e9       	ldi	r23, 0x96	; 150
     8a2:	80 e0       	ldi	r24, 0x00	; 0
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	8c dd       	rcall	.-1256   	; 0x3c0 <HAL_USART0_Init>
	srf_idx=0;
     8a8:	10 92 36 04 	sts	0x0436, r1	; 0x800436 <srf_idx>
     8ac:	08 95       	ret

000008ae <SUB_TX_motorcmd>:
}

void SUB_TX_motorcmd()
{
     8ae:	cf 93       	push	r28
     8b0:	df 93       	push	r29
	static uint8_t last_fcw_state=FCW_SAFE;
	static uint8_t init = 0;

	if (!init) {
     8b2:	80 91 6f 03 	lds	r24, 0x036F	; 0x80036f <init.2179>
     8b6:	81 11       	cpse	r24, r1
     8b8:	0a c0       	rjmp	.+20     	; 0x8ce <SUB_TX_motorcmd+0x20>
		last_fcw_state = sdv_sys.fcw_state;
     8ba:	ec e3       	ldi	r30, 0x3C	; 60
     8bc:	f4 e0       	ldi	r31, 0x04	; 4
     8be:	80 8d       	ldd	r24, Z+24	; 0x18
     8c0:	80 93 6e 03 	sts	0x036E, r24	; 0x80036e <last_fcw_state.2178>
		sdv_sys.last_motor_cmd = sdv_sys.motor_cmd;
     8c4:	81 81       	ldd	r24, Z+1	; 0x01
     8c6:	82 83       	std	Z+2, r24	; 0x02
		init = 1;
     8c8:	81 e0       	ldi	r24, 0x01	; 1
     8ca:	80 93 6f 03 	sts	0x036F, r24	; 0x80036f <init.2179>
		
	}

	if((sdv_sys.motor_cmd != sdv_sys.last_motor_cmd) || sdv_sys.fcw_state !=last_fcw_state)
     8ce:	ec e3       	ldi	r30, 0x3C	; 60
     8d0:	f4 e0       	ldi	r31, 0x04	; 4
     8d2:	81 81       	ldd	r24, Z+1	; 0x01
     8d4:	92 81       	ldd	r25, Z+2	; 0x02
     8d6:	89 13       	cpse	r24, r25
     8d8:	06 c0       	rjmp	.+12     	; 0x8e6 <SUB_TX_motorcmd+0x38>
     8da:	20 91 54 04 	lds	r18, 0x0454	; 0x800454 <sdv_sys+0x18>
     8de:	90 91 6e 03 	lds	r25, 0x036E	; 0x80036e <last_fcw_state.2178>
     8e2:	29 17       	cp	r18, r25
     8e4:	79 f0       	breq	.+30     	; 0x904 <SUB_TX_motorcmd+0x56>
	{
		tx_buf[0]=(uint8_t)sdv_sys.motor_cmd;
     8e6:	e4 e3       	ldi	r30, 0x34	; 52
     8e8:	f4 e0       	ldi	r31, 0x04	; 4
     8ea:	80 83       	st	Z, r24
		tx_buf[1] =(uint8_t)sdv_sys.fcw_state;
     8ec:	cc e3       	ldi	r28, 0x3C	; 60
     8ee:	d4 e0       	ldi	r29, 0x04	; 4
     8f0:	88 8d       	ldd	r24, Y+24	; 0x18
     8f2:	81 83       	std	Z+1, r24	; 0x01
		tx_idx=0;
     8f4:	10 92 33 04 	sts	0x0433, r1	; 0x800433 <tx_idx>
		HAL_USART0_Enable_Tx_Int();
     8f8:	be dd       	rcall	.-1156   	; 0x476 <HAL_USART0_Enable_Tx_Int>
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
     8fa:	89 81       	ldd	r24, Y+1	; 0x01
     8fc:	8a 83       	std	Y+2, r24	; 0x02
		last_fcw_state=sdv_sys.fcw_state;
     8fe:	88 8d       	ldd	r24, Y+24	; 0x18
     900:	80 93 6e 03 	sts	0x036E, r24	; 0x80036e <last_fcw_state.2178>
	}
	
}
     904:	df 91       	pop	r29
     906:	cf 91       	pop	r28
     908:	08 95       	ret

0000090a <SUB_OnRxByte>:

void SUB_OnRxByte(uint8_t data){
     90a:	cf 93       	push	r28
     90c:	df 93       	push	r29
	srf_buf[srf_idx++]=data;
     90e:	e0 91 36 04 	lds	r30, 0x0436	; 0x800436 <srf_idx>
     912:	91 e0       	ldi	r25, 0x01	; 1
     914:	9e 0f       	add	r25, r30
     916:	90 93 36 04 	sts	0x0436, r25	; 0x800436 <srf_idx>
     91a:	f0 e0       	ldi	r31, 0x00	; 0
     91c:	e9 5c       	subi	r30, 0xC9	; 201
     91e:	fb 4f       	sbci	r31, 0xFB	; 251
     920:	80 83       	st	Z, r24
	if(srf_idx>=2)
     922:	80 91 36 04 	lds	r24, 0x0436	; 0x800436 <srf_idx>
     926:	82 30       	cpi	r24, 0x02	; 2
     928:	b8 f0       	brcs	.+46     	; 0x958 <SUB_OnRxByte+0x4e>
	{
		srf_idx=0;
     92a:	10 92 36 04 	sts	0x0436, r1	; 0x800436 <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
     92e:	e7 e3       	ldi	r30, 0x37	; 55
     930:	f4 e0       	ldi	r31, 0x04	; 4
     932:	61 81       	ldd	r22, Z+1	; 0x01
     934:	70 e0       	ldi	r23, 0x00	; 0
     936:	76 2f       	mov	r23, r22
     938:	66 27       	eor	r22, r22
     93a:	80 81       	ld	r24, Z
     93c:	68 2b       	or	r22, r24
     93e:	cc e3       	ldi	r28, 0x3C	; 60
     940:	d4 e0       	ldi	r29, 0x04	; 4
     942:	07 2e       	mov	r0, r23
     944:	00 0c       	add	r0, r0
     946:	88 0b       	sbc	r24, r24
     948:	99 0b       	sbc	r25, r25
     94a:	dc d4       	rcall	.+2488   	; 0x1304 <__floatsisf>
     94c:	6c 83       	std	Y+4, r22	; 0x04
     94e:	7d 83       	std	Y+5, r23	; 0x05
     950:	8e 83       	std	Y+6, r24	; 0x06
     952:	9f 83       	std	Y+7, r25	; 0x07
		sdv_sys.distance_flag=true;
     954:	81 e0       	ldi	r24, 0x01	; 1
     956:	89 8f       	std	Y+25, r24	; 0x19
		
	}
}
     958:	df 91       	pop	r29
     95a:	cf 91       	pop	r28
     95c:	08 95       	ret

0000095e <SUB_SendLine>:


void SUB_SendLine(const char *line)
{
     95e:	bc 01       	movw	r22, r24
	// 송신 중이면 기다림(짧게)
	while (sub_tx_busy) {;}
     960:	90 91 70 03 	lds	r25, 0x0370	; 0x800370 <sub_tx_busy>
     964:	91 11       	cpse	r25, r1
     966:	fc cf       	rjmp	.-8      	; 0x960 <SUB_SendLine+0x2>

	// 내부 버퍼에 복사 (깨짐 방지)
	strncpy(sub_tx_buf, line, sizeof(sub_tx_buf)-1);
     968:	4f eb       	ldi	r20, 0xBF	; 191
     96a:	50 e0       	ldi	r21, 0x00	; 0
     96c:	83 e7       	ldi	r24, 0x73	; 115
     96e:	93 e0       	ldi	r25, 0x03	; 3
     970:	1f d6       	rcall	.+3134   	; 0x15b0 <strncpy>
	sub_tx_buf[sizeof(sub_tx_buf)-1] = '\0';
     972:	10 92 32 04 	sts	0x0432, r1	; 0x800432 <sub_tx_buf+0xbf>

	sub_tx_ptr  = sub_tx_buf;
     976:	83 e7       	ldi	r24, 0x73	; 115
     978:	93 e0       	ldi	r25, 0x03	; 3
     97a:	90 93 72 03 	sts	0x0372, r25	; 0x800372 <sub_tx_ptr+0x1>
     97e:	80 93 71 03 	sts	0x0371, r24	; 0x800371 <sub_tx_ptr>
	sub_tx_busy = 1;
     982:	81 e0       	ldi	r24, 0x01	; 1
     984:	80 93 70 03 	sts	0x0370, r24	; 0x800370 <sub_tx_busy>

	sub_proto_mode = SUB_PROTO_OTA_TEXT;   // ★ 텍스트로 보낼 때는 모드 보장
     988:	80 93 3b 04 	sts	0x043B, r24	; 0x80043b <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     98c:	74 cd       	rjmp	.-1304   	; 0x476 <HAL_USART0_Enable_Tx_Int>
     98e:	08 95       	ret

00000990 <SUB_OnTxEmpty>:
}

void SUB_OnTxEmpty(void)
{
	if (sub_tx_ptr && *sub_tx_ptr) {
     990:	e0 91 71 03 	lds	r30, 0x0371	; 0x800371 <sub_tx_ptr>
     994:	f0 91 72 03 	lds	r31, 0x0372	; 0x800372 <sub_tx_ptr+0x1>
     998:	30 97       	sbiw	r30, 0x00	; 0
     99a:	51 f0       	breq	.+20     	; 0x9b0 <SUB_OnTxEmpty+0x20>
     99c:	80 81       	ld	r24, Z
     99e:	88 23       	and	r24, r24
     9a0:	39 f0       	breq	.+14     	; 0x9b0 <SUB_OnTxEmpty+0x20>
		UDR0 = *sub_tx_ptr++;
     9a2:	31 96       	adiw	r30, 0x01	; 1
     9a4:	f0 93 72 03 	sts	0x0372, r31	; 0x800372 <sub_tx_ptr+0x1>
     9a8:	e0 93 71 03 	sts	0x0371, r30	; 0x800371 <sub_tx_ptr>
     9ac:	8c b9       	out	0x0c, r24	; 12
     9ae:	08 95       	ret
		} 
	else {
		UDR0 = '\n';
     9b0:	8a e0       	ldi	r24, 0x0A	; 10
     9b2:	8c b9       	out	0x0c, r24	; 12
		sub_tx_ptr = NULL;
     9b4:	10 92 72 03 	sts	0x0372, r1	; 0x800372 <sub_tx_ptr+0x1>
     9b8:	10 92 71 03 	sts	0x0371, r1	; 0x800371 <sub_tx_ptr>
		sub_tx_busy = 0;
     9bc:	10 92 70 03 	sts	0x0370, r1	; 0x800370 <sub_tx_busy>
		HAL_USART0_Disable_Tx_Int();
     9c0:	5e cd       	rjmp	.-1348   	; 0x47e <HAL_USART0_Disable_Tx_Int>
     9c2:	08 95       	ret

000009c4 <SUB_SendToken2>:
	}
}

void SUB_SendToken2(uint8_t a, uint8_t b)
{
	tx_buf[0] = a;
     9c4:	e4 e3       	ldi	r30, 0x34	; 52
     9c6:	f4 e0       	ldi	r31, 0x04	; 4
     9c8:	80 83       	st	Z, r24
	tx_buf[1] = b;
     9ca:	61 83       	std	Z+1, r22	; 0x01
	tx_idx = 0;
     9cc:	10 92 33 04 	sts	0x0433, r1	; 0x800433 <tx_idx>
	sub_proto_mode = SUB_PROTO_BINARY;
     9d0:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     9d4:	50 cd       	rjmp	.-1376   	; 0x476 <HAL_USART0_Enable_Tx_Int>
     9d6:	08 95       	ret

000009d8 <__vector_18>:
}

ISR(USART0_RX_vect)
{
     9d8:	1f 92       	push	r1
     9da:	0f 92       	push	r0
     9dc:	0f b6       	in	r0, 0x3f	; 63
     9de:	0f 92       	push	r0
     9e0:	11 24       	eor	r1, r1
     9e2:	0b b6       	in	r0, 0x3b	; 59
     9e4:	0f 92       	push	r0
     9e6:	2f 93       	push	r18
     9e8:	3f 93       	push	r19
     9ea:	4f 93       	push	r20
     9ec:	5f 93       	push	r21
     9ee:	6f 93       	push	r22
     9f0:	7f 93       	push	r23
     9f2:	8f 93       	push	r24
     9f4:	9f 93       	push	r25
     9f6:	af 93       	push	r26
     9f8:	bf 93       	push	r27
     9fa:	ef 93       	push	r30
     9fc:	ff 93       	push	r31
	uint8_t data= UDR0;
     9fe:	8c b1       	in	r24, 0x0c	; 12
	SUB_OnRxByte(data);
     a00:	84 df       	rcall	.-248    	; 0x90a <SUB_OnRxByte>
}
     a02:	ff 91       	pop	r31
     a04:	ef 91       	pop	r30
     a06:	bf 91       	pop	r27
     a08:	af 91       	pop	r26
     a0a:	9f 91       	pop	r25
     a0c:	8f 91       	pop	r24
     a0e:	7f 91       	pop	r23
     a10:	6f 91       	pop	r22
     a12:	5f 91       	pop	r21
     a14:	4f 91       	pop	r20
     a16:	3f 91       	pop	r19
     a18:	2f 91       	pop	r18
     a1a:	0f 90       	pop	r0
     a1c:	0b be       	out	0x3b, r0	; 59
     a1e:	0f 90       	pop	r0
     a20:	0f be       	out	0x3f, r0	; 63
     a22:	0f 90       	pop	r0
     a24:	1f 90       	pop	r1
     a26:	18 95       	reti

00000a28 <__vector_19>:
ISR(USART0_UDRE_vect)
{
     a28:	1f 92       	push	r1
     a2a:	0f 92       	push	r0
     a2c:	0f b6       	in	r0, 0x3f	; 63
     a2e:	0f 92       	push	r0
     a30:	11 24       	eor	r1, r1
     a32:	0b b6       	in	r0, 0x3b	; 59
     a34:	0f 92       	push	r0
     a36:	2f 93       	push	r18
     a38:	3f 93       	push	r19
     a3a:	4f 93       	push	r20
     a3c:	5f 93       	push	r21
     a3e:	6f 93       	push	r22
     a40:	7f 93       	push	r23
     a42:	8f 93       	push	r24
     a44:	9f 93       	push	r25
     a46:	af 93       	push	r26
     a48:	bf 93       	push	r27
     a4a:	ef 93       	push	r30
     a4c:	ff 93       	push	r31
	if (sub_proto_mode == SUB_PROTO_OTA_TEXT) {
     a4e:	80 91 3b 04 	lds	r24, 0x043B	; 0x80043b <sub_proto_mode>
     a52:	81 30       	cpi	r24, 0x01	; 1
     a54:	11 f4       	brne	.+4      	; 0xa5a <__vector_19+0x32>
		SUB_OnTxEmpty();
     a56:	9c df       	rcall	.-200    	; 0x990 <SUB_OnTxEmpty>
     a58:	10 c0       	rjmp	.+32     	; 0xa7a <__vector_19+0x52>
		} 
	else {
		// 기존 2바이트 binary 전송
		UDR0 = tx_buf[tx_idx++];
     a5a:	e0 91 33 04 	lds	r30, 0x0433	; 0x800433 <tx_idx>
     a5e:	81 e0       	ldi	r24, 0x01	; 1
     a60:	8e 0f       	add	r24, r30
     a62:	80 93 33 04 	sts	0x0433, r24	; 0x800433 <tx_idx>
     a66:	f0 e0       	ldi	r31, 0x00	; 0
     a68:	ec 5c       	subi	r30, 0xCC	; 204
     a6a:	fb 4f       	sbci	r31, 0xFB	; 251
     a6c:	80 81       	ld	r24, Z
     a6e:	8c b9       	out	0x0c, r24	; 12
		if (tx_idx >= 2) {
     a70:	80 91 33 04 	lds	r24, 0x0433	; 0x800433 <tx_idx>
     a74:	82 30       	cpi	r24, 0x02	; 2
			HAL_USART0_Disable_Tx_Int();
     a76:	08 f0       	brcs	.+2      	; 0xa7a <__vector_19+0x52>
     a78:	02 dd       	rcall	.-1532   	; 0x47e <HAL_USART0_Disable_Tx_Int>
		}
	}
     a7a:	ff 91       	pop	r31
     a7c:	ef 91       	pop	r30
     a7e:	bf 91       	pop	r27
     a80:	af 91       	pop	r26
     a82:	9f 91       	pop	r25
     a84:	8f 91       	pop	r24
     a86:	7f 91       	pop	r23
     a88:	6f 91       	pop	r22
     a8a:	5f 91       	pop	r21
     a8c:	4f 91       	pop	r20
     a8e:	3f 91       	pop	r19
     a90:	2f 91       	pop	r18
     a92:	0f 90       	pop	r0
     a94:	0b be       	out	0x3b, r0	; 59
     a96:	0f 90       	pop	r0
     a98:	0f be       	out	0x3f, r0	; 63
     a9a:	0f 90       	pop	r0
     a9c:	1f 90       	pop	r1
     a9e:	18 95       	reti

00000aa0 <disable_jtag>:
	MCUCSR |= (1<<JTD);
}



void OTA_Bridge_Process(void) {}
     aa0:	84 b7       	in	r24, 0x34	; 52
     aa2:	80 68       	ori	r24, 0x80	; 128
     aa4:	84 bf       	out	0x34, r24	; 52
     aa6:	84 b7       	in	r24, 0x34	; 52
     aa8:	80 68       	ori	r24, 0x80	; 128
     aaa:	84 bf       	out	0x34, r24	; 52
     aac:	08 95       	ret

00000aae <main>:
int main(void)
{
     aae:	cf 93       	push	r28
     ab0:	df 93       	push	r29
     ab2:	cd b7       	in	r28, 0x3d	; 61
     ab4:	de b7       	in	r29, 0x3e	; 62
     ab6:	c0 54       	subi	r28, 0x40	; 64
     ab8:	d1 09       	sbc	r29, r1
     aba:	0f b6       	in	r0, 0x3f	; 63
     abc:	f8 94       	cli
     abe:	de bf       	out	0x3e, r29	; 62
     ac0:	0f be       	out	0x3f, r0	; 63
     ac2:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     ac4:	ed df       	rcall	.-38     	; 0xaa0 <disable_jtag>
	SystemState_Init();
     ac6:	f5 d2       	rcall	.+1514   	; 0x10b2 <SystemState_Init>
     ac8:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     aca:	8a bb       	out	0x1a, r24	; 26
     acc:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	80 81       	ld	r24, Z
     ad2:	87 60       	ori	r24, 0x07	; 7
     ad4:	80 83       	st	Z, r24
     ad6:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ad8:	f0 e0       	ldi	r31, 0x00	; 0
     ada:	80 81       	ld	r24, Z
     adc:	8b 7f       	andi	r24, 0xFB	; 251
     ade:	80 83       	st	Z, r24
     ae0:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ae2:	8d 7f       	andi	r24, 0xFD	; 253
     ae4:	80 83       	st	Z, r24
     ae6:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ae8:	81 60       	ori	r24, 0x01	; 1
     aea:	80 83       	st	Z, r24
     aec:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aee:	2a 95       	dec	r18
     af0:	f1 f7       	brne	.-4      	; 0xaee <main+0x40>
     af2:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     af4:	8b bb       	out	0x1b, r24	; 27
     af6:	86 ef       	ldi	r24, 0xF6	; 246
     af8:	8a 95       	dec	r24
     afa:	f1 f7       	brne	.-4      	; 0xaf8 <main+0x4a>
     afc:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     afe:	8e 7f       	andi	r24, 0xFE	; 254
     b00:	80 83       	st	Z, r24
     b02:	84 e0       	ldi	r24, 0x04	; 4
     b04:	06 c0       	rjmp	.+12     	; 0xb12 <main+0x64>
     b06:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b08:	fe e0       	ldi	r31, 0x0E	; 14
     b0a:	31 97       	sbiw	r30, 0x01	; 1
     b0c:	f1 f7       	brne	.-4      	; 0xb0a <main+0x5c>
     b0e:	00 00       	nop
     b10:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b12:	9f ef       	ldi	r25, 0xFF	; 255
     b14:	98 0f       	add	r25, r24
     b16:	81 11       	cpse	r24, r1
     b18:	f6 cf       	rjmp	.-20     	; 0xb06 <main+0x58>
     b1a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b1c:	f0 e0       	ldi	r31, 0x00	; 0
     b1e:	80 81       	ld	r24, Z
     b20:	8b 7f       	andi	r24, 0xFB	; 251
     b22:	80 83       	st	Z, r24
     b24:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b26:	8d 7f       	andi	r24, 0xFD	; 253
     b28:	80 83       	st	Z, r24
     b2a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b2c:	81 60       	ori	r24, 0x01	; 1
     b2e:	80 83       	st	Z, r24
     b30:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b32:	2a 95       	dec	r18
     b34:	f1 f7       	brne	.-4      	; 0xb32 <main+0x84>
     b36:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     b38:	8b bb       	out	0x1b, r24	; 27
     b3a:	86 ef       	ldi	r24, 0xF6	; 246
     b3c:	8a 95       	dec	r24
     b3e:	f1 f7       	brne	.-4      	; 0xb3c <main+0x8e>
     b40:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b42:	8e 7f       	andi	r24, 0xFE	; 254
     b44:	80 83       	st	Z, r24
     b46:	84 e0       	ldi	r24, 0x04	; 4
     b48:	06 c0       	rjmp	.+12     	; 0xb56 <main+0xa8>
     b4a:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b4c:	fe e0       	ldi	r31, 0x0E	; 14
     b4e:	31 97       	sbiw	r30, 0x01	; 1
     b50:	f1 f7       	brne	.-4      	; 0xb4e <main+0xa0>
     b52:	00 00       	nop
     b54:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b56:	9f ef       	ldi	r25, 0xFF	; 255
     b58:	98 0f       	add	r25, r24
     b5a:	81 11       	cpse	r24, r1
     b5c:	f6 cf       	rjmp	.-20     	; 0xb4a <main+0x9c>
     b5e:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	8b 7f       	andi	r24, 0xFB	; 251
     b66:	80 83       	st	Z, r24
     b68:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b6a:	8d 7f       	andi	r24, 0xFD	; 253
     b6c:	80 83       	st	Z, r24
     b6e:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b70:	81 60       	ori	r24, 0x01	; 1
     b72:	80 83       	st	Z, r24
     b74:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b76:	2a 95       	dec	r18
     b78:	f1 f7       	brne	.-4      	; 0xb76 <main+0xc8>
     b7a:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     b7c:	8b bb       	out	0x1b, r24	; 27
     b7e:	86 ef       	ldi	r24, 0xF6	; 246
     b80:	8a 95       	dec	r24
     b82:	f1 f7       	brne	.-4      	; 0xb80 <main+0xd2>
     b84:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b86:	8e 7f       	andi	r24, 0xFE	; 254
     b88:	80 83       	st	Z, r24
     b8a:	84 e0       	ldi	r24, 0x04	; 4
     b8c:	06 c0       	rjmp	.+12     	; 0xb9a <main+0xec>
     b8e:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b90:	fe e0       	ldi	r31, 0x0E	; 14
     b92:	31 97       	sbiw	r30, 0x01	; 1
     b94:	f1 f7       	brne	.-4      	; 0xb92 <main+0xe4>
     b96:	00 00       	nop
     b98:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b9a:	9f ef       	ldi	r25, 0xFF	; 255
     b9c:	98 0f       	add	r25, r24
     b9e:	81 11       	cpse	r24, r1
     ba0:	f6 cf       	rjmp	.-20     	; 0xb8e <main+0xe0>
     ba2:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
     ba8:	8b 7f       	andi	r24, 0xFB	; 251
     baa:	80 83       	st	Z, r24
     bac:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bae:	8d 7f       	andi	r24, 0xFD	; 253
     bb0:	80 83       	st	Z, r24
     bb2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bb4:	81 60       	ori	r24, 0x01	; 1
     bb6:	80 83       	st	Z, r24
     bb8:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bba:	2a 95       	dec	r18
     bbc:	f1 f7       	brne	.-4      	; 0xbba <main+0x10c>
     bbe:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
     bc0:	8b bb       	out	0x1b, r24	; 27
     bc2:	86 ef       	ldi	r24, 0xF6	; 246
     bc4:	8a 95       	dec	r24
     bc6:	f1 f7       	brne	.-4      	; 0xbc4 <main+0x116>
     bc8:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bca:	8e 7f       	andi	r24, 0xFE	; 254
     bcc:	80 83       	st	Z, r24
     bce:	82 e0       	ldi	r24, 0x02	; 2
     bd0:	06 c0       	rjmp	.+12     	; 0xbde <main+0x130>
     bd2:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bd4:	fe e0       	ldi	r31, 0x0E	; 14
     bd6:	31 97       	sbiw	r30, 0x01	; 1
     bd8:	f1 f7       	brne	.-4      	; 0xbd6 <main+0x128>
     bda:	00 00       	nop
     bdc:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     bde:	9f ef       	ldi	r25, 0xFF	; 255
     be0:	98 0f       	add	r25, r24
     be2:	81 11       	cpse	r24, r1
     be4:	f6 cf       	rjmp	.-20     	; 0xbd2 <main+0x124>
     be6:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	8b 7f       	andi	r24, 0xFB	; 251
     bee:	80 83       	st	Z, r24
     bf0:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bf2:	8d 7f       	andi	r24, 0xFD	; 253
     bf4:	80 83       	st	Z, r24
     bf6:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bf8:	81 60       	ori	r24, 0x01	; 1
     bfa:	80 83       	st	Z, r24
     bfc:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bfe:	2a 95       	dec	r18
     c00:	f1 f7       	brne	.-4      	; 0xbfe <main+0x150>
     c02:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
     c04:	8b bb       	out	0x1b, r24	; 27
     c06:	86 ef       	ldi	r24, 0xF6	; 246
     c08:	8a 95       	dec	r24
     c0a:	f1 f7       	brne	.-4      	; 0xc08 <main+0x15a>
     c0c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c0e:	8e 7f       	andi	r24, 0xFE	; 254
     c10:	80 83       	st	Z, r24
     c12:	82 e0       	ldi	r24, 0x02	; 2
     c14:	06 c0       	rjmp	.+12     	; 0xc22 <main+0x174>
     c16:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c18:	fe e0       	ldi	r31, 0x0E	; 14
     c1a:	31 97       	sbiw	r30, 0x01	; 1
     c1c:	f1 f7       	brne	.-4      	; 0xc1a <main+0x16c>
     c1e:	00 00       	nop
     c20:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c22:	9f ef       	ldi	r25, 0xFF	; 255
     c24:	98 0f       	add	r25, r24
     c26:	81 11       	cpse	r24, r1
     c28:	f6 cf       	rjmp	.-20     	; 0xc16 <main+0x168>
     c2a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	8b 7f       	andi	r24, 0xFB	; 251
     c32:	80 83       	st	Z, r24
     c34:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c36:	8d 7f       	andi	r24, 0xFD	; 253
     c38:	80 83       	st	Z, r24
     c3a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c3c:	81 60       	ori	r24, 0x01	; 1
     c3e:	80 83       	st	Z, r24
     c40:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c42:	2a 95       	dec	r18
     c44:	f1 f7       	brne	.-4      	; 0xc42 <main+0x194>
     c46:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     c48:	8b bb       	out	0x1b, r24	; 27
     c4a:	86 ef       	ldi	r24, 0xF6	; 246
     c4c:	8a 95       	dec	r24
     c4e:	f1 f7       	brne	.-4      	; 0xc4c <main+0x19e>
     c50:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c52:	8e 7f       	andi	r24, 0xFE	; 254
     c54:	80 83       	st	Z, r24
     c56:	82 e0       	ldi	r24, 0x02	; 2
     c58:	06 c0       	rjmp	.+12     	; 0xc66 <main+0x1b8>
     c5a:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c5c:	fe e0       	ldi	r31, 0x0E	; 14
     c5e:	31 97       	sbiw	r30, 0x01	; 1
     c60:	f1 f7       	brne	.-4      	; 0xc5e <main+0x1b0>
     c62:	00 00       	nop
     c64:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c66:	9f ef       	ldi	r25, 0xFF	; 255
     c68:	98 0f       	add	r25, r24
     c6a:	81 11       	cpse	r24, r1
     c6c:	f6 cf       	rjmp	.-20     	; 0xc5a <main+0x1ac>
	LCD_Init();
	SUB_Init();
     c6e:	17 de       	rcall	.-978    	; 0x89e <SUB_Init>
	PC_Init();
     c70:	57 dc       	rcall	.-1874   	; 0x520 <PC_Init>
	OTA_Bridge_Init();
     c72:	e6 d1       	rcall	.+972    	; 0x1040 <OTA_Bridge_Init>
     c74:	78 94       	sei
	
	sei();
     c76:	62 dc       	rcall	.-1852   	; 0x53c <PC_ProcessTx>
	char v_msg[32];
	char msg[32];
	static uint8_t last_fcw_state=FCW_SAFE;
	PC_ProcessTx();
     c78:	ff ef       	ldi	r31, 0xFF	; 255
     c7a:	2f e7       	ldi	r18, 0x7F	; 127
     c7c:	86 e1       	ldi	r24, 0x16	; 22
     c7e:	f1 50       	subi	r31, 0x01	; 1
     c80:	20 40       	sbci	r18, 0x00	; 0
     c82:	80 40       	sbci	r24, 0x00	; 0
     c84:	e1 f7       	brne	.-8      	; 0xc7e <main+0x1d0>
     c86:	00 c0       	rjmp	.+0      	; 0xc88 <main+0x1da>
     c88:	00 00       	nop
     c8a:	3e dd       	rcall	.-1412   	; 0x708 <PC_ProcessRx>
	uint16_t ttc10;
	
	while (1)
	{
		
		PC_ProcessRx();   
     c8c:	80 91 57 04 	lds	r24, 0x0457	; 0x800457 <sdv_sys+0x1b>
		if (sdv_sys.ota_active) {	
     c90:	88 23       	and	r24, r24
     c92:	51 f0       	breq	.+20     	; 0xca8 <main+0x1fa>
     c94:	9f ef       	ldi	r25, 0xFF	; 255
     c96:	ef ef       	ldi	r30, 0xFF	; 255
     c98:	f8 e0       	ldi	r31, 0x08	; 8
     c9a:	91 50       	subi	r25, 0x01	; 1
     c9c:	e0 40       	sbci	r30, 0x00	; 0
     c9e:	f0 40       	sbci	r31, 0x00	; 0
     ca0:	e1 f7       	brne	.-8      	; 0xc9a <main+0x1ec>
     ca2:	00 c0       	rjmp	.+0      	; 0xca4 <main+0x1f6>
     ca4:	00 00       	nop
     ca6:	f1 cf       	rjmp	.-30     	; 0xc8a <main+0x1dc>
     ca8:	81 11       	cpse	r24, r1
			OTA_Bridge_Process();
			_delay_ms(200);
			continue;
		}
		else if(!sdv_sys.ota_active)
     caa:	ef cf       	rjmp	.-34     	; 0xc8a <main+0x1dc>
		{
			
			if(sdv_sys.distance_flag){
     cac:	80 91 55 04 	lds	r24, 0x0455	; 0x800455 <sdv_sys+0x19>
     cb0:	88 23       	and	r24, r24
				//if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
					//Control_ClearEmergency();
				//} 
				
				corrected_distance();
     cb2:	59 f3       	breq	.-42     	; 0xc8a <main+0x1dc>
				fcw_update();
     cb4:	6c da       	rcall	.-2856   	; 0x18e <corrected_distance>
     cb6:	14 db       	rcall	.-2520   	; 0x2e0 <fcw_update>
				sdv_sys.distance_flag=false;
     cb8:	0c e3       	ldi	r16, 0x3C	; 60
     cba:	14 e0       	ldi	r17, 0x04	; 4
     cbc:	f8 01       	movw	r30, r16
     cbe:	11 8e       	std	Z+25, r1	; 0x19
				Control_UpdateFromFCW();
     cc0:	2e da       	rcall	.-2980   	; 0x11e <Control_UpdateFromFCW>
     cc2:	f5 dd       	rcall	.-1046   	; 0x8ae <SUB_TX_motorcmd>
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
     cc4:	f8 01       	movw	r30, r16
				
				//lcd 출력===============================================
				ttc10=sdv_sys.ttc*10;
     cc6:	64 89       	ldd	r22, Z+20	; 0x14
     cc8:	75 89       	ldd	r23, Z+21	; 0x15
     cca:	86 89       	ldd	r24, Z+22	; 0x16
     ccc:	97 89       	ldd	r25, Z+23	; 0x17
     cce:	20 e0       	ldi	r18, 0x00	; 0
     cd0:	30 e0       	ldi	r19, 0x00	; 0
     cd2:	40 e2       	ldi	r20, 0x20	; 32
     cd4:	51 e4       	ldi	r21, 0x41	; 65
     cd6:	ca d3       	rcall	.+1940   	; 0x146c <__mulsf3>
     cd8:	e7 d2       	rcall	.+1486   	; 0x12a8 <__fixunssfsi>
     cda:	6b 01       	movw	r12, r22
     cdc:	7c 01       	movw	r14, r24
     cde:	f8 01       	movw	r30, r16
     ce0:	80 8d       	ldd	r24, Z+24	; 0x18
     ce2:	88 23       	and	r24, r24
				//상태가 바뀌면 바로 출력
				if(sdv_sys.fcw_state != last_fcw_state)
     ce4:	09 f4       	brne	.+2      	; 0xce8 <main+0x23a>
     ce6:	cf c0       	rjmp	.+414    	; 0xe86 <main+0x3d8>
     ce8:	10 92 3a 04 	sts	0x043A, r1	; 0x80043a <lcd_cnt+0x1>
     cec:	10 92 39 04 	sts	0x0439, r1	; 0x800439 <lcd_cnt>
				{
					lcd_cnt=0;
     cf0:	e5 e6       	ldi	r30, 0x65	; 101
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     cf6:	8b 7f       	andi	r24, 0xFB	; 251
     cf8:	80 83       	st	Z, r24
     cfa:	80 81       	ld	r24, Z
     cfc:	8d 7f       	andi	r24, 0xFD	; 253
     cfe:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d00:	80 81       	ld	r24, Z
     d02:	81 60       	ori	r24, 0x01	; 1
     d04:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d06:	26 ef       	ldi	r18, 0xF6	; 246
     d08:	2a 95       	dec	r18
     d0a:	f1 f7       	brne	.-4      	; 0xd08 <main+0x25a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d0c:	80 e8       	ldi	r24, 0x80	; 128
     d0e:	8b bb       	out	0x1b, r24	; 27
     d10:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
     d12:	8a 95       	dec	r24
     d14:	f1 f7       	brne	.-4      	; 0xd12 <main+0x264>
     d16:	80 81       	ld	r24, Z
     d18:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d1a:	80 83       	st	Z, r24
     d1c:	60 91 48 04 	lds	r22, 0x0448	; 0x800448 <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     d20:	70 91 49 04 	lds	r23, 0x0449	; 0x800449 <sdv_sys+0xd>
     d24:	80 91 4a 04 	lds	r24, 0x044A	; 0x80044a <sdv_sys+0xe>
     d28:	90 91 4b 04 	lds	r25, 0x044B	; 0x80044b <sdv_sys+0xf>
     d2c:	bd d2       	rcall	.+1402   	; 0x12a8 <__fixunssfsi>
     d2e:	7f 93       	push	r23
     d30:	6f 93       	push	r22
     d32:	86 ea       	ldi	r24, 0xA6	; 166
     d34:	91 e0       	ldi	r25, 0x01	; 1
     d36:	9f 93       	push	r25
     d38:	8f 93       	push	r24
     d3a:	8e 01       	movw	r16, r28
     d3c:	0f 5f       	subi	r16, 0xFF	; 255
     d3e:	1f 4f       	sbci	r17, 0xFF	; 255
     d40:	1f 93       	push	r17
     d42:	0f 93       	push	r16
     d44:	80 d4       	rcall	.+2304   	; 0x1646 <sprintf>
     d46:	0f 90       	pop	r0
     d48:	0f 90       	pop	r0
     d4a:	0f 90       	pop	r0
     d4c:	0f 90       	pop	r0
     d4e:	0f 90       	pop	r0
     d50:	0f 90       	pop	r0
     d52:	d8 01       	movw	r26, r16
     d54:	22 c0       	rjmp	.+68     	; 0xd9a <main+0x2ec>
     d56:	11 96       	adiw	r26, 0x01	; 1
     d58:	81 e0       	ldi	r24, 0x01	; 1
     d5a:	06 c0       	rjmp	.+12     	; 0xd68 <main+0x2ba>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d5c:	e6 e6       	ldi	r30, 0x66	; 102
     d5e:	fe e0       	ldi	r31, 0x0E	; 14
     d60:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d62:	f1 f7       	brne	.-4      	; 0xd60 <main+0x2b2>
     d64:	00 00       	nop
     d66:	82 2f       	mov	r24, r18
     d68:	2f ef       	ldi	r18, 0xFF	; 255
     d6a:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d6c:	81 11       	cpse	r24, r1
     d6e:	f6 cf       	rjmp	.-20     	; 0xd5c <main+0x2ae>
     d70:	e5 e6       	ldi	r30, 0x65	; 101
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d76:	84 60       	ori	r24, 0x04	; 4
     d78:	80 83       	st	Z, r24
     d7a:	80 81       	ld	r24, Z
     d7c:	8d 7f       	andi	r24, 0xFD	; 253
     d7e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d80:	80 81       	ld	r24, Z
     d82:	81 60       	ori	r24, 0x01	; 1
     d84:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d86:	26 ef       	ldi	r18, 0xF6	; 246
     d88:	2a 95       	dec	r18
     d8a:	f1 f7       	brne	.-4      	; 0xd88 <main+0x2da>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d8c:	9b bb       	out	0x1b, r25	; 27
     d8e:	86 ef       	ldi	r24, 0xF6	; 246
     d90:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d92:	f1 f7       	brne	.-4      	; 0xd90 <main+0x2e2>
     d94:	80 81       	ld	r24, Z
     d96:	8e 7f       	andi	r24, 0xFE	; 254
     d98:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d9a:	9c 91       	ld	r25, X
     d9c:	91 11       	cpse	r25, r1
     d9e:	db cf       	rjmp	.-74     	; 0xd56 <main+0x2a8>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     da0:	e5 e6       	ldi	r30, 0x65	; 101
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     da6:	8b 7f       	andi	r24, 0xFB	; 251
     da8:	80 83       	st	Z, r24
     daa:	80 81       	ld	r24, Z
     dac:	8d 7f       	andi	r24, 0xFD	; 253
     dae:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     db0:	80 81       	ld	r24, Z
     db2:	81 60       	ori	r24, 0x01	; 1
     db4:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     db6:	96 ef       	ldi	r25, 0xF6	; 246
     db8:	9a 95       	dec	r25
     dba:	f1 f7       	brne	.-4      	; 0xdb8 <main+0x30a>
     dbc:	80 ec       	ldi	r24, 0xC0	; 192
     dbe:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     dc0:	26 ef       	ldi	r18, 0xF6	; 246
     dc2:	2a 95       	dec	r18
     dc4:	f1 f7       	brne	.-4      	; 0xdc2 <main+0x314>
     dc6:	80 81       	ld	r24, Z
     dc8:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dca:	80 83       	st	Z, r24
     dcc:	96 01       	movw	r18, r12
     dce:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     dd0:	bc ec       	ldi	r27, 0xCC	; 204
     dd2:	d1 d3       	rcall	.+1954   	; 0x1576 <__umulhisi3>
     dd4:	ac 01       	movw	r20, r24
     dd6:	56 95       	lsr	r21
     dd8:	47 95       	ror	r20
     dda:	56 95       	lsr	r21
     ddc:	47 95       	ror	r20
     dde:	56 95       	lsr	r21
     de0:	47 95       	ror	r20
     de2:	ca 01       	movw	r24, r20
     de4:	88 0f       	add	r24, r24
     de6:	99 1f       	adc	r25, r25
     de8:	44 0f       	add	r20, r20
     dea:	55 1f       	adc	r21, r21
     dec:	44 0f       	add	r20, r20
     dee:	55 1f       	adc	r21, r21
     df0:	44 0f       	add	r20, r20
     df2:	55 1f       	adc	r21, r21
     df4:	48 0f       	add	r20, r24
     df6:	59 1f       	adc	r21, r25
     df8:	c6 01       	movw	r24, r12
     dfa:	84 1b       	sub	r24, r20
     dfc:	95 0b       	sbc	r25, r21
     dfe:	ac 01       	movw	r20, r24
     e00:	ba d3       	rcall	.+1908   	; 0x1576 <__umulhisi3>
     e02:	96 95       	lsr	r25
     e04:	87 95       	ror	r24
     e06:	96 95       	lsr	r25
     e08:	87 95       	ror	r24
     e0a:	96 95       	lsr	r25
     e0c:	87 95       	ror	r24
     e0e:	5f 93       	push	r21
     e10:	4f 93       	push	r20
     e12:	9f 93       	push	r25
     e14:	8f 93       	push	r24
     e16:	88 eb       	ldi	r24, 0xB8	; 184
     e18:	91 e0       	ldi	r25, 0x01	; 1
     e1a:	9f 93       	push	r25
     e1c:	8f 93       	push	r24
     e1e:	7e 01       	movw	r14, r28
     e20:	91 e2       	ldi	r25, 0x21	; 33
     e22:	e9 0e       	add	r14, r25
     e24:	f1 1c       	adc	r15, r1
     e26:	ff 92       	push	r15
     e28:	ef 92       	push	r14
     e2a:	0d d4       	rcall	.+2074   	; 0x1646 <sprintf>
     e2c:	0f b6       	in	r0, 0x3f	; 63
     e2e:	f8 94       	cli
     e30:	de bf       	out	0x3e, r29	; 62
     e32:	0f be       	out	0x3f, r0	; 63
     e34:	cd bf       	out	0x3d, r28	; 61
     e36:	d7 01       	movw	r26, r14
     e38:	22 c0       	rjmp	.+68     	; 0xe7e <main+0x3d0>
     e3a:	11 96       	adiw	r26, 0x01	; 1
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	06 c0       	rjmp	.+12     	; 0xe4c <main+0x39e>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     e40:	e6 e6       	ldi	r30, 0x66	; 102
     e42:	fe e0       	ldi	r31, 0x0E	; 14
     e44:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e46:	f1 f7       	brne	.-4      	; 0xe44 <main+0x396>
     e48:	00 00       	nop
     e4a:	82 2f       	mov	r24, r18
     e4c:	2f ef       	ldi	r18, 0xFF	; 255
     e4e:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     e50:	81 11       	cpse	r24, r1
     e52:	f6 cf       	rjmp	.-20     	; 0xe40 <main+0x392>
     e54:	e5 e6       	ldi	r30, 0x65	; 101
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     e5a:	84 60       	ori	r24, 0x04	; 4
     e5c:	80 83       	st	Z, r24
     e5e:	80 81       	ld	r24, Z
     e60:	8d 7f       	andi	r24, 0xFD	; 253
     e62:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e64:	80 81       	ld	r24, Z
     e66:	81 60       	ori	r24, 0x01	; 1
     e68:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e6a:	26 ef       	ldi	r18, 0xF6	; 246
     e6c:	2a 95       	dec	r18
     e6e:	f1 f7       	brne	.-4      	; 0xe6c <main+0x3be>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e70:	9b bb       	out	0x1b, r25	; 27
     e72:	86 ef       	ldi	r24, 0xF6	; 246
     e74:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     e76:	f1 f7       	brne	.-4      	; 0xe74 <main+0x3c6>
     e78:	80 81       	ld	r24, Z
     e7a:	8e 7f       	andi	r24, 0xFE	; 254
     e7c:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e7e:	9c 91       	ld	r25, X
     e80:	91 11       	cpse	r25, r1
     e82:	db cf       	rjmp	.-74     	; 0xe3a <main+0x38c>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     e84:	db c0       	rjmp	.+438    	; 0x103c <__DATA_REGION_LENGTH__+0x3c>
     e86:	80 91 39 04 	lds	r24, 0x0439	; 0x800439 <lcd_cnt>
     e8a:	90 91 3a 04 	lds	r25, 0x043A	; 0x80043a <lcd_cnt+0x1>
					LCD_Str(msg);
					
				}
				//상태 유지시 1초에 한번 출력
				else if(lcd_cnt<LCD_UPDATE_CNT){
     e8e:	8a 30       	cpi	r24, 0x0A	; 10
     e90:	91 05       	cpc	r25, r1
     e92:	30 f4       	brcc	.+12     	; 0xea0 <main+0x3f2>
     e94:	01 96       	adiw	r24, 0x01	; 1
     e96:	90 93 3a 04 	sts	0x043A, r25	; 0x80043a <lcd_cnt+0x1>
					lcd_cnt++;
     e9a:	80 93 39 04 	sts	0x0439, r24	; 0x800439 <lcd_cnt>
     e9e:	ce c0       	rjmp	.+412    	; 0x103c <__DATA_REGION_LENGTH__+0x3c>
     ea0:	10 92 3a 04 	sts	0x043A, r1	; 0x80043a <lcd_cnt+0x1>
     ea4:	10 92 39 04 	sts	0x0439, r1	; 0x800439 <lcd_cnt>
					
				}
				else{
					lcd_cnt=0;
     ea8:	e5 e6       	ldi	r30, 0x65	; 101
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     eae:	8b 7f       	andi	r24, 0xFB	; 251
     eb0:	80 83       	st	Z, r24
     eb2:	80 81       	ld	r24, Z
     eb4:	8d 7f       	andi	r24, 0xFD	; 253
     eb6:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     eb8:	80 81       	ld	r24, Z
     eba:	81 60       	ori	r24, 0x01	; 1
     ebc:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ebe:	96 ef       	ldi	r25, 0xF6	; 246
     ec0:	9a 95       	dec	r25
     ec2:	f1 f7       	brne	.-4      	; 0xec0 <main+0x412>
     ec4:	80 e8       	ldi	r24, 0x80	; 128
     ec6:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     ec8:	26 ef       	ldi	r18, 0xF6	; 246
     eca:	2a 95       	dec	r18
     ecc:	f1 f7       	brne	.-4      	; 0xeca <main+0x41c>
     ece:	80 81       	ld	r24, Z
     ed0:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ed2:	80 83       	st	Z, r24
     ed4:	60 91 48 04 	lds	r22, 0x0448	; 0x800448 <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     ed8:	70 91 49 04 	lds	r23, 0x0449	; 0x800449 <sdv_sys+0xd>
     edc:	80 91 4a 04 	lds	r24, 0x044A	; 0x80044a <sdv_sys+0xe>
     ee0:	90 91 4b 04 	lds	r25, 0x044B	; 0x80044b <sdv_sys+0xf>
     ee4:	e1 d1       	rcall	.+962    	; 0x12a8 <__fixunssfsi>
     ee6:	7f 93       	push	r23
     ee8:	6f 93       	push	r22
     eea:	86 ea       	ldi	r24, 0xA6	; 166
     eec:	91 e0       	ldi	r25, 0x01	; 1
     eee:	9f 93       	push	r25
     ef0:	8f 93       	push	r24
     ef2:	8e 01       	movw	r16, r28
     ef4:	0f 5f       	subi	r16, 0xFF	; 255
     ef6:	1f 4f       	sbci	r17, 0xFF	; 255
     ef8:	1f 93       	push	r17
     efa:	0f 93       	push	r16
     efc:	a4 d3       	rcall	.+1864   	; 0x1646 <sprintf>
     efe:	0f 90       	pop	r0
     f00:	0f 90       	pop	r0
     f02:	0f 90       	pop	r0
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	d8 01       	movw	r26, r16
     f0c:	22 c0       	rjmp	.+68     	; 0xf52 <main+0x4a4>
     f0e:	11 96       	adiw	r26, 0x01	; 1
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	06 c0       	rjmp	.+12     	; 0xf20 <main+0x472>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     f14:	e6 e6       	ldi	r30, 0x66	; 102
     f16:	fe e0       	ldi	r31, 0x0E	; 14
     f18:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f1a:	f1 f7       	brne	.-4      	; 0xf18 <main+0x46a>
     f1c:	00 00       	nop
     f1e:	82 2f       	mov	r24, r18
     f20:	2f ef       	ldi	r18, 0xFF	; 255
     f22:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     f24:	81 11       	cpse	r24, r1
     f26:	f6 cf       	rjmp	.-20     	; 0xf14 <main+0x466>
     f28:	e5 e6       	ldi	r30, 0x65	; 101
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     f2e:	84 60       	ori	r24, 0x04	; 4
     f30:	80 83       	st	Z, r24
     f32:	80 81       	ld	r24, Z
     f34:	8d 7f       	andi	r24, 0xFD	; 253
     f36:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f38:	80 81       	ld	r24, Z
     f3a:	81 60       	ori	r24, 0x01	; 1
     f3c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f3e:	26 ef       	ldi	r18, 0xF6	; 246
     f40:	2a 95       	dec	r18
     f42:	f1 f7       	brne	.-4      	; 0xf40 <main+0x492>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f44:	9b bb       	out	0x1b, r25	; 27
     f46:	86 ef       	ldi	r24, 0xF6	; 246
     f48:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     f4a:	f1 f7       	brne	.-4      	; 0xf48 <main+0x49a>
     f4c:	80 81       	ld	r24, Z
     f4e:	8e 7f       	andi	r24, 0xFE	; 254
     f50:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f52:	9c 91       	ld	r25, X
     f54:	91 11       	cpse	r25, r1
     f56:	db cf       	rjmp	.-74     	; 0xf0e <main+0x460>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     f58:	e5 e6       	ldi	r30, 0x65	; 101
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     f5e:	8b 7f       	andi	r24, 0xFB	; 251
     f60:	80 83       	st	Z, r24
     f62:	80 81       	ld	r24, Z
     f64:	8d 7f       	andi	r24, 0xFD	; 253
     f66:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f68:	80 81       	ld	r24, Z
     f6a:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f6c:	80 83       	st	Z, r24
     f6e:	96 ef       	ldi	r25, 0xF6	; 246
     f70:	9a 95       	dec	r25
     f72:	f1 f7       	brne	.-4      	; 0xf70 <main+0x4c2>
     f74:	80 ec       	ldi	r24, 0xC0	; 192
     f76:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     f78:	26 ef       	ldi	r18, 0xF6	; 246
     f7a:	2a 95       	dec	r18
     f7c:	f1 f7       	brne	.-4      	; 0xf7a <main+0x4cc>
     f7e:	80 81       	ld	r24, Z
     f80:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f82:	80 83       	st	Z, r24
     f84:	96 01       	movw	r18, r12
     f86:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     f88:	bc ec       	ldi	r27, 0xCC	; 204
     f8a:	f5 d2       	rcall	.+1514   	; 0x1576 <__umulhisi3>
     f8c:	ac 01       	movw	r20, r24
     f8e:	56 95       	lsr	r21
     f90:	47 95       	ror	r20
     f92:	56 95       	lsr	r21
     f94:	47 95       	ror	r20
     f96:	56 95       	lsr	r21
     f98:	47 95       	ror	r20
     f9a:	ca 01       	movw	r24, r20
     f9c:	88 0f       	add	r24, r24
     f9e:	99 1f       	adc	r25, r25
     fa0:	44 0f       	add	r20, r20
     fa2:	55 1f       	adc	r21, r21
     fa4:	44 0f       	add	r20, r20
     fa6:	55 1f       	adc	r21, r21
     fa8:	44 0f       	add	r20, r20
     faa:	55 1f       	adc	r21, r21
     fac:	48 0f       	add	r20, r24
     fae:	59 1f       	adc	r21, r25
     fb0:	c6 01       	movw	r24, r12
     fb2:	84 1b       	sub	r24, r20
     fb4:	95 0b       	sbc	r25, r21
     fb6:	ac 01       	movw	r20, r24
     fb8:	de d2       	rcall	.+1468   	; 0x1576 <__umulhisi3>
     fba:	96 95       	lsr	r25
     fbc:	87 95       	ror	r24
     fbe:	96 95       	lsr	r25
     fc0:	87 95       	ror	r24
     fc2:	96 95       	lsr	r25
     fc4:	87 95       	ror	r24
     fc6:	5f 93       	push	r21
     fc8:	4f 93       	push	r20
     fca:	9f 93       	push	r25
     fcc:	8f 93       	push	r24
     fce:	8c eb       	ldi	r24, 0xBC	; 188
     fd0:	91 e0       	ldi	r25, 0x01	; 1
     fd2:	9f 93       	push	r25
     fd4:	8f 93       	push	r24
     fd6:	7e 01       	movw	r14, r28
     fd8:	91 e2       	ldi	r25, 0x21	; 33
     fda:	e9 0e       	add	r14, r25
     fdc:	f1 1c       	adc	r15, r1
     fde:	ff 92       	push	r15
     fe0:	ef 92       	push	r14
     fe2:	31 d3       	rcall	.+1634   	; 0x1646 <sprintf>
     fe4:	0f b6       	in	r0, 0x3f	; 63
     fe6:	f8 94       	cli
     fe8:	de bf       	out	0x3e, r29	; 62
     fea:	0f be       	out	0x3f, r0	; 63
     fec:	cd bf       	out	0x3d, r28	; 61
     fee:	d7 01       	movw	r26, r14
     ff0:	22 c0       	rjmp	.+68     	; 0x1036 <__DATA_REGION_LENGTH__+0x36>
     ff2:	11 96       	adiw	r26, 0x01	; 1
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	06 c0       	rjmp	.+12     	; 0x1004 <__DATA_REGION_LENGTH__+0x4>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     ff8:	e6 e6       	ldi	r30, 0x66	; 102
     ffa:	fe e0       	ldi	r31, 0x0E	; 14
     ffc:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ffe:	f1 f7       	brne	.-4      	; 0xffc <main+0x54e>
    1000:	00 00       	nop
    1002:	82 2f       	mov	r24, r18
    1004:	2f ef       	ldi	r18, 0xFF	; 255
    1006:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1008:	81 11       	cpse	r24, r1
    100a:	f6 cf       	rjmp	.-20     	; 0xff8 <main+0x54a>
    100c:	e5 e6       	ldi	r30, 0x65	; 101
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1012:	84 60       	ori	r24, 0x04	; 4
    1014:	80 83       	st	Z, r24
    1016:	80 81       	ld	r24, Z
    1018:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    101a:	80 83       	st	Z, r24
    101c:	80 81       	ld	r24, Z
    101e:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1020:	80 83       	st	Z, r24
    1022:	26 ef       	ldi	r18, 0xF6	; 246
    1024:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1026:	f1 f7       	brne	.-4      	; 0x1024 <__DATA_REGION_LENGTH__+0x24>
    1028:	9b bb       	out	0x1b, r25	; 27
    102a:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    102c:	8a 95       	dec	r24
    102e:	f1 f7       	brne	.-4      	; 0x102c <__DATA_REGION_LENGTH__+0x2c>
    1030:	80 81       	ld	r24, Z
    1032:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1034:	80 83       	st	Z, r24
    1036:	9c 91       	ld	r25, X
    1038:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    103a:	db cf       	rjmp	.-74     	; 0xff2 <main+0x544>
    103c:	7f da       	rcall	.-2818   	; 0x53c <PC_ProcessTx>
    103e:	25 ce       	rjmp	.-950    	; 0xc8a <main+0x1dc>

00001040 <OTA_Bridge_Init>:
#include "pc_link.h"
#include "sub_link.h"

void OTA_Bridge_Init(void)
{
	sdv_sys.ota_active = false;
    1040:	ec e3       	ldi	r30, 0x3C	; 60
    1042:	f4 e0       	ldi	r31, 0x04	; 4
    1044:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    1046:	14 8e       	std	Z+28, r1	; 0x1c
    1048:	08 95       	ret

0000104a <OTA_Bridge_Begin>:
}

void OTA_Bridge_Begin(OtaTarget target){
	sdv_sys.ota_active = true;
    104a:	ec e3       	ldi	r30, 0x3C	; 60
    104c:	f4 e0       	ldi	r31, 0x04	; 4
    104e:	91 e0       	ldi	r25, 0x01	; 1
    1050:	93 8f       	std	Z+27, r25	; 0x1b
	sdv_sys.ota_target = target;
    1052:	84 8f       	std	Z+28, r24	; 0x1c
	
	if(target == OTA_TARGET_MAIN)
    1054:	81 30       	cpi	r24, 0x01	; 1
    1056:	21 f4       	brne	.+8      	; 0x1060 <OTA_Bridge_Begin+0x16>
		PC_SendLine("OTA:ACK:BEGIN:MAIN");
    1058:	8d ec       	ldi	r24, 0xCD	; 205
    105a:	91 e0       	ldi	r25, 0x01	; 1
    105c:	35 cb       	rjmp	.-2454   	; 0x6c8 <PC_SendLine>
    105e:	08 95       	ret
	
	else if (target == OTA_TARGET_SUB){
    1060:	82 30       	cpi	r24, 0x02	; 2
    1062:	49 f4       	brne	.+18     	; 0x1076 <OTA_Bridge_Begin+0x2c>
		PC_SendLine("OTA:ACK:BEGIN:SUB");
    1064:	80 ee       	ldi	r24, 0xE0	; 224
    1066:	91 e0       	ldi	r25, 0x01	; 1
    1068:	2f db       	rcall	.-2466   	; 0x6c8 <PC_SendLine>
		SUB_SendToken2(0xFF, 0xFF);
    106a:	6f ef       	ldi	r22, 0xFF	; 255
    106c:	8f ef       	ldi	r24, 0xFF	; 255
    106e:	aa dc       	rcall	.-1708   	; 0x9c4 <SUB_SendToken2>
		sub_proto_mode = SUB_PROTO_OTA_TEXT;
    1070:	81 e0       	ldi	r24, 0x01	; 1
    1072:	80 93 3b 04 	sts	0x043B, r24	; 0x80043b <sub_proto_mode>
    1076:	08 95       	ret

00001078 <OTA_Bridge_Data>:
	}
}
void OTA_Bridge_Data(const char *line)
{
	
	if(!sdv_sys.ota_active) return;
    1078:	20 91 57 04 	lds	r18, 0x0457	; 0x800457 <sdv_sys+0x1b>
    107c:	22 23       	and	r18, r18
    107e:	71 f0       	breq	.+28     	; 0x109c <OTA_Bridge_Data+0x24>
	
	if (sdv_sys.ota_target == OTA_TARGET_SUB) {
    1080:	20 91 58 04 	lds	r18, 0x0458	; 0x800458 <sdv_sys+0x1c>
    1084:	22 30       	cpi	r18, 0x02	; 2
    1086:	29 f4       	brne	.+10     	; 0x1092 <OTA_Bridge_Data+0x1a>
		// payload(인텔헥스 한 줄)를 SUB로 넘김
		SUB_SendLine(line);
    1088:	6a dc       	rcall	.-1836   	; 0x95e <SUB_SendLine>
		PC_SendLine("OTA:ACK:DATA:SUB");
    108a:	82 ef       	ldi	r24, 0xF2	; 242
    108c:	91 e0       	ldi	r25, 0x01	; 1
    108e:	1c cb       	rjmp	.-2504   	; 0x6c8 <PC_SendLine>
    1090:	08 95       	ret
		} 
	else if (sdv_sys.ota_target == OTA_TARGET_MAIN) {
    1092:	21 30       	cpi	r18, 0x01	; 1
    1094:	19 f4       	brne	.+6      	; 0x109c <OTA_Bridge_Data+0x24>
		// TODO: MAIN 플래시 기록 큐에 저장 (다음 단계)
		PC_SendLine("OTA:ACK:DATA:MAIN");
    1096:	83 e0       	ldi	r24, 0x03	; 3
    1098:	92 e0       	ldi	r25, 0x02	; 2
    109a:	16 cb       	rjmp	.-2516   	; 0x6c8 <PC_SendLine>
    109c:	08 95       	ret

0000109e <OTA_Bridge_End>:
	}
}	
void OTA_Bridge_End(void)
{
	sdv_sys.ota_active = false;
    109e:	ec e3       	ldi	r30, 0x3C	; 60
    10a0:	f4 e0       	ldi	r31, 0x04	; 4
    10a2:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    10a4:	14 8e       	std	Z+28, r1	; 0x1c
	sub_proto_mode = SUB_PROTO_BINARY;
    10a6:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <sub_proto_mode>
	PC_SendLine("OTA:ACK:END");
    10aa:	85 e1       	ldi	r24, 0x15	; 21
    10ac:	92 e0       	ldi	r25, 0x02	; 2
    10ae:	0c cb       	rjmp	.-2536   	; 0x6c8 <PC_SendLine>
    10b0:	08 95       	ret

000010b2 <SystemState_Init>:

SystemState sdv_sys;

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
    10b2:	ec e3       	ldi	r30, 0x3C	; 60
    10b4:	f4 e0       	ldi	r31, 0x04	; 4
    10b6:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
    10b8:	84 e0       	ldi	r24, 0x04	; 4
    10ba:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
    10bc:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
    10be:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
    10c0:	14 86       	std	Z+12, r1	; 0x0c
    10c2:	15 86       	std	Z+13, r1	; 0x0d
    10c4:	16 86       	std	Z+14, r1	; 0x0e
    10c6:	17 86       	std	Z+15, r1	; 0x0f
	sdv_sys.last_speed_cms=0;
    10c8:	10 8a       	std	Z+16, r1	; 0x10
    10ca:	11 8a       	std	Z+17, r1	; 0x11
    10cc:	12 8a       	std	Z+18, r1	; 0x12
    10ce:	13 8a       	std	Z+19, r1	; 0x13
	sdv_sys.fcw_state=FCW_SAFE;
    10d0:	10 8e       	std	Z+24, r1	; 0x18
	sdv_sys.distance_cm=0.0;
    10d2:	14 82       	std	Z+4, r1	; 0x04
    10d4:	15 82       	std	Z+5, r1	; 0x05
    10d6:	16 82       	std	Z+6, r1	; 0x06
    10d8:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ttc= -1.0;
    10da:	80 e0       	ldi	r24, 0x00	; 0
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	a0 e8       	ldi	r26, 0x80	; 128
    10e0:	bf eb       	ldi	r27, 0xBF	; 191
    10e2:	84 8b       	std	Z+20, r24	; 0x14
    10e4:	95 8b       	std	Z+21, r25	; 0x15
    10e6:	a6 8b       	std	Z+22, r26	; 0x16
    10e8:	b7 8b       	std	Z+23, r27	; 0x17
	sdv_sys.last_distance_cm=0.0;
    10ea:	10 86       	std	Z+8, r1	; 0x08
    10ec:	11 86       	std	Z+9, r1	; 0x09
    10ee:	12 86       	std	Z+10, r1	; 0x0a
    10f0:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.distance_flag=false;
    10f2:	11 8e       	std	Z+25, r1	; 0x19
	sdv_sys.pc_connect=false;
    10f4:	12 8e       	std	Z+26, r1	; 0x1a
	sdv_sys.ota_active=false;
    10f6:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    10f8:	14 8e       	std	Z+28, r1	; 0x1c
    10fa:	08 95       	ret

000010fc <__subsf3>:
    10fc:	50 58       	subi	r21, 0x80	; 128

000010fe <__addsf3>:
    10fe:	bb 27       	eor	r27, r27
    1100:	aa 27       	eor	r26, r26
    1102:	0e d0       	rcall	.+28     	; 0x1120 <__addsf3x>
    1104:	75 c1       	rjmp	.+746    	; 0x13f0 <__fp_round>
    1106:	66 d1       	rcall	.+716    	; 0x13d4 <__fp_pscA>
    1108:	30 f0       	brcs	.+12     	; 0x1116 <__stack+0x17>
    110a:	6b d1       	rcall	.+726    	; 0x13e2 <__fp_pscB>
    110c:	20 f0       	brcs	.+8      	; 0x1116 <__stack+0x17>
    110e:	31 f4       	brne	.+12     	; 0x111c <__stack+0x1d>
    1110:	9f 3f       	cpi	r25, 0xFF	; 255
    1112:	11 f4       	brne	.+4      	; 0x1118 <__stack+0x19>
    1114:	1e f4       	brtc	.+6      	; 0x111c <__stack+0x1d>
    1116:	5b c1       	rjmp	.+694    	; 0x13ce <__fp_nan>
    1118:	0e f4       	brtc	.+2      	; 0x111c <__stack+0x1d>
    111a:	e0 95       	com	r30
    111c:	e7 fb       	bst	r30, 7
    111e:	51 c1       	rjmp	.+674    	; 0x13c2 <__fp_inf>

00001120 <__addsf3x>:
    1120:	e9 2f       	mov	r30, r25
    1122:	77 d1       	rcall	.+750    	; 0x1412 <__fp_split3>
    1124:	80 f3       	brcs	.-32     	; 0x1106 <__stack+0x7>
    1126:	ba 17       	cp	r27, r26
    1128:	62 07       	cpc	r22, r18
    112a:	73 07       	cpc	r23, r19
    112c:	84 07       	cpc	r24, r20
    112e:	95 07       	cpc	r25, r21
    1130:	18 f0       	brcs	.+6      	; 0x1138 <__addsf3x+0x18>
    1132:	71 f4       	brne	.+28     	; 0x1150 <__addsf3x+0x30>
    1134:	9e f5       	brtc	.+102    	; 0x119c <__addsf3x+0x7c>
    1136:	8f c1       	rjmp	.+798    	; 0x1456 <__fp_zero>
    1138:	0e f4       	brtc	.+2      	; 0x113c <__addsf3x+0x1c>
    113a:	e0 95       	com	r30
    113c:	0b 2e       	mov	r0, r27
    113e:	ba 2f       	mov	r27, r26
    1140:	a0 2d       	mov	r26, r0
    1142:	0b 01       	movw	r0, r22
    1144:	b9 01       	movw	r22, r18
    1146:	90 01       	movw	r18, r0
    1148:	0c 01       	movw	r0, r24
    114a:	ca 01       	movw	r24, r20
    114c:	a0 01       	movw	r20, r0
    114e:	11 24       	eor	r1, r1
    1150:	ff 27       	eor	r31, r31
    1152:	59 1b       	sub	r21, r25
    1154:	99 f0       	breq	.+38     	; 0x117c <__addsf3x+0x5c>
    1156:	59 3f       	cpi	r21, 0xF9	; 249
    1158:	50 f4       	brcc	.+20     	; 0x116e <__addsf3x+0x4e>
    115a:	50 3e       	cpi	r21, 0xE0	; 224
    115c:	68 f1       	brcs	.+90     	; 0x11b8 <__addsf3x+0x98>
    115e:	1a 16       	cp	r1, r26
    1160:	f0 40       	sbci	r31, 0x00	; 0
    1162:	a2 2f       	mov	r26, r18
    1164:	23 2f       	mov	r18, r19
    1166:	34 2f       	mov	r19, r20
    1168:	44 27       	eor	r20, r20
    116a:	58 5f       	subi	r21, 0xF8	; 248
    116c:	f3 cf       	rjmp	.-26     	; 0x1154 <__addsf3x+0x34>
    116e:	46 95       	lsr	r20
    1170:	37 95       	ror	r19
    1172:	27 95       	ror	r18
    1174:	a7 95       	ror	r26
    1176:	f0 40       	sbci	r31, 0x00	; 0
    1178:	53 95       	inc	r21
    117a:	c9 f7       	brne	.-14     	; 0x116e <__addsf3x+0x4e>
    117c:	7e f4       	brtc	.+30     	; 0x119c <__addsf3x+0x7c>
    117e:	1f 16       	cp	r1, r31
    1180:	ba 0b       	sbc	r27, r26
    1182:	62 0b       	sbc	r22, r18
    1184:	73 0b       	sbc	r23, r19
    1186:	84 0b       	sbc	r24, r20
    1188:	ba f0       	brmi	.+46     	; 0x11b8 <__addsf3x+0x98>
    118a:	91 50       	subi	r25, 0x01	; 1
    118c:	a1 f0       	breq	.+40     	; 0x11b6 <__addsf3x+0x96>
    118e:	ff 0f       	add	r31, r31
    1190:	bb 1f       	adc	r27, r27
    1192:	66 1f       	adc	r22, r22
    1194:	77 1f       	adc	r23, r23
    1196:	88 1f       	adc	r24, r24
    1198:	c2 f7       	brpl	.-16     	; 0x118a <__addsf3x+0x6a>
    119a:	0e c0       	rjmp	.+28     	; 0x11b8 <__addsf3x+0x98>
    119c:	ba 0f       	add	r27, r26
    119e:	62 1f       	adc	r22, r18
    11a0:	73 1f       	adc	r23, r19
    11a2:	84 1f       	adc	r24, r20
    11a4:	48 f4       	brcc	.+18     	; 0x11b8 <__addsf3x+0x98>
    11a6:	87 95       	ror	r24
    11a8:	77 95       	ror	r23
    11aa:	67 95       	ror	r22
    11ac:	b7 95       	ror	r27
    11ae:	f7 95       	ror	r31
    11b0:	9e 3f       	cpi	r25, 0xFE	; 254
    11b2:	08 f0       	brcs	.+2      	; 0x11b6 <__addsf3x+0x96>
    11b4:	b3 cf       	rjmp	.-154    	; 0x111c <__stack+0x1d>
    11b6:	93 95       	inc	r25
    11b8:	88 0f       	add	r24, r24
    11ba:	08 f0       	brcs	.+2      	; 0x11be <__addsf3x+0x9e>
    11bc:	99 27       	eor	r25, r25
    11be:	ee 0f       	add	r30, r30
    11c0:	97 95       	ror	r25
    11c2:	87 95       	ror	r24
    11c4:	08 95       	ret

000011c6 <__cmpsf2>:
    11c6:	d9 d0       	rcall	.+434    	; 0x137a <__fp_cmp>
    11c8:	08 f4       	brcc	.+2      	; 0x11cc <__cmpsf2+0x6>
    11ca:	81 e0       	ldi	r24, 0x01	; 1
    11cc:	08 95       	ret

000011ce <__divsf3>:
    11ce:	0c d0       	rcall	.+24     	; 0x11e8 <__divsf3x>
    11d0:	0f c1       	rjmp	.+542    	; 0x13f0 <__fp_round>
    11d2:	07 d1       	rcall	.+526    	; 0x13e2 <__fp_pscB>
    11d4:	40 f0       	brcs	.+16     	; 0x11e6 <__divsf3+0x18>
    11d6:	fe d0       	rcall	.+508    	; 0x13d4 <__fp_pscA>
    11d8:	30 f0       	brcs	.+12     	; 0x11e6 <__divsf3+0x18>
    11da:	21 f4       	brne	.+8      	; 0x11e4 <__divsf3+0x16>
    11dc:	5f 3f       	cpi	r21, 0xFF	; 255
    11de:	19 f0       	breq	.+6      	; 0x11e6 <__divsf3+0x18>
    11e0:	f0 c0       	rjmp	.+480    	; 0x13c2 <__fp_inf>
    11e2:	51 11       	cpse	r21, r1
    11e4:	39 c1       	rjmp	.+626    	; 0x1458 <__fp_szero>
    11e6:	f3 c0       	rjmp	.+486    	; 0x13ce <__fp_nan>

000011e8 <__divsf3x>:
    11e8:	14 d1       	rcall	.+552    	; 0x1412 <__fp_split3>
    11ea:	98 f3       	brcs	.-26     	; 0x11d2 <__divsf3+0x4>

000011ec <__divsf3_pse>:
    11ec:	99 23       	and	r25, r25
    11ee:	c9 f3       	breq	.-14     	; 0x11e2 <__divsf3+0x14>
    11f0:	55 23       	and	r21, r21
    11f2:	b1 f3       	breq	.-20     	; 0x11e0 <__divsf3+0x12>
    11f4:	95 1b       	sub	r25, r21
    11f6:	55 0b       	sbc	r21, r21
    11f8:	bb 27       	eor	r27, r27
    11fa:	aa 27       	eor	r26, r26
    11fc:	62 17       	cp	r22, r18
    11fe:	73 07       	cpc	r23, r19
    1200:	84 07       	cpc	r24, r20
    1202:	38 f0       	brcs	.+14     	; 0x1212 <__divsf3_pse+0x26>
    1204:	9f 5f       	subi	r25, 0xFF	; 255
    1206:	5f 4f       	sbci	r21, 0xFF	; 255
    1208:	22 0f       	add	r18, r18
    120a:	33 1f       	adc	r19, r19
    120c:	44 1f       	adc	r20, r20
    120e:	aa 1f       	adc	r26, r26
    1210:	a9 f3       	breq	.-22     	; 0x11fc <__divsf3_pse+0x10>
    1212:	33 d0       	rcall	.+102    	; 0x127a <__divsf3_pse+0x8e>
    1214:	0e 2e       	mov	r0, r30
    1216:	3a f0       	brmi	.+14     	; 0x1226 <__divsf3_pse+0x3a>
    1218:	e0 e8       	ldi	r30, 0x80	; 128
    121a:	30 d0       	rcall	.+96     	; 0x127c <__divsf3_pse+0x90>
    121c:	91 50       	subi	r25, 0x01	; 1
    121e:	50 40       	sbci	r21, 0x00	; 0
    1220:	e6 95       	lsr	r30
    1222:	00 1c       	adc	r0, r0
    1224:	ca f7       	brpl	.-14     	; 0x1218 <__divsf3_pse+0x2c>
    1226:	29 d0       	rcall	.+82     	; 0x127a <__divsf3_pse+0x8e>
    1228:	fe 2f       	mov	r31, r30
    122a:	27 d0       	rcall	.+78     	; 0x127a <__divsf3_pse+0x8e>
    122c:	66 0f       	add	r22, r22
    122e:	77 1f       	adc	r23, r23
    1230:	88 1f       	adc	r24, r24
    1232:	bb 1f       	adc	r27, r27
    1234:	26 17       	cp	r18, r22
    1236:	37 07       	cpc	r19, r23
    1238:	48 07       	cpc	r20, r24
    123a:	ab 07       	cpc	r26, r27
    123c:	b0 e8       	ldi	r27, 0x80	; 128
    123e:	09 f0       	breq	.+2      	; 0x1242 <__divsf3_pse+0x56>
    1240:	bb 0b       	sbc	r27, r27
    1242:	80 2d       	mov	r24, r0
    1244:	bf 01       	movw	r22, r30
    1246:	ff 27       	eor	r31, r31
    1248:	93 58       	subi	r25, 0x83	; 131
    124a:	5f 4f       	sbci	r21, 0xFF	; 255
    124c:	2a f0       	brmi	.+10     	; 0x1258 <__divsf3_pse+0x6c>
    124e:	9e 3f       	cpi	r25, 0xFE	; 254
    1250:	51 05       	cpc	r21, r1
    1252:	68 f0       	brcs	.+26     	; 0x126e <__divsf3_pse+0x82>
    1254:	b6 c0       	rjmp	.+364    	; 0x13c2 <__fp_inf>
    1256:	00 c1       	rjmp	.+512    	; 0x1458 <__fp_szero>
    1258:	5f 3f       	cpi	r21, 0xFF	; 255
    125a:	ec f3       	brlt	.-6      	; 0x1256 <__divsf3_pse+0x6a>
    125c:	98 3e       	cpi	r25, 0xE8	; 232
    125e:	dc f3       	brlt	.-10     	; 0x1256 <__divsf3_pse+0x6a>
    1260:	86 95       	lsr	r24
    1262:	77 95       	ror	r23
    1264:	67 95       	ror	r22
    1266:	b7 95       	ror	r27
    1268:	f7 95       	ror	r31
    126a:	9f 5f       	subi	r25, 0xFF	; 255
    126c:	c9 f7       	brne	.-14     	; 0x1260 <__divsf3_pse+0x74>
    126e:	88 0f       	add	r24, r24
    1270:	91 1d       	adc	r25, r1
    1272:	96 95       	lsr	r25
    1274:	87 95       	ror	r24
    1276:	97 f9       	bld	r25, 7
    1278:	08 95       	ret
    127a:	e1 e0       	ldi	r30, 0x01	; 1
    127c:	66 0f       	add	r22, r22
    127e:	77 1f       	adc	r23, r23
    1280:	88 1f       	adc	r24, r24
    1282:	bb 1f       	adc	r27, r27
    1284:	62 17       	cp	r22, r18
    1286:	73 07       	cpc	r23, r19
    1288:	84 07       	cpc	r24, r20
    128a:	ba 07       	cpc	r27, r26
    128c:	20 f0       	brcs	.+8      	; 0x1296 <__divsf3_pse+0xaa>
    128e:	62 1b       	sub	r22, r18
    1290:	73 0b       	sbc	r23, r19
    1292:	84 0b       	sbc	r24, r20
    1294:	ba 0b       	sbc	r27, r26
    1296:	ee 1f       	adc	r30, r30
    1298:	88 f7       	brcc	.-30     	; 0x127c <__divsf3_pse+0x90>
    129a:	e0 95       	com	r30
    129c:	08 95       	ret

0000129e <__fixsfsi>:
    129e:	04 d0       	rcall	.+8      	; 0x12a8 <__fixunssfsi>
    12a0:	68 94       	set
    12a2:	b1 11       	cpse	r27, r1
    12a4:	d9 c0       	rjmp	.+434    	; 0x1458 <__fp_szero>
    12a6:	08 95       	ret

000012a8 <__fixunssfsi>:
    12a8:	bc d0       	rcall	.+376    	; 0x1422 <__fp_splitA>
    12aa:	88 f0       	brcs	.+34     	; 0x12ce <__fixunssfsi+0x26>
    12ac:	9f 57       	subi	r25, 0x7F	; 127
    12ae:	90 f0       	brcs	.+36     	; 0x12d4 <__fixunssfsi+0x2c>
    12b0:	b9 2f       	mov	r27, r25
    12b2:	99 27       	eor	r25, r25
    12b4:	b7 51       	subi	r27, 0x17	; 23
    12b6:	a0 f0       	brcs	.+40     	; 0x12e0 <__fixunssfsi+0x38>
    12b8:	d1 f0       	breq	.+52     	; 0x12ee <__fixunssfsi+0x46>
    12ba:	66 0f       	add	r22, r22
    12bc:	77 1f       	adc	r23, r23
    12be:	88 1f       	adc	r24, r24
    12c0:	99 1f       	adc	r25, r25
    12c2:	1a f0       	brmi	.+6      	; 0x12ca <__fixunssfsi+0x22>
    12c4:	ba 95       	dec	r27
    12c6:	c9 f7       	brne	.-14     	; 0x12ba <__fixunssfsi+0x12>
    12c8:	12 c0       	rjmp	.+36     	; 0x12ee <__fixunssfsi+0x46>
    12ca:	b1 30       	cpi	r27, 0x01	; 1
    12cc:	81 f0       	breq	.+32     	; 0x12ee <__fixunssfsi+0x46>
    12ce:	c3 d0       	rcall	.+390    	; 0x1456 <__fp_zero>
    12d0:	b1 e0       	ldi	r27, 0x01	; 1
    12d2:	08 95       	ret
    12d4:	c0 c0       	rjmp	.+384    	; 0x1456 <__fp_zero>
    12d6:	67 2f       	mov	r22, r23
    12d8:	78 2f       	mov	r23, r24
    12da:	88 27       	eor	r24, r24
    12dc:	b8 5f       	subi	r27, 0xF8	; 248
    12de:	39 f0       	breq	.+14     	; 0x12ee <__fixunssfsi+0x46>
    12e0:	b9 3f       	cpi	r27, 0xF9	; 249
    12e2:	cc f3       	brlt	.-14     	; 0x12d6 <__fixunssfsi+0x2e>
    12e4:	86 95       	lsr	r24
    12e6:	77 95       	ror	r23
    12e8:	67 95       	ror	r22
    12ea:	b3 95       	inc	r27
    12ec:	d9 f7       	brne	.-10     	; 0x12e4 <__fixunssfsi+0x3c>
    12ee:	3e f4       	brtc	.+14     	; 0x12fe <__fixunssfsi+0x56>
    12f0:	90 95       	com	r25
    12f2:	80 95       	com	r24
    12f4:	70 95       	com	r23
    12f6:	61 95       	neg	r22
    12f8:	7f 4f       	sbci	r23, 0xFF	; 255
    12fa:	8f 4f       	sbci	r24, 0xFF	; 255
    12fc:	9f 4f       	sbci	r25, 0xFF	; 255
    12fe:	08 95       	ret

00001300 <__floatunsisf>:
    1300:	e8 94       	clt
    1302:	09 c0       	rjmp	.+18     	; 0x1316 <__floatsisf+0x12>

00001304 <__floatsisf>:
    1304:	97 fb       	bst	r25, 7
    1306:	3e f4       	brtc	.+14     	; 0x1316 <__floatsisf+0x12>
    1308:	90 95       	com	r25
    130a:	80 95       	com	r24
    130c:	70 95       	com	r23
    130e:	61 95       	neg	r22
    1310:	7f 4f       	sbci	r23, 0xFF	; 255
    1312:	8f 4f       	sbci	r24, 0xFF	; 255
    1314:	9f 4f       	sbci	r25, 0xFF	; 255
    1316:	99 23       	and	r25, r25
    1318:	a9 f0       	breq	.+42     	; 0x1344 <__floatsisf+0x40>
    131a:	f9 2f       	mov	r31, r25
    131c:	96 e9       	ldi	r25, 0x96	; 150
    131e:	bb 27       	eor	r27, r27
    1320:	93 95       	inc	r25
    1322:	f6 95       	lsr	r31
    1324:	87 95       	ror	r24
    1326:	77 95       	ror	r23
    1328:	67 95       	ror	r22
    132a:	b7 95       	ror	r27
    132c:	f1 11       	cpse	r31, r1
    132e:	f8 cf       	rjmp	.-16     	; 0x1320 <__floatsisf+0x1c>
    1330:	fa f4       	brpl	.+62     	; 0x1370 <__floatsisf+0x6c>
    1332:	bb 0f       	add	r27, r27
    1334:	11 f4       	brne	.+4      	; 0x133a <__floatsisf+0x36>
    1336:	60 ff       	sbrs	r22, 0
    1338:	1b c0       	rjmp	.+54     	; 0x1370 <__floatsisf+0x6c>
    133a:	6f 5f       	subi	r22, 0xFF	; 255
    133c:	7f 4f       	sbci	r23, 0xFF	; 255
    133e:	8f 4f       	sbci	r24, 0xFF	; 255
    1340:	9f 4f       	sbci	r25, 0xFF	; 255
    1342:	16 c0       	rjmp	.+44     	; 0x1370 <__floatsisf+0x6c>
    1344:	88 23       	and	r24, r24
    1346:	11 f0       	breq	.+4      	; 0x134c <__floatsisf+0x48>
    1348:	96 e9       	ldi	r25, 0x96	; 150
    134a:	11 c0       	rjmp	.+34     	; 0x136e <__floatsisf+0x6a>
    134c:	77 23       	and	r23, r23
    134e:	21 f0       	breq	.+8      	; 0x1358 <__floatsisf+0x54>
    1350:	9e e8       	ldi	r25, 0x8E	; 142
    1352:	87 2f       	mov	r24, r23
    1354:	76 2f       	mov	r23, r22
    1356:	05 c0       	rjmp	.+10     	; 0x1362 <__floatsisf+0x5e>
    1358:	66 23       	and	r22, r22
    135a:	71 f0       	breq	.+28     	; 0x1378 <__floatsisf+0x74>
    135c:	96 e8       	ldi	r25, 0x86	; 134
    135e:	86 2f       	mov	r24, r22
    1360:	70 e0       	ldi	r23, 0x00	; 0
    1362:	60 e0       	ldi	r22, 0x00	; 0
    1364:	2a f0       	brmi	.+10     	; 0x1370 <__floatsisf+0x6c>
    1366:	9a 95       	dec	r25
    1368:	66 0f       	add	r22, r22
    136a:	77 1f       	adc	r23, r23
    136c:	88 1f       	adc	r24, r24
    136e:	da f7       	brpl	.-10     	; 0x1366 <__floatsisf+0x62>
    1370:	88 0f       	add	r24, r24
    1372:	96 95       	lsr	r25
    1374:	87 95       	ror	r24
    1376:	97 f9       	bld	r25, 7
    1378:	08 95       	ret

0000137a <__fp_cmp>:
    137a:	99 0f       	add	r25, r25
    137c:	00 08       	sbc	r0, r0
    137e:	55 0f       	add	r21, r21
    1380:	aa 0b       	sbc	r26, r26
    1382:	e0 e8       	ldi	r30, 0x80	; 128
    1384:	fe ef       	ldi	r31, 0xFE	; 254
    1386:	16 16       	cp	r1, r22
    1388:	17 06       	cpc	r1, r23
    138a:	e8 07       	cpc	r30, r24
    138c:	f9 07       	cpc	r31, r25
    138e:	c0 f0       	brcs	.+48     	; 0x13c0 <__fp_cmp+0x46>
    1390:	12 16       	cp	r1, r18
    1392:	13 06       	cpc	r1, r19
    1394:	e4 07       	cpc	r30, r20
    1396:	f5 07       	cpc	r31, r21
    1398:	98 f0       	brcs	.+38     	; 0x13c0 <__fp_cmp+0x46>
    139a:	62 1b       	sub	r22, r18
    139c:	73 0b       	sbc	r23, r19
    139e:	84 0b       	sbc	r24, r20
    13a0:	95 0b       	sbc	r25, r21
    13a2:	39 f4       	brne	.+14     	; 0x13b2 <__fp_cmp+0x38>
    13a4:	0a 26       	eor	r0, r26
    13a6:	61 f0       	breq	.+24     	; 0x13c0 <__fp_cmp+0x46>
    13a8:	23 2b       	or	r18, r19
    13aa:	24 2b       	or	r18, r20
    13ac:	25 2b       	or	r18, r21
    13ae:	21 f4       	brne	.+8      	; 0x13b8 <__fp_cmp+0x3e>
    13b0:	08 95       	ret
    13b2:	0a 26       	eor	r0, r26
    13b4:	09 f4       	brne	.+2      	; 0x13b8 <__fp_cmp+0x3e>
    13b6:	a1 40       	sbci	r26, 0x01	; 1
    13b8:	a6 95       	lsr	r26
    13ba:	8f ef       	ldi	r24, 0xFF	; 255
    13bc:	81 1d       	adc	r24, r1
    13be:	81 1d       	adc	r24, r1
    13c0:	08 95       	ret

000013c2 <__fp_inf>:
    13c2:	97 f9       	bld	r25, 7
    13c4:	9f 67       	ori	r25, 0x7F	; 127
    13c6:	80 e8       	ldi	r24, 0x80	; 128
    13c8:	70 e0       	ldi	r23, 0x00	; 0
    13ca:	60 e0       	ldi	r22, 0x00	; 0
    13cc:	08 95       	ret

000013ce <__fp_nan>:
    13ce:	9f ef       	ldi	r25, 0xFF	; 255
    13d0:	80 ec       	ldi	r24, 0xC0	; 192
    13d2:	08 95       	ret

000013d4 <__fp_pscA>:
    13d4:	00 24       	eor	r0, r0
    13d6:	0a 94       	dec	r0
    13d8:	16 16       	cp	r1, r22
    13da:	17 06       	cpc	r1, r23
    13dc:	18 06       	cpc	r1, r24
    13de:	09 06       	cpc	r0, r25
    13e0:	08 95       	ret

000013e2 <__fp_pscB>:
    13e2:	00 24       	eor	r0, r0
    13e4:	0a 94       	dec	r0
    13e6:	12 16       	cp	r1, r18
    13e8:	13 06       	cpc	r1, r19
    13ea:	14 06       	cpc	r1, r20
    13ec:	05 06       	cpc	r0, r21
    13ee:	08 95       	ret

000013f0 <__fp_round>:
    13f0:	09 2e       	mov	r0, r25
    13f2:	03 94       	inc	r0
    13f4:	00 0c       	add	r0, r0
    13f6:	11 f4       	brne	.+4      	; 0x13fc <__fp_round+0xc>
    13f8:	88 23       	and	r24, r24
    13fa:	52 f0       	brmi	.+20     	; 0x1410 <__fp_round+0x20>
    13fc:	bb 0f       	add	r27, r27
    13fe:	40 f4       	brcc	.+16     	; 0x1410 <__fp_round+0x20>
    1400:	bf 2b       	or	r27, r31
    1402:	11 f4       	brne	.+4      	; 0x1408 <__fp_round+0x18>
    1404:	60 ff       	sbrs	r22, 0
    1406:	04 c0       	rjmp	.+8      	; 0x1410 <__fp_round+0x20>
    1408:	6f 5f       	subi	r22, 0xFF	; 255
    140a:	7f 4f       	sbci	r23, 0xFF	; 255
    140c:	8f 4f       	sbci	r24, 0xFF	; 255
    140e:	9f 4f       	sbci	r25, 0xFF	; 255
    1410:	08 95       	ret

00001412 <__fp_split3>:
    1412:	57 fd       	sbrc	r21, 7
    1414:	90 58       	subi	r25, 0x80	; 128
    1416:	44 0f       	add	r20, r20
    1418:	55 1f       	adc	r21, r21
    141a:	59 f0       	breq	.+22     	; 0x1432 <__fp_splitA+0x10>
    141c:	5f 3f       	cpi	r21, 0xFF	; 255
    141e:	71 f0       	breq	.+28     	; 0x143c <__fp_splitA+0x1a>
    1420:	47 95       	ror	r20

00001422 <__fp_splitA>:
    1422:	88 0f       	add	r24, r24
    1424:	97 fb       	bst	r25, 7
    1426:	99 1f       	adc	r25, r25
    1428:	61 f0       	breq	.+24     	; 0x1442 <__fp_splitA+0x20>
    142a:	9f 3f       	cpi	r25, 0xFF	; 255
    142c:	79 f0       	breq	.+30     	; 0x144c <__fp_splitA+0x2a>
    142e:	87 95       	ror	r24
    1430:	08 95       	ret
    1432:	12 16       	cp	r1, r18
    1434:	13 06       	cpc	r1, r19
    1436:	14 06       	cpc	r1, r20
    1438:	55 1f       	adc	r21, r21
    143a:	f2 cf       	rjmp	.-28     	; 0x1420 <__fp_split3+0xe>
    143c:	46 95       	lsr	r20
    143e:	f1 df       	rcall	.-30     	; 0x1422 <__fp_splitA>
    1440:	08 c0       	rjmp	.+16     	; 0x1452 <__fp_splitA+0x30>
    1442:	16 16       	cp	r1, r22
    1444:	17 06       	cpc	r1, r23
    1446:	18 06       	cpc	r1, r24
    1448:	99 1f       	adc	r25, r25
    144a:	f1 cf       	rjmp	.-30     	; 0x142e <__fp_splitA+0xc>
    144c:	86 95       	lsr	r24
    144e:	71 05       	cpc	r23, r1
    1450:	61 05       	cpc	r22, r1
    1452:	08 94       	sec
    1454:	08 95       	ret

00001456 <__fp_zero>:
    1456:	e8 94       	clt

00001458 <__fp_szero>:
    1458:	bb 27       	eor	r27, r27
    145a:	66 27       	eor	r22, r22
    145c:	77 27       	eor	r23, r23
    145e:	cb 01       	movw	r24, r22
    1460:	97 f9       	bld	r25, 7
    1462:	08 95       	ret

00001464 <__gesf2>:
    1464:	8a df       	rcall	.-236    	; 0x137a <__fp_cmp>
    1466:	08 f4       	brcc	.+2      	; 0x146a <__gesf2+0x6>
    1468:	8f ef       	ldi	r24, 0xFF	; 255
    146a:	08 95       	ret

0000146c <__mulsf3>:
    146c:	0b d0       	rcall	.+22     	; 0x1484 <__mulsf3x>
    146e:	c0 cf       	rjmp	.-128    	; 0x13f0 <__fp_round>
    1470:	b1 df       	rcall	.-158    	; 0x13d4 <__fp_pscA>
    1472:	28 f0       	brcs	.+10     	; 0x147e <__mulsf3+0x12>
    1474:	b6 df       	rcall	.-148    	; 0x13e2 <__fp_pscB>
    1476:	18 f0       	brcs	.+6      	; 0x147e <__mulsf3+0x12>
    1478:	95 23       	and	r25, r21
    147a:	09 f0       	breq	.+2      	; 0x147e <__mulsf3+0x12>
    147c:	a2 cf       	rjmp	.-188    	; 0x13c2 <__fp_inf>
    147e:	a7 cf       	rjmp	.-178    	; 0x13ce <__fp_nan>
    1480:	11 24       	eor	r1, r1
    1482:	ea cf       	rjmp	.-44     	; 0x1458 <__fp_szero>

00001484 <__mulsf3x>:
    1484:	c6 df       	rcall	.-116    	; 0x1412 <__fp_split3>
    1486:	a0 f3       	brcs	.-24     	; 0x1470 <__mulsf3+0x4>

00001488 <__mulsf3_pse>:
    1488:	95 9f       	mul	r25, r21
    148a:	d1 f3       	breq	.-12     	; 0x1480 <__mulsf3+0x14>
    148c:	95 0f       	add	r25, r21
    148e:	50 e0       	ldi	r21, 0x00	; 0
    1490:	55 1f       	adc	r21, r21
    1492:	62 9f       	mul	r22, r18
    1494:	f0 01       	movw	r30, r0
    1496:	72 9f       	mul	r23, r18
    1498:	bb 27       	eor	r27, r27
    149a:	f0 0d       	add	r31, r0
    149c:	b1 1d       	adc	r27, r1
    149e:	63 9f       	mul	r22, r19
    14a0:	aa 27       	eor	r26, r26
    14a2:	f0 0d       	add	r31, r0
    14a4:	b1 1d       	adc	r27, r1
    14a6:	aa 1f       	adc	r26, r26
    14a8:	64 9f       	mul	r22, r20
    14aa:	66 27       	eor	r22, r22
    14ac:	b0 0d       	add	r27, r0
    14ae:	a1 1d       	adc	r26, r1
    14b0:	66 1f       	adc	r22, r22
    14b2:	82 9f       	mul	r24, r18
    14b4:	22 27       	eor	r18, r18
    14b6:	b0 0d       	add	r27, r0
    14b8:	a1 1d       	adc	r26, r1
    14ba:	62 1f       	adc	r22, r18
    14bc:	73 9f       	mul	r23, r19
    14be:	b0 0d       	add	r27, r0
    14c0:	a1 1d       	adc	r26, r1
    14c2:	62 1f       	adc	r22, r18
    14c4:	83 9f       	mul	r24, r19
    14c6:	a0 0d       	add	r26, r0
    14c8:	61 1d       	adc	r22, r1
    14ca:	22 1f       	adc	r18, r18
    14cc:	74 9f       	mul	r23, r20
    14ce:	33 27       	eor	r19, r19
    14d0:	a0 0d       	add	r26, r0
    14d2:	61 1d       	adc	r22, r1
    14d4:	23 1f       	adc	r18, r19
    14d6:	84 9f       	mul	r24, r20
    14d8:	60 0d       	add	r22, r0
    14da:	21 1d       	adc	r18, r1
    14dc:	82 2f       	mov	r24, r18
    14de:	76 2f       	mov	r23, r22
    14e0:	6a 2f       	mov	r22, r26
    14e2:	11 24       	eor	r1, r1
    14e4:	9f 57       	subi	r25, 0x7F	; 127
    14e6:	50 40       	sbci	r21, 0x00	; 0
    14e8:	8a f0       	brmi	.+34     	; 0x150c <__mulsf3_pse+0x84>
    14ea:	e1 f0       	breq	.+56     	; 0x1524 <__mulsf3_pse+0x9c>
    14ec:	88 23       	and	r24, r24
    14ee:	4a f0       	brmi	.+18     	; 0x1502 <__mulsf3_pse+0x7a>
    14f0:	ee 0f       	add	r30, r30
    14f2:	ff 1f       	adc	r31, r31
    14f4:	bb 1f       	adc	r27, r27
    14f6:	66 1f       	adc	r22, r22
    14f8:	77 1f       	adc	r23, r23
    14fa:	88 1f       	adc	r24, r24
    14fc:	91 50       	subi	r25, 0x01	; 1
    14fe:	50 40       	sbci	r21, 0x00	; 0
    1500:	a9 f7       	brne	.-22     	; 0x14ec <__mulsf3_pse+0x64>
    1502:	9e 3f       	cpi	r25, 0xFE	; 254
    1504:	51 05       	cpc	r21, r1
    1506:	70 f0       	brcs	.+28     	; 0x1524 <__mulsf3_pse+0x9c>
    1508:	5c cf       	rjmp	.-328    	; 0x13c2 <__fp_inf>
    150a:	a6 cf       	rjmp	.-180    	; 0x1458 <__fp_szero>
    150c:	5f 3f       	cpi	r21, 0xFF	; 255
    150e:	ec f3       	brlt	.-6      	; 0x150a <__mulsf3_pse+0x82>
    1510:	98 3e       	cpi	r25, 0xE8	; 232
    1512:	dc f3       	brlt	.-10     	; 0x150a <__mulsf3_pse+0x82>
    1514:	86 95       	lsr	r24
    1516:	77 95       	ror	r23
    1518:	67 95       	ror	r22
    151a:	b7 95       	ror	r27
    151c:	f7 95       	ror	r31
    151e:	e7 95       	ror	r30
    1520:	9f 5f       	subi	r25, 0xFF	; 255
    1522:	c1 f7       	brne	.-16     	; 0x1514 <__mulsf3_pse+0x8c>
    1524:	fe 2b       	or	r31, r30
    1526:	88 0f       	add	r24, r24
    1528:	91 1d       	adc	r25, r1
    152a:	96 95       	lsr	r25
    152c:	87 95       	ror	r24
    152e:	97 f9       	bld	r25, 7
    1530:	08 95       	ret

00001532 <__udivmodsi4>:
    1532:	a1 e2       	ldi	r26, 0x21	; 33
    1534:	1a 2e       	mov	r1, r26
    1536:	aa 1b       	sub	r26, r26
    1538:	bb 1b       	sub	r27, r27
    153a:	fd 01       	movw	r30, r26
    153c:	0d c0       	rjmp	.+26     	; 0x1558 <__udivmodsi4_ep>

0000153e <__udivmodsi4_loop>:
    153e:	aa 1f       	adc	r26, r26
    1540:	bb 1f       	adc	r27, r27
    1542:	ee 1f       	adc	r30, r30
    1544:	ff 1f       	adc	r31, r31
    1546:	a2 17       	cp	r26, r18
    1548:	b3 07       	cpc	r27, r19
    154a:	e4 07       	cpc	r30, r20
    154c:	f5 07       	cpc	r31, r21
    154e:	20 f0       	brcs	.+8      	; 0x1558 <__udivmodsi4_ep>
    1550:	a2 1b       	sub	r26, r18
    1552:	b3 0b       	sbc	r27, r19
    1554:	e4 0b       	sbc	r30, r20
    1556:	f5 0b       	sbc	r31, r21

00001558 <__udivmodsi4_ep>:
    1558:	66 1f       	adc	r22, r22
    155a:	77 1f       	adc	r23, r23
    155c:	88 1f       	adc	r24, r24
    155e:	99 1f       	adc	r25, r25
    1560:	1a 94       	dec	r1
    1562:	69 f7       	brne	.-38     	; 0x153e <__udivmodsi4_loop>
    1564:	60 95       	com	r22
    1566:	70 95       	com	r23
    1568:	80 95       	com	r24
    156a:	90 95       	com	r25
    156c:	9b 01       	movw	r18, r22
    156e:	ac 01       	movw	r20, r24
    1570:	bd 01       	movw	r22, r26
    1572:	cf 01       	movw	r24, r30
    1574:	08 95       	ret

00001576 <__umulhisi3>:
    1576:	a2 9f       	mul	r26, r18
    1578:	b0 01       	movw	r22, r0
    157a:	b3 9f       	mul	r27, r19
    157c:	c0 01       	movw	r24, r0
    157e:	a3 9f       	mul	r26, r19
    1580:	70 0d       	add	r23, r0
    1582:	81 1d       	adc	r24, r1
    1584:	11 24       	eor	r1, r1
    1586:	91 1d       	adc	r25, r1
    1588:	b2 9f       	mul	r27, r18
    158a:	70 0d       	add	r23, r0
    158c:	81 1d       	adc	r24, r1
    158e:	11 24       	eor	r1, r1
    1590:	91 1d       	adc	r25, r1
    1592:	08 95       	ret

00001594 <strncmp>:
    1594:	fb 01       	movw	r30, r22
    1596:	dc 01       	movw	r26, r24
    1598:	41 50       	subi	r20, 0x01	; 1
    159a:	50 40       	sbci	r21, 0x00	; 0
    159c:	30 f0       	brcs	.+12     	; 0x15aa <strncmp+0x16>
    159e:	8d 91       	ld	r24, X+
    15a0:	01 90       	ld	r0, Z+
    15a2:	80 19       	sub	r24, r0
    15a4:	19 f4       	brne	.+6      	; 0x15ac <strncmp+0x18>
    15a6:	00 20       	and	r0, r0
    15a8:	b9 f7       	brne	.-18     	; 0x1598 <strncmp+0x4>
    15aa:	88 1b       	sub	r24, r24
    15ac:	99 0b       	sbc	r25, r25
    15ae:	08 95       	ret

000015b0 <strncpy>:
    15b0:	fb 01       	movw	r30, r22
    15b2:	dc 01       	movw	r26, r24
    15b4:	41 50       	subi	r20, 0x01	; 1
    15b6:	50 40       	sbci	r21, 0x00	; 0
    15b8:	48 f0       	brcs	.+18     	; 0x15cc <strncpy+0x1c>
    15ba:	01 90       	ld	r0, Z+
    15bc:	0d 92       	st	X+, r0
    15be:	00 20       	and	r0, r0
    15c0:	c9 f7       	brne	.-14     	; 0x15b4 <strncpy+0x4>
    15c2:	01 c0       	rjmp	.+2      	; 0x15c6 <strncpy+0x16>
    15c4:	1d 92       	st	X+, r1
    15c6:	41 50       	subi	r20, 0x01	; 1
    15c8:	50 40       	sbci	r21, 0x00	; 0
    15ca:	e0 f7       	brcc	.-8      	; 0x15c4 <strncpy+0x14>
    15cc:	08 95       	ret

000015ce <snprintf>:
    15ce:	0f 93       	push	r16
    15d0:	1f 93       	push	r17
    15d2:	cf 93       	push	r28
    15d4:	df 93       	push	r29
    15d6:	cd b7       	in	r28, 0x3d	; 61
    15d8:	de b7       	in	r29, 0x3e	; 62
    15da:	2e 97       	sbiw	r28, 0x0e	; 14
    15dc:	0f b6       	in	r0, 0x3f	; 63
    15de:	f8 94       	cli
    15e0:	de bf       	out	0x3e, r29	; 62
    15e2:	0f be       	out	0x3f, r0	; 63
    15e4:	cd bf       	out	0x3d, r28	; 61
    15e6:	0d 89       	ldd	r16, Y+21	; 0x15
    15e8:	1e 89       	ldd	r17, Y+22	; 0x16
    15ea:	8f 89       	ldd	r24, Y+23	; 0x17
    15ec:	98 8d       	ldd	r25, Y+24	; 0x18
    15ee:	26 e0       	ldi	r18, 0x06	; 6
    15f0:	2c 83       	std	Y+4, r18	; 0x04
    15f2:	1a 83       	std	Y+2, r17	; 0x02
    15f4:	09 83       	std	Y+1, r16	; 0x01
    15f6:	97 ff       	sbrs	r25, 7
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <snprintf+0x30>
    15fa:	80 e0       	ldi	r24, 0x00	; 0
    15fc:	90 e8       	ldi	r25, 0x80	; 128
    15fe:	01 97       	sbiw	r24, 0x01	; 1
    1600:	9e 83       	std	Y+6, r25	; 0x06
    1602:	8d 83       	std	Y+5, r24	; 0x05
    1604:	ae 01       	movw	r20, r28
    1606:	45 5e       	subi	r20, 0xE5	; 229
    1608:	5f 4f       	sbci	r21, 0xFF	; 255
    160a:	69 8d       	ldd	r22, Y+25	; 0x19
    160c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    160e:	ce 01       	movw	r24, r28
    1610:	01 96       	adiw	r24, 0x01	; 1
    1612:	47 d0       	rcall	.+142    	; 0x16a2 <vfprintf>
    1614:	4d 81       	ldd	r20, Y+5	; 0x05
    1616:	5e 81       	ldd	r21, Y+6	; 0x06
    1618:	57 fd       	sbrc	r21, 7
    161a:	0a c0       	rjmp	.+20     	; 0x1630 <snprintf+0x62>
    161c:	2f 81       	ldd	r18, Y+7	; 0x07
    161e:	38 85       	ldd	r19, Y+8	; 0x08
    1620:	42 17       	cp	r20, r18
    1622:	53 07       	cpc	r21, r19
    1624:	0c f4       	brge	.+2      	; 0x1628 <snprintf+0x5a>
    1626:	9a 01       	movw	r18, r20
    1628:	f8 01       	movw	r30, r16
    162a:	e2 0f       	add	r30, r18
    162c:	f3 1f       	adc	r31, r19
    162e:	10 82       	st	Z, r1
    1630:	2e 96       	adiw	r28, 0x0e	; 14
    1632:	0f b6       	in	r0, 0x3f	; 63
    1634:	f8 94       	cli
    1636:	de bf       	out	0x3e, r29	; 62
    1638:	0f be       	out	0x3f, r0	; 63
    163a:	cd bf       	out	0x3d, r28	; 61
    163c:	df 91       	pop	r29
    163e:	cf 91       	pop	r28
    1640:	1f 91       	pop	r17
    1642:	0f 91       	pop	r16
    1644:	08 95       	ret

00001646 <sprintf>:
    1646:	0f 93       	push	r16
    1648:	1f 93       	push	r17
    164a:	cf 93       	push	r28
    164c:	df 93       	push	r29
    164e:	cd b7       	in	r28, 0x3d	; 61
    1650:	de b7       	in	r29, 0x3e	; 62
    1652:	2e 97       	sbiw	r28, 0x0e	; 14
    1654:	0f b6       	in	r0, 0x3f	; 63
    1656:	f8 94       	cli
    1658:	de bf       	out	0x3e, r29	; 62
    165a:	0f be       	out	0x3f, r0	; 63
    165c:	cd bf       	out	0x3d, r28	; 61
    165e:	0d 89       	ldd	r16, Y+21	; 0x15
    1660:	1e 89       	ldd	r17, Y+22	; 0x16
    1662:	86 e0       	ldi	r24, 0x06	; 6
    1664:	8c 83       	std	Y+4, r24	; 0x04
    1666:	1a 83       	std	Y+2, r17	; 0x02
    1668:	09 83       	std	Y+1, r16	; 0x01
    166a:	8f ef       	ldi	r24, 0xFF	; 255
    166c:	9f e7       	ldi	r25, 0x7F	; 127
    166e:	9e 83       	std	Y+6, r25	; 0x06
    1670:	8d 83       	std	Y+5, r24	; 0x05
    1672:	ae 01       	movw	r20, r28
    1674:	47 5e       	subi	r20, 0xE7	; 231
    1676:	5f 4f       	sbci	r21, 0xFF	; 255
    1678:	6f 89       	ldd	r22, Y+23	; 0x17
    167a:	78 8d       	ldd	r23, Y+24	; 0x18
    167c:	ce 01       	movw	r24, r28
    167e:	01 96       	adiw	r24, 0x01	; 1
    1680:	10 d0       	rcall	.+32     	; 0x16a2 <vfprintf>
    1682:	ef 81       	ldd	r30, Y+7	; 0x07
    1684:	f8 85       	ldd	r31, Y+8	; 0x08
    1686:	e0 0f       	add	r30, r16
    1688:	f1 1f       	adc	r31, r17
    168a:	10 82       	st	Z, r1
    168c:	2e 96       	adiw	r28, 0x0e	; 14
    168e:	0f b6       	in	r0, 0x3f	; 63
    1690:	f8 94       	cli
    1692:	de bf       	out	0x3e, r29	; 62
    1694:	0f be       	out	0x3f, r0	; 63
    1696:	cd bf       	out	0x3d, r28	; 61
    1698:	df 91       	pop	r29
    169a:	cf 91       	pop	r28
    169c:	1f 91       	pop	r17
    169e:	0f 91       	pop	r16
    16a0:	08 95       	ret

000016a2 <vfprintf>:
    16a2:	2f 92       	push	r2
    16a4:	3f 92       	push	r3
    16a6:	4f 92       	push	r4
    16a8:	5f 92       	push	r5
    16aa:	6f 92       	push	r6
    16ac:	7f 92       	push	r7
    16ae:	8f 92       	push	r8
    16b0:	9f 92       	push	r9
    16b2:	af 92       	push	r10
    16b4:	bf 92       	push	r11
    16b6:	cf 92       	push	r12
    16b8:	df 92       	push	r13
    16ba:	ef 92       	push	r14
    16bc:	ff 92       	push	r15
    16be:	0f 93       	push	r16
    16c0:	1f 93       	push	r17
    16c2:	cf 93       	push	r28
    16c4:	df 93       	push	r29
    16c6:	cd b7       	in	r28, 0x3d	; 61
    16c8:	de b7       	in	r29, 0x3e	; 62
    16ca:	2b 97       	sbiw	r28, 0x0b	; 11
    16cc:	0f b6       	in	r0, 0x3f	; 63
    16ce:	f8 94       	cli
    16d0:	de bf       	out	0x3e, r29	; 62
    16d2:	0f be       	out	0x3f, r0	; 63
    16d4:	cd bf       	out	0x3d, r28	; 61
    16d6:	6c 01       	movw	r12, r24
    16d8:	7b 01       	movw	r14, r22
    16da:	8a 01       	movw	r16, r20
    16dc:	fc 01       	movw	r30, r24
    16de:	17 82       	std	Z+7, r1	; 0x07
    16e0:	16 82       	std	Z+6, r1	; 0x06
    16e2:	83 81       	ldd	r24, Z+3	; 0x03
    16e4:	81 ff       	sbrs	r24, 1
    16e6:	bf c1       	rjmp	.+894    	; 0x1a66 <vfprintf+0x3c4>
    16e8:	ce 01       	movw	r24, r28
    16ea:	01 96       	adiw	r24, 0x01	; 1
    16ec:	3c 01       	movw	r6, r24
    16ee:	f6 01       	movw	r30, r12
    16f0:	93 81       	ldd	r25, Z+3	; 0x03
    16f2:	f7 01       	movw	r30, r14
    16f4:	93 fd       	sbrc	r25, 3
    16f6:	85 91       	lpm	r24, Z+
    16f8:	93 ff       	sbrs	r25, 3
    16fa:	81 91       	ld	r24, Z+
    16fc:	7f 01       	movw	r14, r30
    16fe:	88 23       	and	r24, r24
    1700:	09 f4       	brne	.+2      	; 0x1704 <vfprintf+0x62>
    1702:	ad c1       	rjmp	.+858    	; 0x1a5e <vfprintf+0x3bc>
    1704:	85 32       	cpi	r24, 0x25	; 37
    1706:	39 f4       	brne	.+14     	; 0x1716 <vfprintf+0x74>
    1708:	93 fd       	sbrc	r25, 3
    170a:	85 91       	lpm	r24, Z+
    170c:	93 ff       	sbrs	r25, 3
    170e:	81 91       	ld	r24, Z+
    1710:	7f 01       	movw	r14, r30
    1712:	85 32       	cpi	r24, 0x25	; 37
    1714:	21 f4       	brne	.+8      	; 0x171e <vfprintf+0x7c>
    1716:	b6 01       	movw	r22, r12
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	d6 d1       	rcall	.+940    	; 0x1ac8 <fputc>
    171c:	e8 cf       	rjmp	.-48     	; 0x16ee <vfprintf+0x4c>
    171e:	91 2c       	mov	r9, r1
    1720:	21 2c       	mov	r2, r1
    1722:	31 2c       	mov	r3, r1
    1724:	ff e1       	ldi	r31, 0x1F	; 31
    1726:	f3 15       	cp	r31, r3
    1728:	d8 f0       	brcs	.+54     	; 0x1760 <vfprintf+0xbe>
    172a:	8b 32       	cpi	r24, 0x2B	; 43
    172c:	79 f0       	breq	.+30     	; 0x174c <vfprintf+0xaa>
    172e:	38 f4       	brcc	.+14     	; 0x173e <vfprintf+0x9c>
    1730:	80 32       	cpi	r24, 0x20	; 32
    1732:	79 f0       	breq	.+30     	; 0x1752 <vfprintf+0xb0>
    1734:	83 32       	cpi	r24, 0x23	; 35
    1736:	a1 f4       	brne	.+40     	; 0x1760 <vfprintf+0xbe>
    1738:	23 2d       	mov	r18, r3
    173a:	20 61       	ori	r18, 0x10	; 16
    173c:	1d c0       	rjmp	.+58     	; 0x1778 <vfprintf+0xd6>
    173e:	8d 32       	cpi	r24, 0x2D	; 45
    1740:	61 f0       	breq	.+24     	; 0x175a <vfprintf+0xb8>
    1742:	80 33       	cpi	r24, 0x30	; 48
    1744:	69 f4       	brne	.+26     	; 0x1760 <vfprintf+0xbe>
    1746:	23 2d       	mov	r18, r3
    1748:	21 60       	ori	r18, 0x01	; 1
    174a:	16 c0       	rjmp	.+44     	; 0x1778 <vfprintf+0xd6>
    174c:	83 2d       	mov	r24, r3
    174e:	82 60       	ori	r24, 0x02	; 2
    1750:	38 2e       	mov	r3, r24
    1752:	e3 2d       	mov	r30, r3
    1754:	e4 60       	ori	r30, 0x04	; 4
    1756:	3e 2e       	mov	r3, r30
    1758:	2a c0       	rjmp	.+84     	; 0x17ae <vfprintf+0x10c>
    175a:	f3 2d       	mov	r31, r3
    175c:	f8 60       	ori	r31, 0x08	; 8
    175e:	1d c0       	rjmp	.+58     	; 0x179a <vfprintf+0xf8>
    1760:	37 fc       	sbrc	r3, 7
    1762:	2d c0       	rjmp	.+90     	; 0x17be <vfprintf+0x11c>
    1764:	20 ed       	ldi	r18, 0xD0	; 208
    1766:	28 0f       	add	r18, r24
    1768:	2a 30       	cpi	r18, 0x0A	; 10
    176a:	40 f0       	brcs	.+16     	; 0x177c <vfprintf+0xda>
    176c:	8e 32       	cpi	r24, 0x2E	; 46
    176e:	b9 f4       	brne	.+46     	; 0x179e <vfprintf+0xfc>
    1770:	36 fc       	sbrc	r3, 6
    1772:	75 c1       	rjmp	.+746    	; 0x1a5e <vfprintf+0x3bc>
    1774:	23 2d       	mov	r18, r3
    1776:	20 64       	ori	r18, 0x40	; 64
    1778:	32 2e       	mov	r3, r18
    177a:	19 c0       	rjmp	.+50     	; 0x17ae <vfprintf+0x10c>
    177c:	36 fe       	sbrs	r3, 6
    177e:	06 c0       	rjmp	.+12     	; 0x178c <vfprintf+0xea>
    1780:	8a e0       	ldi	r24, 0x0A	; 10
    1782:	98 9e       	mul	r9, r24
    1784:	20 0d       	add	r18, r0
    1786:	11 24       	eor	r1, r1
    1788:	92 2e       	mov	r9, r18
    178a:	11 c0       	rjmp	.+34     	; 0x17ae <vfprintf+0x10c>
    178c:	ea e0       	ldi	r30, 0x0A	; 10
    178e:	2e 9e       	mul	r2, r30
    1790:	20 0d       	add	r18, r0
    1792:	11 24       	eor	r1, r1
    1794:	22 2e       	mov	r2, r18
    1796:	f3 2d       	mov	r31, r3
    1798:	f0 62       	ori	r31, 0x20	; 32
    179a:	3f 2e       	mov	r3, r31
    179c:	08 c0       	rjmp	.+16     	; 0x17ae <vfprintf+0x10c>
    179e:	8c 36       	cpi	r24, 0x6C	; 108
    17a0:	21 f4       	brne	.+8      	; 0x17aa <vfprintf+0x108>
    17a2:	83 2d       	mov	r24, r3
    17a4:	80 68       	ori	r24, 0x80	; 128
    17a6:	38 2e       	mov	r3, r24
    17a8:	02 c0       	rjmp	.+4      	; 0x17ae <vfprintf+0x10c>
    17aa:	88 36       	cpi	r24, 0x68	; 104
    17ac:	41 f4       	brne	.+16     	; 0x17be <vfprintf+0x11c>
    17ae:	f7 01       	movw	r30, r14
    17b0:	93 fd       	sbrc	r25, 3
    17b2:	85 91       	lpm	r24, Z+
    17b4:	93 ff       	sbrs	r25, 3
    17b6:	81 91       	ld	r24, Z+
    17b8:	7f 01       	movw	r14, r30
    17ba:	81 11       	cpse	r24, r1
    17bc:	b3 cf       	rjmp	.-154    	; 0x1724 <vfprintf+0x82>
    17be:	98 2f       	mov	r25, r24
    17c0:	9f 7d       	andi	r25, 0xDF	; 223
    17c2:	95 54       	subi	r25, 0x45	; 69
    17c4:	93 30       	cpi	r25, 0x03	; 3
    17c6:	28 f4       	brcc	.+10     	; 0x17d2 <vfprintf+0x130>
    17c8:	0c 5f       	subi	r16, 0xFC	; 252
    17ca:	1f 4f       	sbci	r17, 0xFF	; 255
    17cc:	9f e3       	ldi	r25, 0x3F	; 63
    17ce:	99 83       	std	Y+1, r25	; 0x01
    17d0:	0d c0       	rjmp	.+26     	; 0x17ec <vfprintf+0x14a>
    17d2:	83 36       	cpi	r24, 0x63	; 99
    17d4:	31 f0       	breq	.+12     	; 0x17e2 <vfprintf+0x140>
    17d6:	83 37       	cpi	r24, 0x73	; 115
    17d8:	71 f0       	breq	.+28     	; 0x17f6 <vfprintf+0x154>
    17da:	83 35       	cpi	r24, 0x53	; 83
    17dc:	09 f0       	breq	.+2      	; 0x17e0 <vfprintf+0x13e>
    17de:	55 c0       	rjmp	.+170    	; 0x188a <vfprintf+0x1e8>
    17e0:	20 c0       	rjmp	.+64     	; 0x1822 <vfprintf+0x180>
    17e2:	f8 01       	movw	r30, r16
    17e4:	80 81       	ld	r24, Z
    17e6:	89 83       	std	Y+1, r24	; 0x01
    17e8:	0e 5f       	subi	r16, 0xFE	; 254
    17ea:	1f 4f       	sbci	r17, 0xFF	; 255
    17ec:	88 24       	eor	r8, r8
    17ee:	83 94       	inc	r8
    17f0:	91 2c       	mov	r9, r1
    17f2:	53 01       	movw	r10, r6
    17f4:	12 c0       	rjmp	.+36     	; 0x181a <vfprintf+0x178>
    17f6:	28 01       	movw	r4, r16
    17f8:	f2 e0       	ldi	r31, 0x02	; 2
    17fa:	4f 0e       	add	r4, r31
    17fc:	51 1c       	adc	r5, r1
    17fe:	f8 01       	movw	r30, r16
    1800:	a0 80       	ld	r10, Z
    1802:	b1 80       	ldd	r11, Z+1	; 0x01
    1804:	36 fe       	sbrs	r3, 6
    1806:	03 c0       	rjmp	.+6      	; 0x180e <vfprintf+0x16c>
    1808:	69 2d       	mov	r22, r9
    180a:	70 e0       	ldi	r23, 0x00	; 0
    180c:	02 c0       	rjmp	.+4      	; 0x1812 <vfprintf+0x170>
    180e:	6f ef       	ldi	r22, 0xFF	; 255
    1810:	7f ef       	ldi	r23, 0xFF	; 255
    1812:	c5 01       	movw	r24, r10
    1814:	4e d1       	rcall	.+668    	; 0x1ab2 <strnlen>
    1816:	4c 01       	movw	r8, r24
    1818:	82 01       	movw	r16, r4
    181a:	f3 2d       	mov	r31, r3
    181c:	ff 77       	andi	r31, 0x7F	; 127
    181e:	3f 2e       	mov	r3, r31
    1820:	15 c0       	rjmp	.+42     	; 0x184c <vfprintf+0x1aa>
    1822:	28 01       	movw	r4, r16
    1824:	22 e0       	ldi	r18, 0x02	; 2
    1826:	42 0e       	add	r4, r18
    1828:	51 1c       	adc	r5, r1
    182a:	f8 01       	movw	r30, r16
    182c:	a0 80       	ld	r10, Z
    182e:	b1 80       	ldd	r11, Z+1	; 0x01
    1830:	36 fe       	sbrs	r3, 6
    1832:	03 c0       	rjmp	.+6      	; 0x183a <vfprintf+0x198>
    1834:	69 2d       	mov	r22, r9
    1836:	70 e0       	ldi	r23, 0x00	; 0
    1838:	02 c0       	rjmp	.+4      	; 0x183e <vfprintf+0x19c>
    183a:	6f ef       	ldi	r22, 0xFF	; 255
    183c:	7f ef       	ldi	r23, 0xFF	; 255
    183e:	c5 01       	movw	r24, r10
    1840:	2d d1       	rcall	.+602    	; 0x1a9c <strnlen_P>
    1842:	4c 01       	movw	r8, r24
    1844:	f3 2d       	mov	r31, r3
    1846:	f0 68       	ori	r31, 0x80	; 128
    1848:	3f 2e       	mov	r3, r31
    184a:	82 01       	movw	r16, r4
    184c:	33 fc       	sbrc	r3, 3
    184e:	19 c0       	rjmp	.+50     	; 0x1882 <vfprintf+0x1e0>
    1850:	82 2d       	mov	r24, r2
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	88 16       	cp	r8, r24
    1856:	99 06       	cpc	r9, r25
    1858:	a0 f4       	brcc	.+40     	; 0x1882 <vfprintf+0x1e0>
    185a:	b6 01       	movw	r22, r12
    185c:	80 e2       	ldi	r24, 0x20	; 32
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	33 d1       	rcall	.+614    	; 0x1ac8 <fputc>
    1862:	2a 94       	dec	r2
    1864:	f5 cf       	rjmp	.-22     	; 0x1850 <vfprintf+0x1ae>
    1866:	f5 01       	movw	r30, r10
    1868:	37 fc       	sbrc	r3, 7
    186a:	85 91       	lpm	r24, Z+
    186c:	37 fe       	sbrs	r3, 7
    186e:	81 91       	ld	r24, Z+
    1870:	5f 01       	movw	r10, r30
    1872:	b6 01       	movw	r22, r12
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	28 d1       	rcall	.+592    	; 0x1ac8 <fputc>
    1878:	21 10       	cpse	r2, r1
    187a:	2a 94       	dec	r2
    187c:	21 e0       	ldi	r18, 0x01	; 1
    187e:	82 1a       	sub	r8, r18
    1880:	91 08       	sbc	r9, r1
    1882:	81 14       	cp	r8, r1
    1884:	91 04       	cpc	r9, r1
    1886:	79 f7       	brne	.-34     	; 0x1866 <vfprintf+0x1c4>
    1888:	e1 c0       	rjmp	.+450    	; 0x1a4c <vfprintf+0x3aa>
    188a:	84 36       	cpi	r24, 0x64	; 100
    188c:	11 f0       	breq	.+4      	; 0x1892 <vfprintf+0x1f0>
    188e:	89 36       	cpi	r24, 0x69	; 105
    1890:	39 f5       	brne	.+78     	; 0x18e0 <vfprintf+0x23e>
    1892:	f8 01       	movw	r30, r16
    1894:	37 fe       	sbrs	r3, 7
    1896:	07 c0       	rjmp	.+14     	; 0x18a6 <vfprintf+0x204>
    1898:	60 81       	ld	r22, Z
    189a:	71 81       	ldd	r23, Z+1	; 0x01
    189c:	82 81       	ldd	r24, Z+2	; 0x02
    189e:	93 81       	ldd	r25, Z+3	; 0x03
    18a0:	0c 5f       	subi	r16, 0xFC	; 252
    18a2:	1f 4f       	sbci	r17, 0xFF	; 255
    18a4:	08 c0       	rjmp	.+16     	; 0x18b6 <vfprintf+0x214>
    18a6:	60 81       	ld	r22, Z
    18a8:	71 81       	ldd	r23, Z+1	; 0x01
    18aa:	07 2e       	mov	r0, r23
    18ac:	00 0c       	add	r0, r0
    18ae:	88 0b       	sbc	r24, r24
    18b0:	99 0b       	sbc	r25, r25
    18b2:	0e 5f       	subi	r16, 0xFE	; 254
    18b4:	1f 4f       	sbci	r17, 0xFF	; 255
    18b6:	f3 2d       	mov	r31, r3
    18b8:	ff 76       	andi	r31, 0x6F	; 111
    18ba:	3f 2e       	mov	r3, r31
    18bc:	97 ff       	sbrs	r25, 7
    18be:	09 c0       	rjmp	.+18     	; 0x18d2 <vfprintf+0x230>
    18c0:	90 95       	com	r25
    18c2:	80 95       	com	r24
    18c4:	70 95       	com	r23
    18c6:	61 95       	neg	r22
    18c8:	7f 4f       	sbci	r23, 0xFF	; 255
    18ca:	8f 4f       	sbci	r24, 0xFF	; 255
    18cc:	9f 4f       	sbci	r25, 0xFF	; 255
    18ce:	f0 68       	ori	r31, 0x80	; 128
    18d0:	3f 2e       	mov	r3, r31
    18d2:	2a e0       	ldi	r18, 0x0A	; 10
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	a3 01       	movw	r20, r6
    18d8:	33 d1       	rcall	.+614    	; 0x1b40 <__ultoa_invert>
    18da:	88 2e       	mov	r8, r24
    18dc:	86 18       	sub	r8, r6
    18de:	44 c0       	rjmp	.+136    	; 0x1968 <vfprintf+0x2c6>
    18e0:	85 37       	cpi	r24, 0x75	; 117
    18e2:	31 f4       	brne	.+12     	; 0x18f0 <vfprintf+0x24e>
    18e4:	23 2d       	mov	r18, r3
    18e6:	2f 7e       	andi	r18, 0xEF	; 239
    18e8:	b2 2e       	mov	r11, r18
    18ea:	2a e0       	ldi	r18, 0x0A	; 10
    18ec:	30 e0       	ldi	r19, 0x00	; 0
    18ee:	25 c0       	rjmp	.+74     	; 0x193a <vfprintf+0x298>
    18f0:	93 2d       	mov	r25, r3
    18f2:	99 7f       	andi	r25, 0xF9	; 249
    18f4:	b9 2e       	mov	r11, r25
    18f6:	8f 36       	cpi	r24, 0x6F	; 111
    18f8:	c1 f0       	breq	.+48     	; 0x192a <vfprintf+0x288>
    18fa:	18 f4       	brcc	.+6      	; 0x1902 <vfprintf+0x260>
    18fc:	88 35       	cpi	r24, 0x58	; 88
    18fe:	79 f0       	breq	.+30     	; 0x191e <vfprintf+0x27c>
    1900:	ae c0       	rjmp	.+348    	; 0x1a5e <vfprintf+0x3bc>
    1902:	80 37       	cpi	r24, 0x70	; 112
    1904:	19 f0       	breq	.+6      	; 0x190c <vfprintf+0x26a>
    1906:	88 37       	cpi	r24, 0x78	; 120
    1908:	21 f0       	breq	.+8      	; 0x1912 <vfprintf+0x270>
    190a:	a9 c0       	rjmp	.+338    	; 0x1a5e <vfprintf+0x3bc>
    190c:	e9 2f       	mov	r30, r25
    190e:	e0 61       	ori	r30, 0x10	; 16
    1910:	be 2e       	mov	r11, r30
    1912:	b4 fe       	sbrs	r11, 4
    1914:	0d c0       	rjmp	.+26     	; 0x1930 <vfprintf+0x28e>
    1916:	fb 2d       	mov	r31, r11
    1918:	f4 60       	ori	r31, 0x04	; 4
    191a:	bf 2e       	mov	r11, r31
    191c:	09 c0       	rjmp	.+18     	; 0x1930 <vfprintf+0x28e>
    191e:	34 fe       	sbrs	r3, 4
    1920:	0a c0       	rjmp	.+20     	; 0x1936 <vfprintf+0x294>
    1922:	29 2f       	mov	r18, r25
    1924:	26 60       	ori	r18, 0x06	; 6
    1926:	b2 2e       	mov	r11, r18
    1928:	06 c0       	rjmp	.+12     	; 0x1936 <vfprintf+0x294>
    192a:	28 e0       	ldi	r18, 0x08	; 8
    192c:	30 e0       	ldi	r19, 0x00	; 0
    192e:	05 c0       	rjmp	.+10     	; 0x193a <vfprintf+0x298>
    1930:	20 e1       	ldi	r18, 0x10	; 16
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	02 c0       	rjmp	.+4      	; 0x193a <vfprintf+0x298>
    1936:	20 e1       	ldi	r18, 0x10	; 16
    1938:	32 e0       	ldi	r19, 0x02	; 2
    193a:	f8 01       	movw	r30, r16
    193c:	b7 fe       	sbrs	r11, 7
    193e:	07 c0       	rjmp	.+14     	; 0x194e <vfprintf+0x2ac>
    1940:	60 81       	ld	r22, Z
    1942:	71 81       	ldd	r23, Z+1	; 0x01
    1944:	82 81       	ldd	r24, Z+2	; 0x02
    1946:	93 81       	ldd	r25, Z+3	; 0x03
    1948:	0c 5f       	subi	r16, 0xFC	; 252
    194a:	1f 4f       	sbci	r17, 0xFF	; 255
    194c:	06 c0       	rjmp	.+12     	; 0x195a <vfprintf+0x2b8>
    194e:	60 81       	ld	r22, Z
    1950:	71 81       	ldd	r23, Z+1	; 0x01
    1952:	80 e0       	ldi	r24, 0x00	; 0
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	0e 5f       	subi	r16, 0xFE	; 254
    1958:	1f 4f       	sbci	r17, 0xFF	; 255
    195a:	a3 01       	movw	r20, r6
    195c:	f1 d0       	rcall	.+482    	; 0x1b40 <__ultoa_invert>
    195e:	88 2e       	mov	r8, r24
    1960:	86 18       	sub	r8, r6
    1962:	fb 2d       	mov	r31, r11
    1964:	ff 77       	andi	r31, 0x7F	; 127
    1966:	3f 2e       	mov	r3, r31
    1968:	36 fe       	sbrs	r3, 6
    196a:	0d c0       	rjmp	.+26     	; 0x1986 <vfprintf+0x2e4>
    196c:	23 2d       	mov	r18, r3
    196e:	2e 7f       	andi	r18, 0xFE	; 254
    1970:	a2 2e       	mov	r10, r18
    1972:	89 14       	cp	r8, r9
    1974:	58 f4       	brcc	.+22     	; 0x198c <vfprintf+0x2ea>
    1976:	34 fe       	sbrs	r3, 4
    1978:	0b c0       	rjmp	.+22     	; 0x1990 <vfprintf+0x2ee>
    197a:	32 fc       	sbrc	r3, 2
    197c:	09 c0       	rjmp	.+18     	; 0x1990 <vfprintf+0x2ee>
    197e:	83 2d       	mov	r24, r3
    1980:	8e 7e       	andi	r24, 0xEE	; 238
    1982:	a8 2e       	mov	r10, r24
    1984:	05 c0       	rjmp	.+10     	; 0x1990 <vfprintf+0x2ee>
    1986:	b8 2c       	mov	r11, r8
    1988:	a3 2c       	mov	r10, r3
    198a:	03 c0       	rjmp	.+6      	; 0x1992 <vfprintf+0x2f0>
    198c:	b8 2c       	mov	r11, r8
    198e:	01 c0       	rjmp	.+2      	; 0x1992 <vfprintf+0x2f0>
    1990:	b9 2c       	mov	r11, r9
    1992:	a4 fe       	sbrs	r10, 4
    1994:	0f c0       	rjmp	.+30     	; 0x19b4 <vfprintf+0x312>
    1996:	fe 01       	movw	r30, r28
    1998:	e8 0d       	add	r30, r8
    199a:	f1 1d       	adc	r31, r1
    199c:	80 81       	ld	r24, Z
    199e:	80 33       	cpi	r24, 0x30	; 48
    19a0:	21 f4       	brne	.+8      	; 0x19aa <vfprintf+0x308>
    19a2:	9a 2d       	mov	r25, r10
    19a4:	99 7e       	andi	r25, 0xE9	; 233
    19a6:	a9 2e       	mov	r10, r25
    19a8:	09 c0       	rjmp	.+18     	; 0x19bc <vfprintf+0x31a>
    19aa:	a2 fe       	sbrs	r10, 2
    19ac:	06 c0       	rjmp	.+12     	; 0x19ba <vfprintf+0x318>
    19ae:	b3 94       	inc	r11
    19b0:	b3 94       	inc	r11
    19b2:	04 c0       	rjmp	.+8      	; 0x19bc <vfprintf+0x31a>
    19b4:	8a 2d       	mov	r24, r10
    19b6:	86 78       	andi	r24, 0x86	; 134
    19b8:	09 f0       	breq	.+2      	; 0x19bc <vfprintf+0x31a>
    19ba:	b3 94       	inc	r11
    19bc:	a3 fc       	sbrc	r10, 3
    19be:	10 c0       	rjmp	.+32     	; 0x19e0 <vfprintf+0x33e>
    19c0:	a0 fe       	sbrs	r10, 0
    19c2:	06 c0       	rjmp	.+12     	; 0x19d0 <vfprintf+0x32e>
    19c4:	b2 14       	cp	r11, r2
    19c6:	80 f4       	brcc	.+32     	; 0x19e8 <vfprintf+0x346>
    19c8:	28 0c       	add	r2, r8
    19ca:	92 2c       	mov	r9, r2
    19cc:	9b 18       	sub	r9, r11
    19ce:	0d c0       	rjmp	.+26     	; 0x19ea <vfprintf+0x348>
    19d0:	b2 14       	cp	r11, r2
    19d2:	58 f4       	brcc	.+22     	; 0x19ea <vfprintf+0x348>
    19d4:	b6 01       	movw	r22, r12
    19d6:	80 e2       	ldi	r24, 0x20	; 32
    19d8:	90 e0       	ldi	r25, 0x00	; 0
    19da:	76 d0       	rcall	.+236    	; 0x1ac8 <fputc>
    19dc:	b3 94       	inc	r11
    19de:	f8 cf       	rjmp	.-16     	; 0x19d0 <vfprintf+0x32e>
    19e0:	b2 14       	cp	r11, r2
    19e2:	18 f4       	brcc	.+6      	; 0x19ea <vfprintf+0x348>
    19e4:	2b 18       	sub	r2, r11
    19e6:	02 c0       	rjmp	.+4      	; 0x19ec <vfprintf+0x34a>
    19e8:	98 2c       	mov	r9, r8
    19ea:	21 2c       	mov	r2, r1
    19ec:	a4 fe       	sbrs	r10, 4
    19ee:	0f c0       	rjmp	.+30     	; 0x1a0e <vfprintf+0x36c>
    19f0:	b6 01       	movw	r22, r12
    19f2:	80 e3       	ldi	r24, 0x30	; 48
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	68 d0       	rcall	.+208    	; 0x1ac8 <fputc>
    19f8:	a2 fe       	sbrs	r10, 2
    19fa:	16 c0       	rjmp	.+44     	; 0x1a28 <vfprintf+0x386>
    19fc:	a1 fc       	sbrc	r10, 1
    19fe:	03 c0       	rjmp	.+6      	; 0x1a06 <vfprintf+0x364>
    1a00:	88 e7       	ldi	r24, 0x78	; 120
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	02 c0       	rjmp	.+4      	; 0x1a0a <vfprintf+0x368>
    1a06:	88 e5       	ldi	r24, 0x58	; 88
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	b6 01       	movw	r22, r12
    1a0c:	0c c0       	rjmp	.+24     	; 0x1a26 <vfprintf+0x384>
    1a0e:	8a 2d       	mov	r24, r10
    1a10:	86 78       	andi	r24, 0x86	; 134
    1a12:	51 f0       	breq	.+20     	; 0x1a28 <vfprintf+0x386>
    1a14:	a1 fe       	sbrs	r10, 1
    1a16:	02 c0       	rjmp	.+4      	; 0x1a1c <vfprintf+0x37a>
    1a18:	8b e2       	ldi	r24, 0x2B	; 43
    1a1a:	01 c0       	rjmp	.+2      	; 0x1a1e <vfprintf+0x37c>
    1a1c:	80 e2       	ldi	r24, 0x20	; 32
    1a1e:	a7 fc       	sbrc	r10, 7
    1a20:	8d e2       	ldi	r24, 0x2D	; 45
    1a22:	b6 01       	movw	r22, r12
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	50 d0       	rcall	.+160    	; 0x1ac8 <fputc>
    1a28:	89 14       	cp	r8, r9
    1a2a:	30 f4       	brcc	.+12     	; 0x1a38 <vfprintf+0x396>
    1a2c:	b6 01       	movw	r22, r12
    1a2e:	80 e3       	ldi	r24, 0x30	; 48
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	4a d0       	rcall	.+148    	; 0x1ac8 <fputc>
    1a34:	9a 94       	dec	r9
    1a36:	f8 cf       	rjmp	.-16     	; 0x1a28 <vfprintf+0x386>
    1a38:	8a 94       	dec	r8
    1a3a:	f3 01       	movw	r30, r6
    1a3c:	e8 0d       	add	r30, r8
    1a3e:	f1 1d       	adc	r31, r1
    1a40:	80 81       	ld	r24, Z
    1a42:	b6 01       	movw	r22, r12
    1a44:	90 e0       	ldi	r25, 0x00	; 0
    1a46:	40 d0       	rcall	.+128    	; 0x1ac8 <fputc>
    1a48:	81 10       	cpse	r8, r1
    1a4a:	f6 cf       	rjmp	.-20     	; 0x1a38 <vfprintf+0x396>
    1a4c:	22 20       	and	r2, r2
    1a4e:	09 f4       	brne	.+2      	; 0x1a52 <vfprintf+0x3b0>
    1a50:	4e ce       	rjmp	.-868    	; 0x16ee <vfprintf+0x4c>
    1a52:	b6 01       	movw	r22, r12
    1a54:	80 e2       	ldi	r24, 0x20	; 32
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	37 d0       	rcall	.+110    	; 0x1ac8 <fputc>
    1a5a:	2a 94       	dec	r2
    1a5c:	f7 cf       	rjmp	.-18     	; 0x1a4c <vfprintf+0x3aa>
    1a5e:	f6 01       	movw	r30, r12
    1a60:	86 81       	ldd	r24, Z+6	; 0x06
    1a62:	97 81       	ldd	r25, Z+7	; 0x07
    1a64:	02 c0       	rjmp	.+4      	; 0x1a6a <vfprintf+0x3c8>
    1a66:	8f ef       	ldi	r24, 0xFF	; 255
    1a68:	9f ef       	ldi	r25, 0xFF	; 255
    1a6a:	2b 96       	adiw	r28, 0x0b	; 11
    1a6c:	0f b6       	in	r0, 0x3f	; 63
    1a6e:	f8 94       	cli
    1a70:	de bf       	out	0x3e, r29	; 62
    1a72:	0f be       	out	0x3f, r0	; 63
    1a74:	cd bf       	out	0x3d, r28	; 61
    1a76:	df 91       	pop	r29
    1a78:	cf 91       	pop	r28
    1a7a:	1f 91       	pop	r17
    1a7c:	0f 91       	pop	r16
    1a7e:	ff 90       	pop	r15
    1a80:	ef 90       	pop	r14
    1a82:	df 90       	pop	r13
    1a84:	cf 90       	pop	r12
    1a86:	bf 90       	pop	r11
    1a88:	af 90       	pop	r10
    1a8a:	9f 90       	pop	r9
    1a8c:	8f 90       	pop	r8
    1a8e:	7f 90       	pop	r7
    1a90:	6f 90       	pop	r6
    1a92:	5f 90       	pop	r5
    1a94:	4f 90       	pop	r4
    1a96:	3f 90       	pop	r3
    1a98:	2f 90       	pop	r2
    1a9a:	08 95       	ret

00001a9c <strnlen_P>:
    1a9c:	fc 01       	movw	r30, r24
    1a9e:	05 90       	lpm	r0, Z+
    1aa0:	61 50       	subi	r22, 0x01	; 1
    1aa2:	70 40       	sbci	r23, 0x00	; 0
    1aa4:	01 10       	cpse	r0, r1
    1aa6:	d8 f7       	brcc	.-10     	; 0x1a9e <strnlen_P+0x2>
    1aa8:	80 95       	com	r24
    1aaa:	90 95       	com	r25
    1aac:	8e 0f       	add	r24, r30
    1aae:	9f 1f       	adc	r25, r31
    1ab0:	08 95       	ret

00001ab2 <strnlen>:
    1ab2:	fc 01       	movw	r30, r24
    1ab4:	61 50       	subi	r22, 0x01	; 1
    1ab6:	70 40       	sbci	r23, 0x00	; 0
    1ab8:	01 90       	ld	r0, Z+
    1aba:	01 10       	cpse	r0, r1
    1abc:	d8 f7       	brcc	.-10     	; 0x1ab4 <strnlen+0x2>
    1abe:	80 95       	com	r24
    1ac0:	90 95       	com	r25
    1ac2:	8e 0f       	add	r24, r30
    1ac4:	9f 1f       	adc	r25, r31
    1ac6:	08 95       	ret

00001ac8 <fputc>:
    1ac8:	0f 93       	push	r16
    1aca:	1f 93       	push	r17
    1acc:	cf 93       	push	r28
    1ace:	df 93       	push	r29
    1ad0:	fb 01       	movw	r30, r22
    1ad2:	23 81       	ldd	r18, Z+3	; 0x03
    1ad4:	21 fd       	sbrc	r18, 1
    1ad6:	03 c0       	rjmp	.+6      	; 0x1ade <fputc+0x16>
    1ad8:	8f ef       	ldi	r24, 0xFF	; 255
    1ada:	9f ef       	ldi	r25, 0xFF	; 255
    1adc:	2c c0       	rjmp	.+88     	; 0x1b36 <fputc+0x6e>
    1ade:	22 ff       	sbrs	r18, 2
    1ae0:	16 c0       	rjmp	.+44     	; 0x1b0e <fputc+0x46>
    1ae2:	46 81       	ldd	r20, Z+6	; 0x06
    1ae4:	57 81       	ldd	r21, Z+7	; 0x07
    1ae6:	24 81       	ldd	r18, Z+4	; 0x04
    1ae8:	35 81       	ldd	r19, Z+5	; 0x05
    1aea:	42 17       	cp	r20, r18
    1aec:	53 07       	cpc	r21, r19
    1aee:	44 f4       	brge	.+16     	; 0x1b00 <fputc+0x38>
    1af0:	a0 81       	ld	r26, Z
    1af2:	b1 81       	ldd	r27, Z+1	; 0x01
    1af4:	9d 01       	movw	r18, r26
    1af6:	2f 5f       	subi	r18, 0xFF	; 255
    1af8:	3f 4f       	sbci	r19, 0xFF	; 255
    1afa:	31 83       	std	Z+1, r19	; 0x01
    1afc:	20 83       	st	Z, r18
    1afe:	8c 93       	st	X, r24
    1b00:	26 81       	ldd	r18, Z+6	; 0x06
    1b02:	37 81       	ldd	r19, Z+7	; 0x07
    1b04:	2f 5f       	subi	r18, 0xFF	; 255
    1b06:	3f 4f       	sbci	r19, 0xFF	; 255
    1b08:	37 83       	std	Z+7, r19	; 0x07
    1b0a:	26 83       	std	Z+6, r18	; 0x06
    1b0c:	14 c0       	rjmp	.+40     	; 0x1b36 <fputc+0x6e>
    1b0e:	8b 01       	movw	r16, r22
    1b10:	ec 01       	movw	r28, r24
    1b12:	fb 01       	movw	r30, r22
    1b14:	00 84       	ldd	r0, Z+8	; 0x08
    1b16:	f1 85       	ldd	r31, Z+9	; 0x09
    1b18:	e0 2d       	mov	r30, r0
    1b1a:	09 95       	icall
    1b1c:	89 2b       	or	r24, r25
    1b1e:	e1 f6       	brne	.-72     	; 0x1ad8 <fputc+0x10>
    1b20:	d8 01       	movw	r26, r16
    1b22:	16 96       	adiw	r26, 0x06	; 6
    1b24:	8d 91       	ld	r24, X+
    1b26:	9c 91       	ld	r25, X
    1b28:	17 97       	sbiw	r26, 0x07	; 7
    1b2a:	01 96       	adiw	r24, 0x01	; 1
    1b2c:	17 96       	adiw	r26, 0x07	; 7
    1b2e:	9c 93       	st	X, r25
    1b30:	8e 93       	st	-X, r24
    1b32:	16 97       	sbiw	r26, 0x06	; 6
    1b34:	ce 01       	movw	r24, r28
    1b36:	df 91       	pop	r29
    1b38:	cf 91       	pop	r28
    1b3a:	1f 91       	pop	r17
    1b3c:	0f 91       	pop	r16
    1b3e:	08 95       	ret

00001b40 <__ultoa_invert>:
    1b40:	fa 01       	movw	r30, r20
    1b42:	aa 27       	eor	r26, r26
    1b44:	28 30       	cpi	r18, 0x08	; 8
    1b46:	51 f1       	breq	.+84     	; 0x1b9c <__ultoa_invert+0x5c>
    1b48:	20 31       	cpi	r18, 0x10	; 16
    1b4a:	81 f1       	breq	.+96     	; 0x1bac <__ultoa_invert+0x6c>
    1b4c:	e8 94       	clt
    1b4e:	6f 93       	push	r22
    1b50:	6e 7f       	andi	r22, 0xFE	; 254
    1b52:	6e 5f       	subi	r22, 0xFE	; 254
    1b54:	7f 4f       	sbci	r23, 0xFF	; 255
    1b56:	8f 4f       	sbci	r24, 0xFF	; 255
    1b58:	9f 4f       	sbci	r25, 0xFF	; 255
    1b5a:	af 4f       	sbci	r26, 0xFF	; 255
    1b5c:	b1 e0       	ldi	r27, 0x01	; 1
    1b5e:	3e d0       	rcall	.+124    	; 0x1bdc <__ultoa_invert+0x9c>
    1b60:	b4 e0       	ldi	r27, 0x04	; 4
    1b62:	3c d0       	rcall	.+120    	; 0x1bdc <__ultoa_invert+0x9c>
    1b64:	67 0f       	add	r22, r23
    1b66:	78 1f       	adc	r23, r24
    1b68:	89 1f       	adc	r24, r25
    1b6a:	9a 1f       	adc	r25, r26
    1b6c:	a1 1d       	adc	r26, r1
    1b6e:	68 0f       	add	r22, r24
    1b70:	79 1f       	adc	r23, r25
    1b72:	8a 1f       	adc	r24, r26
    1b74:	91 1d       	adc	r25, r1
    1b76:	a1 1d       	adc	r26, r1
    1b78:	6a 0f       	add	r22, r26
    1b7a:	71 1d       	adc	r23, r1
    1b7c:	81 1d       	adc	r24, r1
    1b7e:	91 1d       	adc	r25, r1
    1b80:	a1 1d       	adc	r26, r1
    1b82:	20 d0       	rcall	.+64     	; 0x1bc4 <__ultoa_invert+0x84>
    1b84:	09 f4       	brne	.+2      	; 0x1b88 <__ultoa_invert+0x48>
    1b86:	68 94       	set
    1b88:	3f 91       	pop	r19
    1b8a:	2a e0       	ldi	r18, 0x0A	; 10
    1b8c:	26 9f       	mul	r18, r22
    1b8e:	11 24       	eor	r1, r1
    1b90:	30 19       	sub	r19, r0
    1b92:	30 5d       	subi	r19, 0xD0	; 208
    1b94:	31 93       	st	Z+, r19
    1b96:	de f6       	brtc	.-74     	; 0x1b4e <__ultoa_invert+0xe>
    1b98:	cf 01       	movw	r24, r30
    1b9a:	08 95       	ret
    1b9c:	46 2f       	mov	r20, r22
    1b9e:	47 70       	andi	r20, 0x07	; 7
    1ba0:	40 5d       	subi	r20, 0xD0	; 208
    1ba2:	41 93       	st	Z+, r20
    1ba4:	b3 e0       	ldi	r27, 0x03	; 3
    1ba6:	0f d0       	rcall	.+30     	; 0x1bc6 <__ultoa_invert+0x86>
    1ba8:	c9 f7       	brne	.-14     	; 0x1b9c <__ultoa_invert+0x5c>
    1baa:	f6 cf       	rjmp	.-20     	; 0x1b98 <__ultoa_invert+0x58>
    1bac:	46 2f       	mov	r20, r22
    1bae:	4f 70       	andi	r20, 0x0F	; 15
    1bb0:	40 5d       	subi	r20, 0xD0	; 208
    1bb2:	4a 33       	cpi	r20, 0x3A	; 58
    1bb4:	18 f0       	brcs	.+6      	; 0x1bbc <__ultoa_invert+0x7c>
    1bb6:	49 5d       	subi	r20, 0xD9	; 217
    1bb8:	31 fd       	sbrc	r19, 1
    1bba:	40 52       	subi	r20, 0x20	; 32
    1bbc:	41 93       	st	Z+, r20
    1bbe:	02 d0       	rcall	.+4      	; 0x1bc4 <__ultoa_invert+0x84>
    1bc0:	a9 f7       	brne	.-22     	; 0x1bac <__ultoa_invert+0x6c>
    1bc2:	ea cf       	rjmp	.-44     	; 0x1b98 <__ultoa_invert+0x58>
    1bc4:	b4 e0       	ldi	r27, 0x04	; 4
    1bc6:	a6 95       	lsr	r26
    1bc8:	97 95       	ror	r25
    1bca:	87 95       	ror	r24
    1bcc:	77 95       	ror	r23
    1bce:	67 95       	ror	r22
    1bd0:	ba 95       	dec	r27
    1bd2:	c9 f7       	brne	.-14     	; 0x1bc6 <__ultoa_invert+0x86>
    1bd4:	00 97       	sbiw	r24, 0x00	; 0
    1bd6:	61 05       	cpc	r22, r1
    1bd8:	71 05       	cpc	r23, r1
    1bda:	08 95       	ret
    1bdc:	9b 01       	movw	r18, r22
    1bde:	ac 01       	movw	r20, r24
    1be0:	0a 2e       	mov	r0, r26
    1be2:	06 94       	lsr	r0
    1be4:	57 95       	ror	r21
    1be6:	47 95       	ror	r20
    1be8:	37 95       	ror	r19
    1bea:	27 95       	ror	r18
    1bec:	ba 95       	dec	r27
    1bee:	c9 f7       	brne	.-14     	; 0x1be2 <__ultoa_invert+0xa2>
    1bf0:	62 0f       	add	r22, r18
    1bf2:	73 1f       	adc	r23, r19
    1bf4:	84 1f       	adc	r24, r20
    1bf6:	95 1f       	adc	r25, r21
    1bf8:	a0 1d       	adc	r26, r0
    1bfa:	08 95       	ret

00001bfc <_exit>:
    1bfc:	f8 94       	cli

00001bfe <__stop_program>:
    1bfe:	ff cf       	rjmp	.-2      	; 0x1bfe <__stop_program>
