proc main(int32 a0_0, int32 a1_0, int32 a2_0, int32 a3_0, int32 a4_0, int32 a5_0, int32 a6_0, int32 a7_0, int32 a8_0, int32 a9_0, int32 b0_0, int32 b1_0, int32 b2_0, int32 b3_0, int32 b4_0, int32 b5_0, int32 b6_0, int32 b7_0, int32 b8_0, int32 b9_0) =
{ true && and [a0_0 <=s 110729625@32, a0_0 >=s (-110729625)@32, a1_0 <=s 55364812@32, a1_0 >=s (-55364812)@32, a2_0 <=s 110729625@32, a2_0 >=s (-110729625)@32, a3_0 <=s 55364812@32, a3_0 >=s (-55364812)@32, a4_0 <=s 110729625@32, a4_0 >=s (-110729625)@32, a5_0 <=s 55364812@32, a5_0 >=s (-55364812)@32, a6_0 <=s 110729625@32, a6_0 >=s (-110729625)@32, a7_0 <=s 55364812@32, a7_0 >=s (-55364812)@32, a8_0 <=s 110729625@32, a8_0 >=s (-110729625)@32, a9_0 <=s 55364812@32, a9_0 >=s (-55364812)@32, b0_0 <=s 110729625@32, b0_0 >=s (-110729625)@32, b1_0 <=s 55364812@32, b1_0 >=s (-55364812)@32, b2_0 <=s 110729625@32, b2_0 >=s (-110729625)@32, b3_0 <=s 55364812@32, b3_0 >=s (-55364812)@32, b4_0 <=s 110729625@32, b4_0 >=s (-110729625)@32, b5_0 <=s 55364812@32, b5_0 >=s (-55364812)@32, b6_0 <=s 110729625@32, b6_0 >=s (-110729625)@32, b7_0 <=s 55364812@32, b7_0 >=s (-55364812)@32, b8_0 <=s 110729625@32, b8_0 >=s (-110729625)@32, b9_0 <=s 55364812@32, b9_0 >=s (-55364812)@32] }
mul g1_19173_1 b1_0 19@int32;
mul g2_19174_1 b2_0 19@int32;
mul g3_19175_1 b3_0 19@int32;
mul g4_19176_1 b4_0 19@int32;
mul g5_19177_1 b5_0 19@int32;
mul g6_19178_1 b6_0 19@int32;
mul g7_19179_1 b7_0 19@int32;
mul g8_19180_1 b8_0 19@int32;
mul g9_19181_1 b9_0 19@int32;
mul f1_2182_1 a1_0 2@int32;
mul f3_2183_1 a3_0 2@int32;
mul f5_2184_1 a5_0 2@int32;
mul f7_2185_1 a7_0 2@int32;
mul f9_2186_1 a9_0 2@int32;
mulj f0g0187_1 a0_0 b0_0;
mulj f0g1188_1 a0_0 b1_0;
mulj f0g2189_1 a0_0 b2_0;
mulj f0g3190_1 a0_0 b3_0;
mulj f0g4191_1 a0_0 b4_0;
mulj f0g5192_1 a0_0 b5_0;
mulj f0g6193_1 a0_0 b6_0;
mulj f0g7194_1 a0_0 b7_0;
mulj f0g8195_1 a0_0 b8_0;
mulj f0g9196_1 a0_0 b9_0;
mulj f1g0197_1 b0_0 a1_0;
mulj f1g1_2198_1 b1_0 f1_2182_1;
mulj f1g2199_1 b2_0 a1_0;
mulj f1g3_2200_1 b3_0 f1_2182_1;
mulj f1g4201_1 b4_0 a1_0;
mulj f1g5_2202_1 b5_0 f1_2182_1;
mulj f1g6203_1 b6_0 a1_0;
mulj f1g7_2204_1 b7_0 f1_2182_1;
mulj f1g8205_1 b8_0 a1_0;
mulj f1g9_38206_1 f1_2182_1 g9_19181_1;
mulj f2g0207_1 b0_0 a2_0;
mulj f2g1208_1 b1_0 a2_0;
mulj f2g2209_1 b2_0 a2_0;
mulj f2g3210_1 b3_0 a2_0;
mulj f2g4211_1 b4_0 a2_0;
mulj f2g5212_1 b5_0 a2_0;
mulj f2g6213_1 b6_0 a2_0;
mulj f2g7214_1 b7_0 a2_0;
mulj f2g8_19215_1 a2_0 g8_19180_1;
mulj f2g9_19216_1 g9_19181_1 a2_0;
mulj f3g0217_1 b0_0 a3_0;
mulj f3g1_2218_1 b1_0 f3_2183_1;
mulj f3g2219_1 b2_0 a3_0;
mulj f3g3_2220_1 b3_0 f3_2183_1;
mulj f3g4221_1 b4_0 a3_0;
mulj f3g5_2222_1 b5_0 f3_2183_1;
mulj f3g6223_1 b6_0 a3_0;
mulj f3g7_38224_1 f3_2183_1 g7_19179_1;
mulj f3g8_19225_1 g8_19180_1 a3_0;
mulj f3g9_38226_1 g9_19181_1 f3_2183_1;
mulj f4g0227_1 b0_0 a4_0;
mulj f4g1228_1 b1_0 a4_0;
mulj f4g2229_1 b2_0 a4_0;
mulj f4g3230_1 b3_0 a4_0;
mulj f4g4231_1 b4_0 a4_0;
mulj f4g5232_1 b5_0 a4_0;
mulj f4g6_19233_1 a4_0 g6_19178_1;
mulj f4g7_19234_1 g7_19179_1 a4_0;
mulj f4g8_19235_1 g8_19180_1 a4_0;
mulj f4g9_19236_1 g9_19181_1 a4_0;
mulj f5g0237_1 b0_0 a5_0;
mulj f5g1_2238_1 b1_0 f5_2184_1;
mulj f5g2239_1 b2_0 a5_0;
mulj f5g3_2240_1 b3_0 f5_2184_1;
mulj f5g4241_1 b4_0 a5_0;
mulj f5g5_38242_1 f5_2184_1 g5_19177_1;
mulj f5g6_19243_1 g6_19178_1 a5_0;
mulj f5g7_38244_1 g7_19179_1 f5_2184_1;
mulj f5g8_19245_1 g8_19180_1 a5_0;
mulj f5g9_38246_1 g9_19181_1 f5_2184_1;
mulj f6g0247_1 b0_0 a6_0;
mulj f6g1248_1 b1_0 a6_0;
mulj f6g2249_1 b2_0 a6_0;
mulj f6g3250_1 b3_0 a6_0;
mulj f6g4_19251_1 a6_0 g4_19176_1;
mulj f6g5_19252_1 g5_19177_1 a6_0;
mulj f6g6_19253_1 g6_19178_1 a6_0;
mulj f6g7_19254_1 g7_19179_1 a6_0;
mulj f6g8_19255_1 g8_19180_1 a6_0;
mulj f6g9_19256_1 g9_19181_1 a6_0;
mulj f7g0257_1 b0_0 a7_0;
mulj f7g1_2258_1 b1_0 f7_2185_1;
mulj f7g2259_1 b2_0 a7_0;
mulj f7g3_38260_1 f7_2185_1 g3_19175_1;
mulj f7g4_19261_1 g4_19176_1 a7_0;
mulj f7g5_38262_1 g5_19177_1 f7_2185_1;
mulj f7g6_19263_1 g6_19178_1 a7_0;
mulj f7g7_38264_1 g7_19179_1 f7_2185_1;
mulj f7g8_19265_1 g8_19180_1 a7_0;
mulj f7g9_38266_1 g9_19181_1 f7_2185_1;
mulj f8g0267_1 b0_0 a8_0;
mulj f8g1268_1 b1_0 a8_0;
mulj f8g2_19269_1 a8_0 g2_19174_1;
mulj f8g3_19270_1 g3_19175_1 a8_0;
mulj f8g4_19271_1 g4_19176_1 a8_0;
mulj f8g5_19272_1 g5_19177_1 a8_0;
mulj f8g6_19273_1 g6_19178_1 a8_0;
mulj f8g7_19274_1 g7_19179_1 a8_0;
mulj f8g8_19275_1 g8_19180_1 a8_0;
mulj f8g9_19276_1 g9_19181_1 a8_0;
mulj f9g0277_1 b0_0 a9_0;
mulj f9g1_38278_1 f9_2186_1 g1_19173_1;
mulj f9g2_19279_1 g2_19174_1 a9_0;
mulj f9g3_38280_1 g3_19175_1 f9_2186_1;
mulj f9g4_19281_1 g4_19176_1 a9_0;
mulj f9g5_38282_1 g5_19177_1 f9_2186_1;
mulj f9g6_19283_1 g6_19178_1 a9_0;
mulj f9g7_38284_1 g7_19179_1 f9_2186_1;
mulj f9g8_19285_1 g8_19180_1 a9_0;
mulj f9g9_38286_1 g9_19181_1 f9_2186_1;
add v376_1 f0g0187_1 f2g8_19215_1;
add v377_1 f4g6_19233_1 v376_1;
add v378_1 f6g4_19251_1 v377_1;
add v379_1 f8g2_19269_1 v378_1;
add v380_1 f1g9_38206_1 v379_1;
add v381_1 f3g7_38224_1 v380_1;
add v382_1 f5g5_38242_1 v381_1;
add v42_1 f7g3_38260_1 v382_1;
add h0287_1 v42_1 f9g1_38278_1;
add v43_1 f0g1188_1 f1g0197_1;
add v44_1 v43_1 f2g9_19216_1;
add v45_1 v44_1 f3g8_19225_1;
add v46_1 v45_1 f4g7_19234_1;
add v47_1 v46_1 f5g6_19243_1;
add v48_1 v47_1 f6g5_19252_1;
add v49_1 v48_1 f7g4_19261_1;
add v50_1 v49_1 f8g3_19270_1;
add h1288_1 v50_1 f9g2_19279_1;
add v362_1 f0g2189_1 f2g0207_1;
add v363_1 f4g8_19235_1 v362_1;
add v364_1 f6g6_19253_1 v363_1;
add v365_1 f8g4_19271_1 v364_1;
add v366_1 f1g1_2198_1 v365_1;
add v367_1 f3g9_38226_1 v366_1;
add v368_1 f5g7_38244_1 v367_1;
add v58_1 f7g5_38262_1 v368_1;
add h2289_1 v58_1 f9g3_38280_1;
add v59_1 f0g3190_1 f1g2199_1;
add v60_1 v59_1 f2g1208_1;
add v61_1 v60_1 f3g0217_1;
add v62_1 v61_1 f4g9_19236_1;
add v63_1 v62_1 f5g8_19245_1;
add v64_1 v63_1 f6g7_19254_1;
add v65_1 v64_1 f7g6_19263_1;
add v66_1 v65_1 f8g5_19272_1;
add h3290_1 v66_1 f9g4_19281_1;
add v369_1 f0g4191_1 f2g2209_1;
add v370_1 f4g0227_1 v369_1;
add v371_1 f6g8_19255_1 v370_1;
add v372_1 f8g6_19273_1 v371_1;
add v373_1 f1g3_2200_1 v372_1;
add v374_1 f3g1_2218_1 v373_1;
add v375_1 f5g9_38246_1 v374_1;
add v74_1 f7g7_38264_1 v375_1;
add h4291_1 v74_1 f9g5_38282_1;
add v75_1 f0g5192_1 f1g4201_1;
add v76_1 v75_1 f2g3210_1;
add v77_1 v76_1 f3g2219_1;
add v78_1 v77_1 f4g1228_1;
add v79_1 v78_1 f5g0237_1;
add v80_1 v79_1 f6g9_19256_1;
add v81_1 v80_1 f7g8_19265_1;
add v82_1 v81_1 f8g7_19274_1;
add h5292_1 v82_1 f9g6_19283_1;
add v355_1 f0g6193_1 f2g4211_1;
add v356_1 f4g2229_1 v355_1;
add v357_1 f6g0247_1 v356_1;
add v358_1 f8g8_19275_1 v357_1;
add v359_1 f1g5_2202_1 v358_1;
add v360_1 f3g3_2220_1 v359_1;
add v361_1 f5g1_2238_1 v360_1;
add v90_1 f7g9_38266_1 v361_1;
add h6293_1 v90_1 f9g7_38284_1;
add v91_1 f0g7194_1 f1g6203_1;
add v92_1 v91_1 f2g5212_1;
add v93_1 v92_1 f3g4221_1;
add v94_1 v93_1 f4g3230_1;
add v95_1 v94_1 f5g2239_1;
add v96_1 v95_1 f6g1248_1;
add v97_1 v96_1 f7g0257_1;
add v98_1 v97_1 f8g9_19276_1;
add h7294_1 v98_1 f9g8_19285_1;
add v348_1 f0g8195_1 f2g6213_1;
add v349_1 f4g4231_1 v348_1;
add v350_1 f6g2249_1 v349_1;
add v351_1 f8g0267_1 v350_1;
add v352_1 f1g7_2204_1 v351_1;
add v353_1 f3g5_2222_1 v352_1;
add v354_1 f5g3_2240_1 v353_1;
add v106_1 f7g1_2258_1 v354_1;
add h8295_1 v106_1 f9g9_38286_1;
add v107_1 f0g9196_1 f1g8205_1;
add v108_1 v107_1 f2g7214_1;
add v109_1 v108_1 f3g6223_1;
add v110_1 v109_1 f4g5232_1;
add v111_1 v110_1 f5g4241_1;
add v112_1 v111_1 f6g3250_1;
add v113_1 v112_1 f7g2259_1;
add v114_1 v113_1 f8g1268_1;
add h9296_1 v114_1 f9g0277_1;
add v115_1 h0287_1 33554432@int64;
split carry0297_1 tmp_to_use_1 v115_1 26;
add h1298_1 h1288_1 carry0297_1;
and v116_1@int64 v115_1 (-67108864)@int64;
assume v116_1 = carry0297_1 * 67108864 && true;
sub h0299_1 h0287_1 v116_1;
add v117_1 h4291_1 33554432@int64;
split carry4300_1 tmp_to_use_2 v117_1 26;
add h5301_1 h5292_1 carry4300_1;
and v118_1@int64 v117_1 (-67108864)@int64;
assume v118_1 = carry4300_1 * 67108864 && true;
sub h4302_1 h4291_1 v118_1;
add v119_1 h1298_1 16777216@int64;
split carry1303_1 tmp_to_use_3 v119_1 25;
add h2304_1 h2289_1 carry1303_1;
and v120_1@int64 v119_1 (-33554432)@int64;
assume v120_1 = carry1303_1 * 33554432 && true;
sub h1305_1 h1298_1 v120_1;
add v121_1 h5301_1 16777216@int64;
split carry5306_1 tmp_to_use_4 v121_1 25;
add h6307_1 h6293_1 carry5306_1;
and v122_1@int64 v121_1 (-33554432)@int64;
assume v122_1 = carry5306_1 * 33554432 && true;
sub h5308_1 h5301_1 v122_1;
add v123_1 h2304_1 33554432@int64;
split carry2309_1 tmp_to_use_5 v123_1 26;
add h3310_1 h3290_1 carry2309_1;
and v124_1@int64 v123_1 (-67108864)@int64;
assume v124_1 = carry2309_1 * 67108864 && true;
sub h2311_1 h2304_1 v124_1;
add v125_1 h6307_1 33554432@int64;
split carry6312_1 tmp_to_use_6 v125_1 26;
add h7313_1 h7294_1 carry6312_1;
and v126_1@int64 v125_1 (-67108864)@int64;
assume v126_1 = carry6312_1 * 67108864 && true;
sub h6314_1 h6307_1 v126_1;
add v127_1 h3310_1 16777216@int64;
split carry3315_1 tmp_to_use_7 v127_1 25;
add h4316_1 h4302_1 carry3315_1;
and v128_1@int64 v127_1 (-33554432)@int64;
assume v128_1 = carry3315_1 * 33554432 && true;
sub h3317_1 h3310_1 v128_1;
add v129_1 h7313_1 16777216@int64;
split carry7318_1 tmp_to_use_8 v129_1 25;
add h8319_1 h8295_1 carry7318_1;
and v130_1@int64 v129_1 (-33554432)@int64;
assume v130_1 = carry7318_1 * 33554432 && true;
sub h7320_1 h7313_1 v130_1;
add v131_1 h4316_1 33554432@int64;
split carry4321_1 tmp_to_use_9 v131_1 26;
add h5322_1 h5308_1 carry4321_1;
and v132_1@int64 v131_1 (-67108864)@int64;
assume v132_1 = carry4321_1 * 67108864 && true;
sub h4323_1 h4316_1 v132_1;
add v133_1 h8319_1 33554432@int64;
split carry8324_1 tmp_to_use_10 v133_1 26;
add h9325_1 h9296_1 carry8324_1;
and v134_1@int64 v133_1 (-67108864)@int64;
assume v134_1 = carry8324_1 * 67108864 && true;
sub h8326_1 h8319_1 v134_1;
add v135_1 h9325_1 16777216@int64;
split carry9327_1 tmp_to_use_11 v135_1 25;
mul v136_1 carry9327_1 19@int64;
add h0328_1 v136_1 h0299_1;
and v137_1@int64 v135_1 (-33554432)@int64;
assume v137_1 = carry9327_1 * 33554432 && true;
sub h9329_1 h9325_1 v137_1;
add v138_1 h0328_1 33554432@int64;
split carry0330_1 tmp_to_use_12 v138_1 26;
add h1331_1 h1305_1 carry0330_1;
and v139_1@int64 v138_1 (-67108864)@int64;
assume v139_1 = carry0330_1 * 67108864 && true;
sub h0332_1 h0328_1 v139_1;
vpc v140_1@int32 h0332_1;
vpc v141_1@int32 h1331_1;
vpc v142_1@int32 h2311_1;
vpc v143_1@int32 h3317_1;
vpc v144_1@int32 h4323_1;
vpc v145_1@int32 h5322_1;
vpc v146_1@int32 h6314_1;
vpc v147_1@int32 h7320_1;
vpc v148_1@int32 h8326_1;
vpc v149_1@int32 h9329_1;
{ v140_1 + (v141_1 * 67108864) + (v142_1 * 2251799813685248) + (v143_1 * 151115727451828646838272) + (v144_1 * 5070602400912917605986812821504) + (v145_1 * 340282366920938463463374607431768211456) + (v146_1 * 11417981541647679048466287755595961091061972992) + (v147_1 * 766247770432944429179173513575154591809369561091801088) + (v148_1 * 25711008708143844408671393477458601640355247900524685364822016) + (v149_1 * 1725436586697640946858688965569256363112777243042596638790631055949824) = (a0_0 + (a1_0 * 67108864) + (a2_0 * 2251799813685248) + (a3_0 * 151115727451828646838272) + (a4_0 * 5070602400912917605986812821504) + (a5_0 * 340282366920938463463374607431768211456) + (a6_0 * 11417981541647679048466287755595961091061972992) + (a7_0 * 766247770432944429179173513575154591809369561091801088) + (a8_0 * 25711008708143844408671393477458601640355247900524685364822016) + (a9_0 * 1725436586697640946858688965569256363112777243042596638790631055949824)) * (b0_0 + (b1_0 * 67108864) + (b2_0 * 2251799813685248) + (b3_0 * 151115727451828646838272) + (b4_0 * 5070602400912917605986812821504) + (b5_0 * 340282366920938463463374607431768211456) + (b6_0 * 11417981541647679048466287755595961091061972992) + (b7_0 * 766247770432944429179173513575154591809369561091801088) + (b8_0 * 25711008708143844408671393477458601640355247900524685364822016) + (b9_0 * 1725436586697640946858688965569256363112777243042596638790631055949824)) (mod 57896044618658097711785492504343953926634992332820282019728792003956564819968 - 19) && and [v116_1 = mul (carry0297_1) (67108864@64), v118_1 = mul (carry4300_1) (67108864@64), v120_1 = mul (carry1303_1) (33554432@64), v122_1 = mul (carry5306_1) (33554432@64), v124_1 = mul (carry2309_1) (67108864@64), v126_1 = mul (carry6312_1) (67108864@64), v128_1 = mul (carry3315_1) (33554432@64), v130_1 = mul (carry7318_1) (33554432@64), v132_1 = mul (carry4321_1) (67108864@64), v134_1 = mul (carry8324_1) (67108864@64), v137_1 = mul (carry9327_1) (33554432@64), v139_1 = mul (carry0330_1) (67108864@64), v140_1 <=s 33889976@32, v140_1 >=s (-33889976)@32, v141_1 <=s 16944988@32, v141_1 >=s (-16944988)@32, v142_1 <=s 33889976@32, v142_1 >=s (-33889976)@32, v143_1 <=s 16944988@32, v143_1 >=s (-16944988)@32, v144_1 <=s 33889976@32, v144_1 >=s (-33889976)@32, v145_1 <=s 16944988@32, v145_1 >=s (-16944988)@32, v146_1 <=s 33889976@32, v146_1 >=s (-33889976)@32, v147_1 <=s 16944988@32, v147_1 >=s (-16944988)@32, v148_1 <=s 33889976@32, v148_1 >=s (-33889976)@32, v149_1 <=s 16944988@32, v149_1 >=s (-16944988)@32] }