<profile>

<section name = "Vivado HLS Report for 'concatenate3d_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s'" level="0">
<item name = "Date">Thu Jun 26 23:56:03 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9219, 9219, 46.095 us, 46.095 us, 9219, 9219, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s_fu_54">concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s, 9218, 9218, 46.090 us, 46.090 us, 9218, 9218, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 20, 271, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 213, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s_fu_54">concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s, 0, 0, 20, 271, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data1_V_data_0_V_read">9, 2, 1, 2</column>
<column name="data1_V_data_1_V_read">9, 2, 1, 2</column>
<column name="data1_V_data_2_V_read">9, 2, 1, 2</column>
<column name="data1_V_data_3_V_read">9, 2, 1, 2</column>
<column name="data1_V_data_4_V_read">9, 2, 1, 2</column>
<column name="data2_V_data_0_V_read">9, 2, 1, 2</column>
<column name="data2_V_data_1_V_read">9, 2, 1, 2</column>
<column name="data2_V_data_2_V_read">9, 2, 1, 2</column>
<column name="data2_V_data_3_V_read">9, 2, 1, 2</column>
<column name="data2_V_data_4_V_read">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_write">9, 2, 1, 2</column>
<column name="res_V_data_1_V_write">9, 2, 1, 2</column>
<column name="res_V_data_2_V_write">9, 2, 1, 2</column>
<column name="res_V_data_3_V_write">9, 2, 1, 2</column>
<column name="res_V_data_4_V_write">9, 2, 1, 2</column>
<column name="res_V_data_5_V_write">9, 2, 1, 2</column>
<column name="res_V_data_6_V_write">9, 2, 1, 2</column>
<column name="res_V_data_7_V_write">9, 2, 1, 2</column>
<column name="res_V_data_8_V_write">9, 2, 1, 2</column>
<column name="res_V_data_9_V_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s_fu_54_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, concatenate3d&lt;array,array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,10u&gt;,config10&gt;, return value</column>
<column name="data1_V_data_0_V_dout">in, 8, ap_fifo, data1_V_data_0_V, pointer</column>
<column name="data1_V_data_0_V_empty_n">in, 1, ap_fifo, data1_V_data_0_V, pointer</column>
<column name="data1_V_data_0_V_read">out, 1, ap_fifo, data1_V_data_0_V, pointer</column>
<column name="data1_V_data_1_V_dout">in, 8, ap_fifo, data1_V_data_1_V, pointer</column>
<column name="data1_V_data_1_V_empty_n">in, 1, ap_fifo, data1_V_data_1_V, pointer</column>
<column name="data1_V_data_1_V_read">out, 1, ap_fifo, data1_V_data_1_V, pointer</column>
<column name="data1_V_data_2_V_dout">in, 8, ap_fifo, data1_V_data_2_V, pointer</column>
<column name="data1_V_data_2_V_empty_n">in, 1, ap_fifo, data1_V_data_2_V, pointer</column>
<column name="data1_V_data_2_V_read">out, 1, ap_fifo, data1_V_data_2_V, pointer</column>
<column name="data1_V_data_3_V_dout">in, 8, ap_fifo, data1_V_data_3_V, pointer</column>
<column name="data1_V_data_3_V_empty_n">in, 1, ap_fifo, data1_V_data_3_V, pointer</column>
<column name="data1_V_data_3_V_read">out, 1, ap_fifo, data1_V_data_3_V, pointer</column>
<column name="data1_V_data_4_V_dout">in, 8, ap_fifo, data1_V_data_4_V, pointer</column>
<column name="data1_V_data_4_V_empty_n">in, 1, ap_fifo, data1_V_data_4_V, pointer</column>
<column name="data1_V_data_4_V_read">out, 1, ap_fifo, data1_V_data_4_V, pointer</column>
<column name="data2_V_data_0_V_dout">in, 8, ap_fifo, data2_V_data_0_V, pointer</column>
<column name="data2_V_data_0_V_empty_n">in, 1, ap_fifo, data2_V_data_0_V, pointer</column>
<column name="data2_V_data_0_V_read">out, 1, ap_fifo, data2_V_data_0_V, pointer</column>
<column name="data2_V_data_1_V_dout">in, 8, ap_fifo, data2_V_data_1_V, pointer</column>
<column name="data2_V_data_1_V_empty_n">in, 1, ap_fifo, data2_V_data_1_V, pointer</column>
<column name="data2_V_data_1_V_read">out, 1, ap_fifo, data2_V_data_1_V, pointer</column>
<column name="data2_V_data_2_V_dout">in, 8, ap_fifo, data2_V_data_2_V, pointer</column>
<column name="data2_V_data_2_V_empty_n">in, 1, ap_fifo, data2_V_data_2_V, pointer</column>
<column name="data2_V_data_2_V_read">out, 1, ap_fifo, data2_V_data_2_V, pointer</column>
<column name="data2_V_data_3_V_dout">in, 8, ap_fifo, data2_V_data_3_V, pointer</column>
<column name="data2_V_data_3_V_empty_n">in, 1, ap_fifo, data2_V_data_3_V, pointer</column>
<column name="data2_V_data_3_V_read">out, 1, ap_fifo, data2_V_data_3_V, pointer</column>
<column name="data2_V_data_4_V_dout">in, 8, ap_fifo, data2_V_data_4_V, pointer</column>
<column name="data2_V_data_4_V_empty_n">in, 1, ap_fifo, data2_V_data_4_V, pointer</column>
<column name="data2_V_data_4_V_read">out, 1, ap_fifo, data2_V_data_4_V, pointer</column>
<column name="res_V_data_0_V_din">out, 8, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 8, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 8, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 8, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 8, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 8, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 8, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 8, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 8, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 8, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
</table>
</item>
</section>
</profile>
