<!--
::METADATA::
type: reference
topic_id: dd-03-compuertas-logicas
file_id: resumen-formulas-compuertas
status: draft
audience: student
last_updated: 2026-01-02
difficulty: 1
tags: [cheatsheet, compuertas, CI, referencia]
search_keywords: "resumen, compuertas, circuitos integrados, cheatsheet"
-->

> ğŸ  **NavegaciÃ³n:** [â† Volver al Ãndice](./01-03-Intro.md)

---

# ğŸ“‹ Cheatsheet: Compuertas LÃ³gicas

## SÃ­mbolos y Tablas

### Compuertas BÃ¡sicas

```
NOT      AND       OR        NAND      NOR
â”€[>o]â”€   â”€â”¬â”€Dâ”€     â”€â”¬â”€)â”€     â”€â”¬â”€Dâ—‹â”€    â”€â”¬â”€)â—‹â”€
         â”€â”˜       â”€â”˜         â”€â”˜        â”€â”˜

XOR      XNOR      Buffer    Tri-State
â”€â”¬â•)â”€    â”€â”¬â•)â—‹â”€    â”€[>]â”€     â”€[>]â”€
â”€â”˜       â”€â”˜                    â”‚EN
```

### Tablas de Verdad RÃ¡pidas

```
A Bâ”‚AND OR NAND NOR XOR XNOR
â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
0 0â”‚ 0  0   1   1   0   1
0 1â”‚ 0  1   1   0   1   0
1 0â”‚ 0  1   1   0   1   0
1 1â”‚ 1  1   0   0   0   1
```

---

## Conversiones Universales

### Solo NAND

| FunciÃ³n | ImplementaciÃ³n |
|---------|----------------|
| NOT A | A NAND A |
| A AND B | (A NAND B) NAND (A NAND B) |
| A OR B | (A NAND A) NAND (B NAND B) |

### Solo NOR

| FunciÃ³n | ImplementaciÃ³n |
|---------|----------------|
| NOT A | A NOR A |
| A OR B | (A NOR B) NOR (A NOR B) |
| A AND B | (A NOR A) NOR (B NOR B) |

---

## Circuitos Integrados TTL

| CI | FunciÃ³n | Contenido |
|----|---------|-----------|
| **74LS00** | NAND | 4 Ã— 2-in |
| **74LS02** | NOR | 4 Ã— 2-in |
| **74LS04** | NOT | 6 Ã— inv |
| **74LS08** | AND | 4 Ã— 2-in |
| 74LS10 | NAND | 3 Ã— 3-in |
| 74LS11 | AND | 3 Ã— 3-in |
| 74LS20 | NAND | 2 Ã— 4-in |
| 74LS27 | NOR | 3 Ã— 3-in |
| 74LS30 | NAND | 1 Ã— 8-in |
| **74LS32** | OR | 4 Ã— 2-in |
| **74LS86** | XOR | 4 Ã— 2-in |

---

## Niveles LÃ³gicos

### TTL (5V)

| ParÃ¡metro | Valor |
|-----------|-------|
| $V_{IH}$ min | 2.0V |
| $V_{IL}$ max | 0.8V |
| $V_{OH}$ min | 2.4V |
| $V_{OL}$ max | 0.4V |

### CMOS (5V)

| ParÃ¡metro | Valor |
|-----------|-------|
| $V_{IH}$ min | 3.5V |
| $V_{IL}$ max | 1.5V |
| $V_{OH}$ min | 4.9V |
| $V_{OL}$ max | 0.1V |

---

## ParÃ¡metros Importantes

### Fan-Out

$$\text{Fan-out} = \min\left(\frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}}\right)$$

**TÃ­pico 74LS:** 20

### Margen de Ruido

$$NM_H = V_{OH(min)} - V_{IH(min)} = 0.4V$$
$$NM_L = V_{IL(max)} - V_{OL(max)} = 0.4V$$

### Retardo de PropagaciÃ³n

$$t_p = \frac{t_{pLH} + t_{pHL}}{2}$$

**TÃ­pico 74LS:** 10ns

---

## Familias LÃ³gicas

| Familia | Velocidad | Consumo | Notas |
|---------|-----------|---------|-------|
| 74LS | Media | Medio | EstÃ¡ndar |
| 74HC | Alta | Bajo | CMOS |
| 74HCT | Alta | Bajo | CMOS compatible TTL |
| 74F | Muy Alta | Medio | Fast |
| 74ALS | Alta | Bajo | Advanced LS |

---

## Compatibilidad

| De â†’ A | Directo | SoluciÃ³n |
|--------|---------|----------|
| TTL â†’ CMOS | No | Pull-up 4.7kÎ© |
| CMOS â†’ TTL | SÃ­* | Verificar fan-out |
| HC â†’ LS | SÃ­ | - |
| HCT â†’ LS | SÃ­ | - |

---

## Reglas PrÃ¡cticas

### âš ï¸ Entradas No Conectadas

- **TTL:** ActÃºa como "1" (no recomendado)
- **CMOS:** Â¡NUNCA dejar flotantes!

### Desacoplamiento

- Capacitor 0.1ÂµF entre VCC y GND
- Uno por cada CI

### CÃ¡lculo de Retardo Total

$$t_{total} = \sum t_{p(compuertas\ en\ ruta\ crÃ­tica)}$$

---

## Expresiones Ãštiles

### SOP a NAND (2 niveles)

$$Y = AB + CD = \overline{\overline{AB} \cdot \overline{CD}}$$

### POS a NOR (2 niveles)

$$Y = (A+B)(C+D) = \overline{\overline{A+B} + \overline{C+D}}$$

---

## Pinout 74LS00 (NAND)

```
     â”Œâ”€â”€Uâ”€â”€â”
1A â”€â”€â”¤1  14â”œâ”€â”€ VCC
1B â”€â”€â”¤2  13â”œâ”€â”€ 4B
1Y â”€â”€â”¤3  12â”œâ”€â”€ 4A
2A â”€â”€â”¤4  11â”œâ”€â”€ 4Y
2B â”€â”€â”¤5  10â”œâ”€â”€ 3B
2Y â”€â”€â”¤6   9â”œâ”€â”€ 3A
GND â”€â”¤7   8â”œâ”€â”€ 3Y
     â””â”€â”€â”€â”€â”€â”˜
```

---

<!-- IA_CONTEXT
TIPO: Cheatsheet/Referencia rÃ¡pida
USO: Consulta durante diseÃ±o y laboratorio
-->
