<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/sparc/isa_traits.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/sparc/isa_traits.hh</h1><code>#include &quot;<a class="el" href="sparc__traits_8hh_source.html">arch/sparc/sparc_traits.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="arch_2sparc_2types_8hh_source.html">arch/sparc/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="static__inst__fwd_8hh_source.html">cpu/static_inst_fwd.hh</a>&quot;</code><br/>

<p><a href="sparc_2isa__traits_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceBigEndianGuest.html">BigEndianGuest</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html">SparcISA</a></td></tr>
<tr><td colspan="2"><h2>マクロ定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="sparc_2isa__traits_8hh.html#aae21ac6833454e7ead9810c372658afc">ISA_HAS_DELAY_SLOT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40">InterruptTypes</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40a990facc9547cd65bb78a7b1dd3141a47">IT_TRAP_LEVEL_ZERO</a>, 
<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40a4f80311c3981b4bb9a2fe0754cde660c">IT_HINTP</a>, 
<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40a0807b145d67d73e999f80760688319f6">IT_INT_VEC</a>, 
<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40ab235dac7d6f199a238be0404d711b157">IT_CPU_MONDO</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40ae9f79440d594cb7eeac7d823720a62c8">IT_DEV_MONDO</a>, 
<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40a39403fc273d5b050460c6a0f03a8e1e7">IT_RES_ERROR</a>, 
<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40a8894b9db1ea658e61aabcfc0a8d50616">IT_SOFT_INT</a>, 
<a class="el" href="namespaceSparcISA.html#acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50">NumInterruptTypes</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#aaf291bfb6ea39d0d8b0c369307f2eb92">decodeInst</a> (ExtMachInst)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a8f4ba87c53caab23396d3b86b672b0fb">MachineBytes</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const MachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a636df3d1cbf44a747182aa98c4f89429">NoopMachInst</a> = 0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a554fef169d109a5ccb7ce0dd6a43e521">LogVMPageSize</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a891eaf95159d764e6efae501c2860a3a">VMPageSize</a> = (1 &lt;&lt; LogVMPageSize)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a63fc50b3e99f87e3eb05f5a8bd473ea4">SegKPMEnd</a> = ULL(0xfffffffc00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a1b6320d4c0e7fb8b5cf9f28cef6681e0">SegKPMBase</a> = ULL(0xfffffac000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a500ead3838797254da115aeeff14aaa5">PageShift</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a7a804a2139c455999786dede70a4467b">PageBytes</a> = 1ULL &lt;&lt; PageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a518c446960e93d236b89246eabc20298">BranchPredAddrShiftAmt</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#ab232c3f77d12da8f20157152adc977bd">StartVAddrHole</a> = ULL(0x0000800000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a4d93696a5ef64a474d95daebd255181b">EndVAddrHole</a> = ULL(0xFFFF7FFFFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a23f8389b82b2ea7be78d3f123b91ec4c">VAddrAMask</a> = ULL(0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a> = ULL(0x000000FFFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#aa9425c8366e078ba79a7d9730ad25492">BytesInPageMask</a> = ULL(0x1FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a1c3adbc67ce574fe545e332d3bc677be">HasUnalignedMemAcc</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a9faf3aac879cfa867d4ae15d4119c45e">CurThreadInfoImplemented</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceSparcISA.html#a7e5bf2f33f34327efc1eeccbb0c1141f">CurThreadInfoReg</a> = -1</td></tr>
</table>
<hr/><h2>マクロ定義</h2>
<a class="anchor" id="aae21ac6833454e7ead9810c372658afc"></a><!-- doxytag: member="isa_traits.hh::ISA_HAS_DELAY_SLOT" ref="aae21ac6833454e7ead9810c372658afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISA_HAS_DELAY_SLOT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
