Record=TopLevelDocument|FileName=USB_CPLD.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U1|DocumentName=USB_CPLD.SchDoc|LibraryReference=EPM1270T144C5N|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 116 IOs, 1,270 Logic Elements, 144-Pin Plastic TQFP, Commercial Temperature, Speed Grade 5, Pb-Free|SubPartUniqueId1=QTLGCTHL|SubPartDocPath1=USB_CPLD.SchDoc|SubPartUniqueId2=YGNIHYFO|SubPartDocPath2=USB_CPLD.SchDoc|SubPartUniqueId3=NYJRHEGU|SubPartDocPath3=USB_CPLD.SchDoc|SubPartUniqueId4=NEHOGNIE|SubPartDocPath4=USB_CPLD.SchDoc|SubPartUniqueId5=KBIGYDNH|SubPartDocPath5=USB_CPLD.SchDoc|SubPartUniqueId6=CBGDLTIT|SubPartDocPath6=USB_CPLD.SchDoc|SubPartUniqueId7=KOYKERPR|SubPartDocPath7=USB_CPLD.SchDoc
