[16:36:15.775] <TB2>     INFO: *** Welcome to pxar ***
[16:36:15.776] <TB2>     INFO: *** Today: 2016/05/27
[16:36:15.782] <TB2>     INFO: *** Version: b2a7-dirty
[16:36:15.782] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C15.dat
[16:36:15.783] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:36:15.784] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//defaultMaskFile.dat
[16:36:15.784] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters_C15.dat
[16:36:15.862] <TB2>     INFO:         clk: 4
[16:36:15.862] <TB2>     INFO:         ctr: 4
[16:36:15.862] <TB2>     INFO:         sda: 19
[16:36:15.862] <TB2>     INFO:         tin: 9
[16:36:15.862] <TB2>     INFO:         level: 15
[16:36:15.862] <TB2>     INFO:         triggerdelay: 0
[16:36:15.862] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:36:15.862] <TB2>     INFO: Log level: DEBUG
[16:36:15.879] <TB2>     INFO: Found DTB DTB_WWXLHF
[16:36:15.900] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[16:36:15.903] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[16:36:15.905] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[16:36:17.465] <TB2>     INFO: DUT info: 
[16:36:17.465] <TB2>     INFO: The DUT currently contains the following objects:
[16:36:17.465] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:36:17.465] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[16:36:17.465] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[16:36:17.465] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:36:17.465] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.465] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:36:17.466] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:36:17.467] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:36:17.468] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:36:17.468] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:36:17.468] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:36:17.468] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:36:17.469] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:36:17.478] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31244288
[16:36:17.478] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x14faf90
[16:36:17.478] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x146f770
[16:36:17.478] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f57ddd94010
[16:36:17.478] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f57e3fff510
[16:36:17.478] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31309824 fPxarMemory = 0x7f57ddd94010
[16:36:17.479] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[16:36:17.480] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[16:36:17.480] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[16:36:17.480] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:36:17.880] <TB2>     INFO: enter 'restricted' command line mode
[16:36:17.880] <TB2>     INFO: enter test to run
[16:36:17.880] <TB2>     INFO:   test: FPIXTest no parameter change
[16:36:17.881] <TB2>     INFO:   running: fpixtest
[16:36:17.881] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:36:17.883] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:36:17.884] <TB2>     INFO: ######################################################################
[16:36:17.884] <TB2>     INFO: PixTestFPIXTest::doTest()
[16:36:17.884] <TB2>     INFO: ######################################################################
[16:36:17.887] <TB2>     INFO: ######################################################################
[16:36:17.887] <TB2>     INFO: PixTestPretest::doTest()
[16:36:17.887] <TB2>     INFO: ######################################################################
[16:36:17.893] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:17.893] <TB2>     INFO:    PixTestPretest::programROC() 
[16:36:17.893] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:35.910] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:36:35.910] <TB2>     INFO: IA differences per ROC:  18.5 17.7 17.7 17.7 16.1 17.7 16.9 22.5 18.5 18.5 16.9 17.7 17.7 16.1 18.5 17.7
[16:36:35.990] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:35.990] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:36:35.990] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:36.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[16:36:36.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[16:36:36.297] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[16:36:36.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[16:36:36.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 23.9188 mA
[16:36:36.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[16:36:36.701] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[16:36:36.802] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[16:36:36.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[16:36:37.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[16:36:37.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[16:36:37.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.5188 mA
[16:36:37.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 24.7188 mA
[16:36:37.409] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 23.9188 mA
[16:36:37.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[16:36:37.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[16:36:37.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.7188 mA
[16:36:37.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.1188 mA
[16:36:37.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  82 Ia 24.7188 mA
[16:36:38.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.9188 mA
[16:36:38.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[16:36:38.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.7188 mA
[16:36:38.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  85 Ia 23.9188 mA
[16:36:38.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 27.1188 mA
[16:36:38.526] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  60 Ia 22.3188 mA
[16:36:38.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  70 Ia 25.5188 mA
[16:36:38.728] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  62 Ia 23.1188 mA
[16:36:38.829] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  67 Ia 24.7188 mA
[16:36:38.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  64 Ia 24.7188 mA
[16:36:39.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  61 Ia 23.1188 mA
[16:36:39.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  66 Ia 24.7188 mA
[16:36:39.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  63 Ia 23.9188 mA
[16:36:39.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[16:36:39.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[16:36:39.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[16:36:39.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 24.7188 mA
[16:36:39.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 23.9188 mA
[16:36:39.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[16:36:39.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[16:36:40.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[16:36:40.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[16:36:40.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[16:36:40.350] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[16:36:40.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.5188 mA
[16:36:40.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  93 Ia 23.9188 mA
[16:36:40.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[16:36:40.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[16:36:40.860] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[16:36:40.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  63
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[16:36:40.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[16:36:40.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[16:36:40.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[16:36:40.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[16:36:40.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  93
[16:36:40.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[16:36:40.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[16:36:42.823] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[16:36:42.823] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.1  20.1  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  20.1  19.3  19.3
[16:36:42.859] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:42.859] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[16:36:42.859] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:43.001] <TB2>     INFO: Expecting 231680 events.
[16:36:51.165] <TB2>     INFO: 231680 events read in total (7447ms).
[16:36:51.322] <TB2>     INFO: Test took 8460ms.
[16:36:51.523] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 67
[16:36:51.526] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 61
[16:36:51.530] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 63
[16:36:51.536] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 62
[16:36:51.540] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:36:51.543] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 57
[16:36:51.547] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 64
[16:36:51.553] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 75 and Delta(CalDel) = 65
[16:36:51.557] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 67
[16:36:51.560] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 63
[16:36:51.567] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 65
[16:36:51.571] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 62
[16:36:51.574] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 61
[16:36:51.578] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 62
[16:36:51.584] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 58
[16:36:51.588] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 65
[16:36:51.637] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:36:51.670] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:51.670] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:36:51.670] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:51.807] <TB2>     INFO: Expecting 231680 events.
[16:37:00.048] <TB2>     INFO: 231680 events read in total (7526ms).
[16:37:00.060] <TB2>     INFO: Test took 8385ms.
[16:37:00.086] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 181 +/- 34.5
[16:37:00.390] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[16:37:00.393] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:37:00.397] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[16:37:00.401] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[16:37:00.404] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29.5
[16:37:00.408] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[16:37:00.417] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 168 +/- 33
[16:37:00.421] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 172 +/- 33
[16:37:00.424] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[16:37:00.431] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[16:37:00.435] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:37:00.439] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[16:37:00.442] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[16:37:00.446] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 28.5
[16:37:00.449] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 32.5
[16:37:00.490] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:37:00.490] <TB2>     INFO: CalDel:      181   145   143   138   140   116   144   168   172   149   147   143   131   130   123   164
[16:37:00.490] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:37:00.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C0.dat
[16:37:00.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C1.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C2.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C3.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C4.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C5.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C6.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C7.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C8.dat
[16:37:00.495] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C9.dat
[16:37:00.496] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C10.dat
[16:37:00.496] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C11.dat
[16:37:00.496] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C12.dat
[16:37:00.496] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C13.dat
[16:37:00.496] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C14.dat
[16:37:00.496] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C15.dat
[16:37:00.496] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:37:00.496] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:37:00.496] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[16:37:00.496] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:37:00.589] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:37:00.589] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:37:00.589] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:37:00.589] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:37:00.592] <TB2>     INFO: ######################################################################
[16:37:00.592] <TB2>     INFO: PixTestTiming::doTest()
[16:37:00.592] <TB2>     INFO: ######################################################################
[16:37:00.593] <TB2>     INFO:    ----------------------------------------------------------------------
[16:37:00.593] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[16:37:00.593] <TB2>     INFO:    ----------------------------------------------------------------------
[16:37:00.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:37:02.494] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:37:04.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:37:07.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:37:09.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:37:11.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:37:13.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:37:16.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:37:18.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:37:19.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:37:22.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:37:24.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:37:26.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:37:29.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:37:31.392] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:37:33.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:37:35.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:37:37.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:37:38.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:37:40.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:37:42.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:37:43.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:37:45.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:37:46.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:37:48.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:37:51.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:37:53.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:37:54.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:37:56.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:37:57.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:37:59.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:38:00.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:38:02.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:38:03.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:38:05.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:38:06.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:38:08.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:38:09.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:38:11.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:38:12.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:38:14.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:38:16.695] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:38:18.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:38:21.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:38:23.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:38:25.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:38:28.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:38:30.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:38:32.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:38:34.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:38:37.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:38:39.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:38:41.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:38:44.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:38:46.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:38:48.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:38:50.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:38:53.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:38:55.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:38:57.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:38:59.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:39:02.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:39:04.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:39:06.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:39:09.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:39:11.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:39:13.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:39:15.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:39:18.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:39:20.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:39:22.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:39:25.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:39:27.387] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:39:29.668] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:39:31.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:39:34.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:39:36.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:39:38.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:39:41.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:39:43.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:39:45.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:39:57.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:39:59.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:40:01.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:40:02.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:40:04.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:40:05.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:40:07.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:40:08.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:40:10.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:40:11.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:40:13.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:40:14.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:40:16.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:40:17.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:40:19.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:40:20.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:40:22.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:40:23.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:40:25.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:40:26.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:40:28.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:40:29.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:40:31.479] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:40:32.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:40:35.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:40:37.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:40:39.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:40:42.143] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:40:44.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:40:46.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:40:48.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:40:51.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:40:53.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:40:55.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:40:58.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:41:00.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:41:02.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:41:04.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:41:07.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:41:09.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:41:11.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:41:14.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:41:16.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:41:18.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:41:20.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:41:23.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:41:25.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:41:28.056] <TB2>     INFO: TBM Phase Settings: 240
[16:41:28.056] <TB2>     INFO: 400MHz Phase: 4
[16:41:28.056] <TB2>     INFO: 160MHz Phase: 7
[16:41:28.056] <TB2>     INFO: Functional Phase Area: 5
[16:41:28.059] <TB2>     INFO: Test took 267467 ms.
[16:41:28.059] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:41:28.059] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:28.059] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[16:41:28.059] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:28.059] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:41:30.333] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:41:33.168] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:41:36.007] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:41:38.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:41:41.501] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:41:44.340] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:41:46.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:41:50.587] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:41:52.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:41:53.625] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:41:55.161] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:41:56.681] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:41:58.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:41:59.718] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:42:01.239] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:42:02.758] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:42:04.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:42:05.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:42:07.351] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:42:09.629] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:42:11.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:42:13.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:42:14.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:42:16.480] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:42:17.999] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:42:19.530] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:42:21.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:42:23.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:42:25.600] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:42:27.882] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:42:30.166] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:42:31.687] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:42:33.206] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:42:34.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:42:36.247] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:42:38.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:42:40.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:42:43.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:42:45.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:42:46.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:42:48.375] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:42:49.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:42:51.420] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:42:53.694] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:42:55.968] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:42:58.266] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:43:00.543] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:43:02.062] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:43:03.583] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:43:05.102] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:43:06.621] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:43:08.903] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:43:11.175] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:43:13.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:43:15.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:43:17.269] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:43:18.835] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:43:20.364] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:43:21.898] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:43:23.421] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:43:24.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:43:26.468] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:43:27.987] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:43:29.914] <TB2>     INFO: ROC Delay Settings: 228
[16:43:29.914] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[16:43:29.914] <TB2>     INFO: ROC Port 0 Delay: 4
[16:43:29.914] <TB2>     INFO: ROC Port 1 Delay: 4
[16:43:29.914] <TB2>     INFO: Functional ROC Area: 4
[16:43:29.918] <TB2>     INFO: Test took 121859 ms.
[16:43:29.918] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[16:43:29.918] <TB2>     INFO:    ----------------------------------------------------------------------
[16:43:29.918] <TB2>     INFO:    PixTestTiming::TimingTest()
[16:43:29.918] <TB2>     INFO:    ----------------------------------------------------------------------
[16:43:31.057] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4408 4408 4408 4408 4408 4408 4408 4408 e062 c000 a101 8040 4408 4409 4408 4409 4408 4408 4408 4409 e062 c000 
[16:43:31.057] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 a102 80b1 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 
[16:43:31.057] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 a103 80c0 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 
[16:43:31.057] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:43:45.365] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:45.366] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:43:59.068] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:59.068] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:44:13.246] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:13.246] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:44:27.365] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:27.365] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:44:41.456] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:41.456] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:44:55.398] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:55.398] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:45:09.290] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:09.290] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:45:23.248] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:23.248] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:45:37.406] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:37.406] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:45:51.428] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:51.809] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:51.821] <TB2>     INFO: Decoding statistics:
[16:45:51.821] <TB2>     INFO:   General information:
[16:45:51.821] <TB2>     INFO: 	 16bit words read:         240000000
[16:45:51.821] <TB2>     INFO: 	 valid events total:       20000000
[16:45:51.821] <TB2>     INFO: 	 empty events:             20000000
[16:45:51.821] <TB2>     INFO: 	 valid events with pixels: 0
[16:45:51.821] <TB2>     INFO: 	 valid pixel hits:         0
[16:45:51.822] <TB2>     INFO:   Event errors: 	           0
[16:45:51.822] <TB2>     INFO: 	 start marker:             0
[16:45:51.822] <TB2>     INFO: 	 stop marker:              0
[16:45:51.822] <TB2>     INFO: 	 overflow:                 0
[16:45:51.822] <TB2>     INFO: 	 invalid 5bit words:       0
[16:45:51.822] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[16:45:51.822] <TB2>     INFO:   TBM errors: 		           0
[16:45:51.822] <TB2>     INFO: 	 flawed TBM headers:       0
[16:45:51.822] <TB2>     INFO: 	 flawed TBM trailers:      0
[16:45:51.822] <TB2>     INFO: 	 event ID mismatches:      0
[16:45:51.822] <TB2>     INFO:   ROC errors: 		           0
[16:45:51.822] <TB2>     INFO: 	 missing ROC header(s):    0
[16:45:51.822] <TB2>     INFO: 	 misplaced readback start: 0
[16:45:51.822] <TB2>     INFO:   Pixel decoding errors:	   0
[16:45:51.822] <TB2>     INFO: 	 pixel data incomplete:    0
[16:45:51.822] <TB2>     INFO: 	 pixel address:            0
[16:45:51.822] <TB2>     INFO: 	 pulse height fill bit:    0
[16:45:51.822] <TB2>     INFO: 	 buffer corruption:        0
[16:45:51.822] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:51.822] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:45:51.822] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:51.822] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:51.822] <TB2>     INFO:    Read back bit status: 1
[16:45:51.822] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:51.822] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:51.822] <TB2>     INFO:    Timings are good!
[16:45:51.822] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:51.822] <TB2>     INFO: Test took 141904 ms.
[16:45:51.822] <TB2>     INFO: PixTestTiming::TimingTest() done.
[16:45:51.822] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:45:51.822] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:45:51.822] <TB2>     INFO: PixTestTiming::doTest took 531232 ms.
[16:45:51.822] <TB2>     INFO: PixTestTiming::doTest() done
[16:45:51.823] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:45:51.823] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[16:45:51.823] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[16:45:51.823] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[16:45:51.823] <TB2>     INFO: Write out ROCDelayScan3_V0
[16:45:51.824] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:45:51.824] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:45:52.177] <TB2>     INFO: ######################################################################
[16:45:52.177] <TB2>     INFO: PixTestAlive::doTest()
[16:45:52.177] <TB2>     INFO: ######################################################################
[16:45:52.181] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:52.181] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:45:52.181] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:52.183] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:45:52.531] <TB2>     INFO: Expecting 41600 events.
[16:45:56.537] <TB2>     INFO: 41600 events read in total (3291ms).
[16:45:56.538] <TB2>     INFO: Test took 4355ms.
[16:45:56.546] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:56.546] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:45:56.546] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:45:56.921] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:45:56.921] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[16:45:56.921] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[16:45:56.924] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:56.924] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:45:56.924] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:56.925] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:45:57.269] <TB2>     INFO: Expecting 41600 events.
[16:46:00.212] <TB2>     INFO: 41600 events read in total (2228ms).
[16:46:00.212] <TB2>     INFO: Test took 3286ms.
[16:46:00.212] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:00.212] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:46:00.213] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:46:00.213] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:46:00.619] <TB2>     INFO: PixTestAlive::maskTest() done
[16:46:00.619] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:46:00.623] <TB2>     INFO:    ----------------------------------------------------------------------
[16:46:00.623] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:00.623] <TB2>     INFO:    ----------------------------------------------------------------------
[16:46:00.624] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:00.974] <TB2>     INFO: Expecting 41600 events.
[16:46:05.022] <TB2>     INFO: 41600 events read in total (3333ms).
[16:46:05.023] <TB2>     INFO: Test took 4399ms.
[16:46:05.031] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:05.031] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:46:05.031] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:46:05.406] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:46:05.406] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:46:05.406] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:46:05.406] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:46:05.415] <TB2>     INFO: ######################################################################
[16:46:05.415] <TB2>     INFO: PixTestTrim::doTest()
[16:46:05.415] <TB2>     INFO: ######################################################################
[16:46:05.419] <TB2>     INFO:    ----------------------------------------------------------------------
[16:46:05.419] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:46:05.419] <TB2>     INFO:    ----------------------------------------------------------------------
[16:46:05.518] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:46:05.518] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:46:05.556] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:46:05.556] <TB2>     INFO:     run 1 of 1
[16:46:05.556] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:05.903] <TB2>     INFO: Expecting 5025280 events.
[16:46:50.204] <TB2>     INFO: 1400256 events read in total (43586ms).
[16:47:33.827] <TB2>     INFO: 2783256 events read in total (87209ms).
[16:48:18.580] <TB2>     INFO: 4176448 events read in total (131963ms).
[16:48:46.968] <TB2>     INFO: 5025280 events read in total (160350ms).
[16:48:47.022] <TB2>     INFO: Test took 161466ms.
[16:48:47.089] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:47.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:48.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:50.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:51.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:52.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:54.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:55.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:57.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:58.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:59.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:49:01.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:49:02.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:49:03.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:49:05.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:49:06.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:49:08.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:49:09.671] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294744064
[16:49:09.677] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4056 minThrLimit = 95.3643 minThrNLimit = 117.651 -> result = 95.4056 -> 95
[16:49:09.678] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4919 minThrLimit = 98.4779 minThrNLimit = 123.378 -> result = 98.4919 -> 98
[16:49:09.678] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.363 minThrLimit = 100.31 minThrNLimit = 123.101 -> result = 100.363 -> 100
[16:49:09.679] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2423 minThrLimit = 99.2354 minThrNLimit = 125.386 -> result = 99.2423 -> 99
[16:49:09.679] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8538 minThrLimit = 90.8309 minThrNLimit = 116.468 -> result = 90.8538 -> 90
[16:49:09.680] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5703 minThrLimit = 93.5673 minThrNLimit = 118.16 -> result = 93.5703 -> 93
[16:49:09.680] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9646 minThrLimit = 95.9618 minThrNLimit = 119.452 -> result = 95.9646 -> 95
[16:49:09.681] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7941 minThrLimit = 92.7936 minThrNLimit = 117.659 -> result = 92.7941 -> 92
[16:49:09.683] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6001 minThrLimit = 87.5855 minThrNLimit = 105.736 -> result = 87.6001 -> 87
[16:49:09.683] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1101 minThrLimit = 96.0983 minThrNLimit = 119.019 -> result = 96.1101 -> 96
[16:49:09.684] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8174 minThrLimit = 95.7747 minThrNLimit = 115.857 -> result = 95.8174 -> 95
[16:49:09.684] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2762 minThrLimit = 98.2478 minThrNLimit = 120.678 -> result = 98.2762 -> 98
[16:49:09.685] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.764 minThrLimit = 101.687 minThrNLimit = 127.186 -> result = 101.764 -> 101
[16:49:09.685] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4245 minThrLimit = 89.3979 minThrNLimit = 115.262 -> result = 89.4245 -> 89
[16:49:09.686] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3261 minThrLimit = 85.2975 minThrNLimit = 112.704 -> result = 85.3261 -> 85
[16:49:09.686] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6496 minThrLimit = 91.6398 minThrNLimit = 110.837 -> result = 91.6496 -> 91
[16:49:09.686] <TB2>     INFO: ROC 0 VthrComp = 95
[16:49:09.686] <TB2>     INFO: ROC 1 VthrComp = 98
[16:49:09.687] <TB2>     INFO: ROC 2 VthrComp = 100
[16:49:09.687] <TB2>     INFO: ROC 3 VthrComp = 99
[16:49:09.687] <TB2>     INFO: ROC 4 VthrComp = 90
[16:49:09.687] <TB2>     INFO: ROC 5 VthrComp = 93
[16:49:09.687] <TB2>     INFO: ROC 6 VthrComp = 95
[16:49:09.687] <TB2>     INFO: ROC 7 VthrComp = 92
[16:49:09.687] <TB2>     INFO: ROC 8 VthrComp = 87
[16:49:09.688] <TB2>     INFO: ROC 9 VthrComp = 96
[16:49:09.688] <TB2>     INFO: ROC 10 VthrComp = 95
[16:49:09.689] <TB2>     INFO: ROC 11 VthrComp = 98
[16:49:09.689] <TB2>     INFO: ROC 12 VthrComp = 101
[16:49:09.689] <TB2>     INFO: ROC 13 VthrComp = 89
[16:49:09.689] <TB2>     INFO: ROC 14 VthrComp = 85
[16:49:09.689] <TB2>     INFO: ROC 15 VthrComp = 91
[16:49:09.690] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:49:09.691] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:49:09.711] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:49:09.711] <TB2>     INFO:     run 1 of 1
[16:49:09.711] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:49:10.060] <TB2>     INFO: Expecting 5025280 events.
[16:49:46.869] <TB2>     INFO: 888624 events read in total (36094ms).
[16:50:27.959] <TB2>     INFO: 1775336 events read in total (77184ms).
[16:51:04.251] <TB2>     INFO: 2661040 events read in total (113476ms).
[16:51:38.406] <TB2>     INFO: 3536888 events read in total (147631ms).
[16:52:13.188] <TB2>     INFO: 4409064 events read in total (182413ms).
[16:52:42.248] <TB2>     INFO: 5025280 events read in total (211473ms).
[16:52:42.334] <TB2>     INFO: Test took 212624ms.
[16:52:42.575] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:43.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:44.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:46.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:48.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:49.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:51.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:52:53.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:52:54.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:52:56.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:52:57.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:52:59.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:01.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:02.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:04.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:05.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:07.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:09.036] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246972416
[16:53:09.040] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 70.4642 for pixel 18/1 mean/min/max = 50.459/30.4024/70.5156
[16:53:09.041] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.1214 for pixel 11/79 mean/min/max = 44.628/32.0743/57.1818
[16:53:09.041] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.5191 for pixel 1/79 mean/min/max = 45.4283/31.5757/59.2808
[16:53:09.042] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3919 for pixel 13/79 mean/min/max = 44.4829/31.3735/57.5923
[16:53:09.042] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.7261 for pixel 2/10 mean/min/max = 45.7888/33.7924/57.7852
[16:53:09.042] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6072 for pixel 10/77 mean/min/max = 44.4607/32.8721/56.0493
[16:53:09.043] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.4782 for pixel 32/1 mean/min/max = 45.0339/33.4916/56.5763
[16:53:09.043] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.2971 for pixel 7/14 mean/min/max = 45.1006/33.627/56.5742
[16:53:09.044] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.3066 for pixel 24/6 mean/min/max = 48.1462/31.8685/64.4239
[16:53:09.044] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.8039 for pixel 16/0 mean/min/max = 44.8551/31.7907/57.9195
[16:53:09.044] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.67 for pixel 0/51 mean/min/max = 46.4967/32.2783/60.7151
[16:53:09.045] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.8623 for pixel 22/10 mean/min/max = 44.4536/31.9526/56.9547
[16:53:09.045] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.4223 for pixel 8/58 mean/min/max = 45.7591/32.0783/59.4399
[16:53:09.045] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.5807 for pixel 3/8 mean/min/max = 45.4635/33.3018/57.6251
[16:53:09.046] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.3686 for pixel 16/0 mean/min/max = 43.5863/32.0507/55.1218
[16:53:09.046] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9454 for pixel 51/64 mean/min/max = 45.6366/33.2754/57.9978
[16:53:09.047] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:53:09.183] <TB2>     INFO: Expecting 411648 events.
[16:53:16.794] <TB2>     INFO: 411648 events read in total (6896ms).
[16:53:16.801] <TB2>     INFO: Expecting 411648 events.
[16:53:24.276] <TB2>     INFO: 411648 events read in total (6805ms).
[16:53:24.285] <TB2>     INFO: Expecting 411648 events.
[16:53:31.969] <TB2>     INFO: 411648 events read in total (7018ms).
[16:53:31.980] <TB2>     INFO: Expecting 411648 events.
[16:53:39.846] <TB2>     INFO: 411648 events read in total (7200ms).
[16:53:39.863] <TB2>     INFO: Expecting 411648 events.
[16:53:47.760] <TB2>     INFO: 411648 events read in total (7240ms).
[16:53:47.796] <TB2>     INFO: Expecting 411648 events.
[16:53:55.584] <TB2>     INFO: 411648 events read in total (7181ms).
[16:53:55.612] <TB2>     INFO: Expecting 411648 events.
[16:54:03.339] <TB2>     INFO: 411648 events read in total (7109ms).
[16:54:03.372] <TB2>     INFO: Expecting 411648 events.
[16:54:10.860] <TB2>     INFO: 411648 events read in total (6862ms).
[16:54:10.884] <TB2>     INFO: Expecting 411648 events.
[16:54:18.328] <TB2>     INFO: 411648 events read in total (6793ms).
[16:54:18.353] <TB2>     INFO: Expecting 411648 events.
[16:54:25.923] <TB2>     INFO: 411648 events read in total (6917ms).
[16:54:25.952] <TB2>     INFO: Expecting 411648 events.
[16:54:33.511] <TB2>     INFO: 411648 events read in total (6916ms).
[16:54:33.542] <TB2>     INFO: Expecting 411648 events.
[16:54:41.083] <TB2>     INFO: 411648 events read in total (6895ms).
[16:54:41.116] <TB2>     INFO: Expecting 411648 events.
[16:54:48.625] <TB2>     INFO: 411648 events read in total (6865ms).
[16:54:48.659] <TB2>     INFO: Expecting 411648 events.
[16:54:56.158] <TB2>     INFO: 411648 events read in total (6859ms).
[16:54:56.195] <TB2>     INFO: Expecting 411648 events.
[16:55:03.697] <TB2>     INFO: 411648 events read in total (6864ms).
[16:55:03.740] <TB2>     INFO: Expecting 411648 events.
[16:55:11.180] <TB2>     INFO: 411648 events read in total (6812ms).
[16:55:11.223] <TB2>     INFO: Test took 122177ms.
[16:55:11.735] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1583 < 35 for itrim = 131; old thr = 34.1347 ... break
[16:55:11.771] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8918 < 35 for itrim+1 = 98; old thr = 34.9038 ... break
[16:55:11.804] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6423 < 35 for itrim+1 = 113; old thr = 34.6163 ... break
[16:55:11.843] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.226 < 35 for itrim+1 = 107; old thr = 34.9219 ... break
[16:55:11.877] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.033 < 35 for itrim = 106; old thr = 33.3883 ... break
[16:55:11.914] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5596 < 35 for itrim+1 = 92; old thr = 34.8958 ... break
[16:55:11.953] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1498 < 35 for itrim+1 = 96; old thr = 34.9457 ... break
[16:55:11.991] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0958 < 35 for itrim = 93; old thr = 34.29 ... break
[16:55:12.017] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1191 < 35 for itrim = 108; old thr = 34.3882 ... break
[16:55:12.055] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5913 < 35 for itrim+1 = 99; old thr = 34.635 ... break
[16:55:12.084] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7579 < 35 for itrim = 111; old thr = 34.0577 ... break
[16:55:12.129] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0807 < 35 for itrim = 98; old thr = 34.7844 ... break
[16:55:12.169] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3809 < 35 for itrim = 116; old thr = 33.6812 ... break
[16:55:12.208] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0951 < 35 for itrim = 105; old thr = 33.9784 ... break
[16:55:12.256] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0966 < 35 for itrim = 96; old thr = 34.627 ... break
[16:55:12.280] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.353 < 35 for itrim = 92; old thr = 33.3786 ... break
[16:55:12.356] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:55:12.367] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:55:12.367] <TB2>     INFO:     run 1 of 1
[16:55:12.367] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:55:12.711] <TB2>     INFO: Expecting 5025280 events.
[16:55:47.971] <TB2>     INFO: 871192 events read in total (34545ms).
[16:56:22.930] <TB2>     INFO: 1740856 events read in total (69504ms).
[16:56:57.213] <TB2>     INFO: 2610232 events read in total (103787ms).
[16:57:32.049] <TB2>     INFO: 3469616 events read in total (138623ms).
[16:58:07.873] <TB2>     INFO: 4324960 events read in total (174447ms).
[16:58:35.848] <TB2>     INFO: 5025280 events read in total (202422ms).
[16:58:35.935] <TB2>     INFO: Test took 203569ms.
[16:58:36.121] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:36.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:38.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:39.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:41.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:42.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:44.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:45.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:47.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:48.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:50.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:51.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:53.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:54.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:56.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:58.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:59.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:01.040] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318173184
[16:59:01.042] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.908676 .. 58.994913
[16:59:01.117] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 68 (-1/-1) hits flags = 528 (plus default)
[16:59:01.127] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:59:01.127] <TB2>     INFO:     run 1 of 1
[16:59:01.127] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:01.471] <TB2>     INFO: Expecting 2129920 events.
[16:59:40.673] <TB2>     INFO: 1063344 events read in total (38481ms).
[17:00:18.933] <TB2>     INFO: 2111784 events read in total (76741ms).
[17:00:19.994] <TB2>     INFO: 2129920 events read in total (77802ms).
[17:00:20.017] <TB2>     INFO: Test took 78891ms.
[17:00:20.071] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:20.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:21.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:22.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:23.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:24.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:25.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:26.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:27.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:28.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:29.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:30.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:31.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:32.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:34.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:35.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:36.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:37.240] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336322560
[17:00:37.321] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.846325 .. 48.176997
[17:00:37.397] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 58 (-1/-1) hits flags = 528 (plus default)
[17:00:37.407] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:00:37.407] <TB2>     INFO:     run 1 of 1
[17:00:37.407] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:37.756] <TB2>     INFO: Expecting 1830400 events.
[17:01:18.541] <TB2>     INFO: 1139576 events read in total (40070ms).
[17:01:43.016] <TB2>     INFO: 1830400 events read in total (64545ms).
[17:01:43.038] <TB2>     INFO: Test took 65632ms.
[17:01:43.081] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:43.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:44.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:45.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:46.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:47.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:48.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:49.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:50.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:51.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:52.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:53.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:54.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:55.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:56.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:57.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:01:58.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:01:59.752] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336322560
[17:01:59.835] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.425654 .. 43.164554
[17:01:59.909] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[17:01:59.919] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:01:59.919] <TB2>     INFO:     run 1 of 1
[17:01:59.919] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:00.263] <TB2>     INFO: Expecting 1497600 events.
[17:02:42.323] <TB2>     INFO: 1157840 events read in total (41345ms).
[17:02:54.824] <TB2>     INFO: 1497600 events read in total (53846ms).
[17:02:54.847] <TB2>     INFO: Test took 54928ms.
[17:02:54.882] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:54.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:55.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:56.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:57.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:58.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:59.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:00.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:01.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:02.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:03.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:04.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:05.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:06.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:07.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:08.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:09.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:10.054] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336322560
[17:03:10.135] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.398034 .. 42.398251
[17:03:10.212] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:03:10.222] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:03:10.222] <TB2>     INFO:     run 1 of 1
[17:03:10.222] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:10.572] <TB2>     INFO: Expecting 1397760 events.
[17:03:52.271] <TB2>     INFO: 1155552 events read in total (40984ms).
[17:04:01.259] <TB2>     INFO: 1397760 events read in total (49972ms).
[17:04:01.278] <TB2>     INFO: Test took 51058ms.
[17:04:01.312] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:01.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:02.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:03.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:04.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:05.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:06.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:06.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:07.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:08.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:09.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:10.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:11.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:12.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:13.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:14.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:15.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:16.337] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336322560
[17:04:16.420] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:04:16.420] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:04:16.430] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:04:16.431] <TB2>     INFO:     run 1 of 1
[17:04:16.431] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:16.776] <TB2>     INFO: Expecting 1364480 events.
[17:04:55.769] <TB2>     INFO: 1075312 events read in total (38278ms).
[17:05:06.670] <TB2>     INFO: 1364480 events read in total (49179ms).
[17:05:06.686] <TB2>     INFO: Test took 50255ms.
[17:05:06.720] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:06.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:07.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:08.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:09.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:10.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:11.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:12.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:13.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:14.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:15.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:16.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:17.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:18.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:19.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:20.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:21.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:22.198] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357117952
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C0.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C1.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C2.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C3.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C4.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C5.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C6.dat
[17:05:22.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C7.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C8.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C9.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C10.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C11.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C12.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C13.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C14.dat
[17:05:22.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C15.dat
[17:05:22.242] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C0.dat
[17:05:22.250] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C1.dat
[17:05:22.257] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C2.dat
[17:05:22.264] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C3.dat
[17:05:22.270] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C4.dat
[17:05:22.277] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C5.dat
[17:05:22.284] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C6.dat
[17:05:22.291] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C7.dat
[17:05:22.297] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C8.dat
[17:05:22.304] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C9.dat
[17:05:22.311] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C10.dat
[17:05:22.318] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C11.dat
[17:05:22.325] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C12.dat
[17:05:22.331] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C13.dat
[17:05:22.338] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C14.dat
[17:05:22.345] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C15.dat
[17:05:22.351] <TB2>     INFO: PixTestTrim::trimTest() done
[17:05:22.351] <TB2>     INFO: vtrim:     131  98 113 107 106  92  96  93 108  99 111  98 116 105  96  92 
[17:05:22.351] <TB2>     INFO: vthrcomp:   95  98 100  99  90  93  95  92  87  96  95  98 101  89  85  91 
[17:05:22.351] <TB2>     INFO: vcal mean:  35.04  35.01  34.94  34.93  34.96  34.98  34.96  35.04  35.04  34.96  34.98  34.94  34.97  34.97  34.96  34.96 
[17:05:22.351] <TB2>     INFO: vcal RMS:    0.96   0.83   0.88   0.85   0.78   0.77   0.78   0.76   0.92   0.82   0.86   0.87   1.02   0.78   0.74   0.82 
[17:05:22.351] <TB2>     INFO: bits mean:   9.05   9.59   9.78   9.78   9.02   9.54   9.49   9.30   9.17   9.58   9.20   9.68   9.57   9.16  10.04   9.01 
[17:05:22.351] <TB2>     INFO: bits RMS:    2.64   2.77   2.60   2.71   2.64   2.63   2.51   2.56   2.62   2.75   2.70   2.71   2.63   2.61   2.62   2.71 
[17:05:22.362] <TB2>     INFO:    ----------------------------------------------------------------------
[17:05:22.362] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:05:22.362] <TB2>     INFO:    ----------------------------------------------------------------------
[17:05:22.365] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:05:22.365] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:05:22.376] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:05:22.376] <TB2>     INFO:     run 1 of 1
[17:05:22.376] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:22.721] <TB2>     INFO: Expecting 4160000 events.
[17:06:09.006] <TB2>     INFO: 1145695 events read in total (45570ms).
[17:06:54.763] <TB2>     INFO: 2278510 events read in total (91327ms).
[17:07:40.704] <TB2>     INFO: 3397685 events read in total (137268ms).
[17:08:11.825] <TB2>     INFO: 4160000 events read in total (168389ms).
[17:08:11.880] <TB2>     INFO: Test took 169504ms.
[17:08:12.002] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:12.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:14.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:15.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:17.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:19.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:21.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:23.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:25.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:27.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:29.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:30.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:32.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:34.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:36.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:38.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:40.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:42.144] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379908096
[17:08:42.145] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:08:42.218] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:08:42.218] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[17:08:42.229] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:08:42.229] <TB2>     INFO:     run 1 of 1
[17:08:42.230] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:08:42.572] <TB2>     INFO: Expecting 3910400 events.
[17:09:28.452] <TB2>     INFO: 1133925 events read in total (45165ms).
[17:10:14.018] <TB2>     INFO: 2255050 events read in total (90731ms).
[17:10:59.491] <TB2>     INFO: 3364435 events read in total (136204ms).
[17:11:22.150] <TB2>     INFO: 3910400 events read in total (158863ms).
[17:11:22.206] <TB2>     INFO: Test took 159976ms.
[17:11:22.329] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:22.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:24.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:26.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:28.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:30.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:32.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:33.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:35.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:37.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:39.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:41.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:43.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:45.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:47.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:48.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:50.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:52.661] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386334720
[17:11:52.662] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:11:52.734] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:11:52.735] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[17:11:52.747] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:52.747] <TB2>     INFO:     run 1 of 1
[17:11:52.747] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:53.095] <TB2>     INFO: Expecting 3681600 events.
[17:12:39.525] <TB2>     INFO: 1169130 events read in total (45714ms).
[17:13:26.240] <TB2>     INFO: 2322210 events read in total (92429ms).
[17:14:12.567] <TB2>     INFO: 3464640 events read in total (138756ms).
[17:14:21.572] <TB2>     INFO: 3681600 events read in total (147761ms).
[17:14:21.619] <TB2>     INFO: Test took 148872ms.
[17:14:21.723] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:21.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:14:23.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:14:25.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:14:27.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:14:29.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:30.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:32.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:34.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:14:36.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:14:38.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:14:39.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:14:41.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:14:43.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:45.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:47.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:49.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:50.964] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386334720
[17:14:50.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:14:51.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:14:51.038] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[17:14:51.049] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:14:51.049] <TB2>     INFO:     run 1 of 1
[17:14:51.049] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:51.391] <TB2>     INFO: Expecting 3660800 events.
[17:15:38.103] <TB2>     INFO: 1172295 events read in total (45997ms).
[17:16:24.645] <TB2>     INFO: 2328080 events read in total (92539ms).
[17:17:10.812] <TB2>     INFO: 3473720 events read in total (138707ms).
[17:17:18.703] <TB2>     INFO: 3660800 events read in total (146597ms).
[17:17:18.749] <TB2>     INFO: Test took 147700ms.
[17:17:18.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:19.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:17:20.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:17:22.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:17:24.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:17:25.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:17:27.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:17:29.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:17:31.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:17:32.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:17:34.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:17:36.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:17:38.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:17:39.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:17:41.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:17:43.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:17:45.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:17:46.971] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386334720
[17:17:46.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:17:47.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:17:47.045] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[17:17:47.055] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:17:47.056] <TB2>     INFO:     run 1 of 1
[17:17:47.056] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:17:47.399] <TB2>     INFO: Expecting 3681600 events.
[17:18:35.280] <TB2>     INFO: 1168475 events read in total (47166ms).
[17:19:21.897] <TB2>     INFO: 2320590 events read in total (93783ms).
[17:20:08.345] <TB2>     INFO: 3462825 events read in total (140231ms).
[17:20:17.878] <TB2>     INFO: 3681600 events read in total (149764ms).
[17:20:17.919] <TB2>     INFO: Test took 150863ms.
[17:20:18.025] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:20:18.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:20:19.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:20:21.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:20:23.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:20:25.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:20:26.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:20:28.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:20:30.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:20:32.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:20:34.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:20:35.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:20:37.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:20:39.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:20:41.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:20:42.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:20:44.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:20:46.543] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397783040
[17:20:46.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.9135, thr difference RMS: 1.3521
[17:20:46.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.95281, thr difference RMS: 1.61026
[17:20:46.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.35001, thr difference RMS: 1.50293
[17:20:46.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.63404, thr difference RMS: 1.51335
[17:20:46.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.85848, thr difference RMS: 1.42022
[17:20:46.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.11816, thr difference RMS: 1.36899
[17:20:46.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.84269, thr difference RMS: 1.47912
[17:20:46.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.40113, thr difference RMS: 1.48615
[17:20:46.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.61533, thr difference RMS: 1.71145
[17:20:46.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.71815, thr difference RMS: 1.47853
[17:20:46.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.14444, thr difference RMS: 1.46369
[17:20:46.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.29853, thr difference RMS: 1.5246
[17:20:46.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.29888, thr difference RMS: 1.50585
[17:20:46.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.57729, thr difference RMS: 1.23216
[17:20:46.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.57691, thr difference RMS: 1.21023
[17:20:46.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.0856, thr difference RMS: 1.55883
[17:20:46.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.0304, thr difference RMS: 1.34921
[17:20:46.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.93199, thr difference RMS: 1.59713
[17:20:46.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.24341, thr difference RMS: 1.472
[17:20:46.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.6125, thr difference RMS: 1.49005
[17:20:46.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.66665, thr difference RMS: 1.41752
[17:20:46.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.14086, thr difference RMS: 1.3616
[17:20:46.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.78866, thr difference RMS: 1.47081
[17:20:46.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.50548, thr difference RMS: 1.48485
[17:20:46.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.73015, thr difference RMS: 1.71942
[17:20:46.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.71691, thr difference RMS: 1.48763
[17:20:46.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.11249, thr difference RMS: 1.46376
[17:20:46.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.38663, thr difference RMS: 1.51172
[17:20:46.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.29642, thr difference RMS: 1.5131
[17:20:46.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.48771, thr difference RMS: 1.21406
[17:20:46.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.53754, thr difference RMS: 1.19593
[17:20:46.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.04036, thr difference RMS: 1.54471
[17:20:46.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.2516, thr difference RMS: 1.3784
[17:20:46.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.05138, thr difference RMS: 1.57833
[17:20:46.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.15718, thr difference RMS: 1.4657
[17:20:46.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.69735, thr difference RMS: 1.47121
[17:20:46.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.69861, thr difference RMS: 1.42295
[17:20:46.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.26846, thr difference RMS: 1.35425
[17:20:46.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.86855, thr difference RMS: 1.45294
[17:20:46.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.69311, thr difference RMS: 1.46243
[17:20:46.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.94814, thr difference RMS: 1.76354
[17:20:46.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.72306, thr difference RMS: 1.47645
[17:20:46.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.09982, thr difference RMS: 1.4765
[17:20:46.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.57118, thr difference RMS: 1.52567
[17:20:46.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.37283, thr difference RMS: 1.50484
[17:20:46.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.53556, thr difference RMS: 1.22523
[17:20:46.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.48825, thr difference RMS: 1.17959
[17:20:46.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.10335, thr difference RMS: 1.55208
[17:20:46.554] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.2514, thr difference RMS: 1.39746
[17:20:46.554] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.20258, thr difference RMS: 1.60236
[17:20:46.554] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.03794, thr difference RMS: 1.51398
[17:20:46.554] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.82146, thr difference RMS: 1.48687
[17:20:46.554] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.76435, thr difference RMS: 1.40428
[17:20:46.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.42255, thr difference RMS: 1.34382
[17:20:46.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.82421, thr difference RMS: 1.48114
[17:20:46.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.89754, thr difference RMS: 1.45329
[17:20:46.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.0043, thr difference RMS: 1.76234
[17:20:46.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.74657, thr difference RMS: 1.47456
[17:20:46.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.17942, thr difference RMS: 1.4801
[17:20:46.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.62408, thr difference RMS: 1.52278
[17:20:46.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.45247, thr difference RMS: 1.51479
[17:20:46.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.56687, thr difference RMS: 1.23545
[17:20:46.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.46185, thr difference RMS: 1.18669
[17:20:46.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.15976, thr difference RMS: 1.53919
[17:20:46.668] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[17:20:46.671] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2081 seconds
[17:20:46.672] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:20:47.387] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:20:47.387] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:20:47.391] <TB2>     INFO: ######################################################################
[17:20:47.391] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[17:20:47.391] <TB2>     INFO: ######################################################################
[17:20:47.392] <TB2>     INFO:    ----------------------------------------------------------------------
[17:20:47.392] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:20:47.392] <TB2>     INFO:    ----------------------------------------------------------------------
[17:20:47.392] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:20:47.403] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:20:47.403] <TB2>     INFO:     run 1 of 1
[17:20:47.403] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:20:47.751] <TB2>     INFO: Expecting 59072000 events.
[17:21:17.102] <TB2>     INFO: 1072000 events read in total (28635ms).
[17:21:45.283] <TB2>     INFO: 2140200 events read in total (56816ms).
[17:22:12.495] <TB2>     INFO: 3208600 events read in total (84028ms).
[17:22:40.912] <TB2>     INFO: 4280400 events read in total (112445ms).
[17:23:09.349] <TB2>     INFO: 5348800 events read in total (140882ms).
[17:23:37.728] <TB2>     INFO: 6417400 events read in total (169261ms).
[17:24:06.092] <TB2>     INFO: 7489400 events read in total (197625ms).
[17:24:34.448] <TB2>     INFO: 8558800 events read in total (225981ms).
[17:25:03.361] <TB2>     INFO: 9627000 events read in total (254894ms).
[17:25:32.227] <TB2>     INFO: 10699200 events read in total (283760ms).
[17:26:01.145] <TB2>     INFO: 11768000 events read in total (312678ms).
[17:26:29.524] <TB2>     INFO: 12836400 events read in total (341057ms).
[17:26:58.688] <TB2>     INFO: 13907400 events read in total (370221ms).
[17:27:27.093] <TB2>     INFO: 14976200 events read in total (398626ms).
[17:27:55.951] <TB2>     INFO: 16044200 events read in total (427484ms).
[17:28:24.334] <TB2>     INFO: 17114800 events read in total (455867ms).
[17:28:53.701] <TB2>     INFO: 18185200 events read in total (485235ms).
[17:29:21.547] <TB2>     INFO: 19253000 events read in total (513080ms).
[17:29:50.108] <TB2>     INFO: 20322200 events read in total (541641ms).
[17:30:18.569] <TB2>     INFO: 21393000 events read in total (570102ms).
[17:30:47.111] <TB2>     INFO: 22461200 events read in total (598644ms).
[17:31:15.482] <TB2>     INFO: 23529400 events read in total (627015ms).
[17:31:44.130] <TB2>     INFO: 24601800 events read in total (655663ms).
[17:32:12.669] <TB2>     INFO: 25670000 events read in total (684202ms).
[17:32:41.787] <TB2>     INFO: 26738400 events read in total (713320ms).
[17:33:10.019] <TB2>     INFO: 27810800 events read in total (741552ms).
[17:33:38.481] <TB2>     INFO: 28879400 events read in total (770014ms).
[17:34:06.815] <TB2>     INFO: 29947600 events read in total (798348ms).
[17:34:35.890] <TB2>     INFO: 31019400 events read in total (827423ms).
[17:35:04.397] <TB2>     INFO: 32087800 events read in total (855930ms).
[17:35:32.792] <TB2>     INFO: 33155800 events read in total (884325ms).
[17:36:01.605] <TB2>     INFO: 34226200 events read in total (913138ms).
[17:36:31.193] <TB2>     INFO: 35295600 events read in total (942726ms).
[17:36:59.785] <TB2>     INFO: 36363600 events read in total (971318ms).
[17:37:28.651] <TB2>     INFO: 37432400 events read in total (1000184ms).
[17:37:56.840] <TB2>     INFO: 38503800 events read in total (1028373ms).
[17:38:25.757] <TB2>     INFO: 39572000 events read in total (1057290ms).
[17:38:54.251] <TB2>     INFO: 40640000 events read in total (1085784ms).
[17:39:22.777] <TB2>     INFO: 41711000 events read in total (1114310ms).
[17:39:51.311] <TB2>     INFO: 42779800 events read in total (1142844ms).
[17:40:19.687] <TB2>     INFO: 43848400 events read in total (1171220ms).
[17:40:47.671] <TB2>     INFO: 44919000 events read in total (1199204ms).
[17:41:16.040] <TB2>     INFO: 45988200 events read in total (1227573ms).
[17:41:44.589] <TB2>     INFO: 47056000 events read in total (1256122ms).
[17:42:13.064] <TB2>     INFO: 48125000 events read in total (1284597ms).
[17:42:41.476] <TB2>     INFO: 49196400 events read in total (1313009ms).
[17:43:10.529] <TB2>     INFO: 50264200 events read in total (1342062ms).
[17:43:39.015] <TB2>     INFO: 51331800 events read in total (1370548ms).
[17:44:07.275] <TB2>     INFO: 52402400 events read in total (1398808ms).
[17:44:36.133] <TB2>     INFO: 53471800 events read in total (1427666ms).
[17:45:04.711] <TB2>     INFO: 54539800 events read in total (1456244ms).
[17:45:33.029] <TB2>     INFO: 55607000 events read in total (1484562ms).
[17:46:01.465] <TB2>     INFO: 56677400 events read in total (1512998ms).
[17:46:29.903] <TB2>     INFO: 57746800 events read in total (1541436ms).
[17:46:58.387] <TB2>     INFO: 58815400 events read in total (1569920ms).
[17:47:05.511] <TB2>     INFO: 59072000 events read in total (1577044ms).
[17:47:05.532] <TB2>     INFO: Test took 1578129ms.
[17:47:05.595] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:05.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:47:05.723] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:06.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:47:06.903] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:08.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:47:08.093] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:09.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:47:09.268] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:10.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:47:10.422] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:11.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:47:11.587] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:12.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:47:12.779] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:13.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:47:13.944] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:15.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:47:15.147] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:16.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:47:16.330] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:17.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:47:17.515] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:18.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:47:18.712] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:20.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:47:20.035] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:21.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:47:21.221] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:22.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:47:22.381] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:23.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:47:23.550] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:24.738] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498933760
[17:47:24.769] <TB2>     INFO: PixTestScurves::scurves() done 
[17:47:24.769] <TB2>     INFO: Vcal mean:  34.87  35.06  35.09  35.06  35.08  35.09  35.06  35.09  35.15  35.13  35.06  35.01  35.08  35.15  35.07  35.10 
[17:47:24.769] <TB2>     INFO: Vcal RMS:    0.85   0.70   0.78   0.71   0.64   0.63   0.65   0.63   0.80   0.71   0.74   0.75   0.93   0.64   0.60   0.67 
[17:47:24.769] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:47:24.841] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:47:24.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:47:24.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:47:24.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:47:24.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:47:24.841] <TB2>     INFO: ######################################################################
[17:47:24.841] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:47:24.841] <TB2>     INFO: ######################################################################
[17:47:24.846] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:47:25.188] <TB2>     INFO: Expecting 41600 events.
[17:47:29.198] <TB2>     INFO: 41600 events read in total (3285ms).
[17:47:29.198] <TB2>     INFO: Test took 4352ms.
[17:47:29.206] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:29.206] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[17:47:29.206] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:47:29.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 46, 58] has eff 0/10
[17:47:29.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 46, 58]
[17:47:29.217] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[17:47:29.217] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:47:29.217] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:47:29.217] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:47:29.557] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:47:29.902] <TB2>     INFO: Expecting 41600 events.
[17:47:33.932] <TB2>     INFO: 41600 events read in total (3315ms).
[17:47:33.933] <TB2>     INFO: Test took 4376ms.
[17:47:33.940] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:33.941] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:47:33.941] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:47:33.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.164
[17:47:33.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[17:47:33.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.894
[17:47:33.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.084
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.461
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 173
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.661
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.882
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.303
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.935
[17:47:33.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.141
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,52] phvalue 185
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.455
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.285
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 165
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.787
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.2
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,10] phvalue 184
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.531
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.042
[17:47:33.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[17:47:33.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.798
[17:47:33.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[17:47:33.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:47:33.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:47:33.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:47:34.040] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:47:34.387] <TB2>     INFO: Expecting 41600 events.
[17:47:38.435] <TB2>     INFO: 41600 events read in total (3333ms).
[17:47:38.436] <TB2>     INFO: Test took 4396ms.
[17:47:38.448] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:38.448] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:47:38.448] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:47:38.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 10
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8745
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,14] phvalue 67
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.766
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8724
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 76
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.1185
[17:47:38.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6667
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9395
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,66] phvalue 84
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5628
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.8163
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,68] phvalue 94
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1224
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,14] phvalue 74
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9458
[17:47:38.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 71
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.8877
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.6195
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,14] phvalue 83
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5376
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 74
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1414
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 86
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.9444
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 88
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7812
[17:47:38.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 76
[17:47:38.461] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 14, 0 0
[17:47:38.867] <TB2>     INFO: Expecting 2560 events.
[17:47:39.824] <TB2>     INFO: 2560 events read in total (242ms).
[17:47:39.824] <TB2>     INFO: Test took 1363ms.
[17:47:39.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:39.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[17:47:40.331] <TB2>     INFO: Expecting 2560 events.
[17:47:41.287] <TB2>     INFO: 2560 events read in total (241ms).
[17:47:41.287] <TB2>     INFO: Test took 1463ms.
[17:47:41.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:41.288] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 2 2
[17:47:41.795] <TB2>     INFO: Expecting 2560 events.
[17:47:42.751] <TB2>     INFO: 2560 events read in total (241ms).
[17:47:42.751] <TB2>     INFO: Test took 1463ms.
[17:47:42.751] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:42.752] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:47:43.259] <TB2>     INFO: Expecting 2560 events.
[17:47:44.217] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:44.218] <TB2>     INFO: Test took 1466ms.
[17:47:44.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:44.218] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[17:47:44.726] <TB2>     INFO: Expecting 2560 events.
[17:47:45.685] <TB2>     INFO: 2560 events read in total (244ms).
[17:47:45.685] <TB2>     INFO: Test took 1467ms.
[17:47:45.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:45.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 66, 5 5
[17:47:46.193] <TB2>     INFO: Expecting 2560 events.
[17:47:47.151] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:47.151] <TB2>     INFO: Test took 1466ms.
[17:47:47.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:47.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[17:47:47.660] <TB2>     INFO: Expecting 2560 events.
[17:47:48.618] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:48.619] <TB2>     INFO: Test took 1467ms.
[17:47:48.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:48.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 68, 7 7
[17:47:49.126] <TB2>     INFO: Expecting 2560 events.
[17:47:50.084] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:50.084] <TB2>     INFO: Test took 1464ms.
[17:47:50.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:50.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 14, 8 8
[17:47:50.592] <TB2>     INFO: Expecting 2560 events.
[17:47:51.548] <TB2>     INFO: 2560 events read in total (241ms).
[17:47:51.549] <TB2>     INFO: Test took 1463ms.
[17:47:51.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:51.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 9 9
[17:47:52.056] <TB2>     INFO: Expecting 2560 events.
[17:47:53.014] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:53.015] <TB2>     INFO: Test took 1466ms.
[17:47:53.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:53.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[17:47:53.522] <TB2>     INFO: Expecting 2560 events.
[17:47:54.479] <TB2>     INFO: 2560 events read in total (242ms).
[17:47:54.479] <TB2>     INFO: Test took 1464ms.
[17:47:54.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:54.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 14, 11 11
[17:47:54.986] <TB2>     INFO: Expecting 2560 events.
[17:47:55.944] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:55.945] <TB2>     INFO: Test took 1466ms.
[17:47:55.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:55.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 12 12
[17:47:56.453] <TB2>     INFO: Expecting 2560 events.
[17:47:57.409] <TB2>     INFO: 2560 events read in total (241ms).
[17:47:57.409] <TB2>     INFO: Test took 1463ms.
[17:47:57.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:57.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 13 13
[17:47:57.917] <TB2>     INFO: Expecting 2560 events.
[17:47:58.876] <TB2>     INFO: 2560 events read in total (244ms).
[17:47:58.877] <TB2>     INFO: Test took 1467ms.
[17:47:58.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:58.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 14 14
[17:47:59.387] <TB2>     INFO: Expecting 2560 events.
[17:48:00.343] <TB2>     INFO: 2560 events read in total (242ms).
[17:48:00.343] <TB2>     INFO: Test took 1466ms.
[17:48:00.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:00.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 15 15
[17:48:00.851] <TB2>     INFO: Expecting 2560 events.
[17:48:01.809] <TB2>     INFO: 2560 events read in total (243ms).
[17:48:01.809] <TB2>     INFO: Test took 1466ms.
[17:48:01.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:48:01.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:48:01.813] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:02.319] <TB2>     INFO: Expecting 655360 events.
[17:48:14.114] <TB2>     INFO: 655360 events read in total (11080ms).
[17:48:14.125] <TB2>     INFO: Expecting 655360 events.
[17:48:25.696] <TB2>     INFO: 655360 events read in total (11005ms).
[17:48:25.712] <TB2>     INFO: Expecting 655360 events.
[17:48:37.226] <TB2>     INFO: 655360 events read in total (10956ms).
[17:48:37.247] <TB2>     INFO: Expecting 655360 events.
[17:48:48.606] <TB2>     INFO: 655360 events read in total (10799ms).
[17:48:48.631] <TB2>     INFO: Expecting 655360 events.
[17:49:00.382] <TB2>     INFO: 655360 events read in total (11192ms).
[17:49:00.410] <TB2>     INFO: Expecting 655360 events.
[17:49:12.076] <TB2>     INFO: 655360 events read in total (11111ms).
[17:49:12.108] <TB2>     INFO: Expecting 655360 events.
[17:49:23.844] <TB2>     INFO: 655360 events read in total (11188ms).
[17:49:23.882] <TB2>     INFO: Expecting 655360 events.
[17:49:35.640] <TB2>     INFO: 655360 events read in total (11217ms).
[17:49:35.681] <TB2>     INFO: Expecting 655360 events.
[17:49:47.379] <TB2>     INFO: 655360 events read in total (11156ms).
[17:49:47.424] <TB2>     INFO: Expecting 655360 events.
[17:49:59.090] <TB2>     INFO: 655360 events read in total (11140ms).
[17:49:59.143] <TB2>     INFO: Expecting 655360 events.
[17:50:10.852] <TB2>     INFO: 655360 events read in total (11178ms).
[17:50:10.907] <TB2>     INFO: Expecting 655360 events.
[17:50:22.523] <TB2>     INFO: 655360 events read in total (11089ms).
[17:50:22.580] <TB2>     INFO: Expecting 655360 events.
[17:50:33.994] <TB2>     INFO: 655360 events read in total (10887ms).
[17:50:34.057] <TB2>     INFO: Expecting 655360 events.
[17:50:45.508] <TB2>     INFO: 655360 events read in total (10925ms).
[17:50:45.575] <TB2>     INFO: Expecting 655360 events.
[17:50:57.339] <TB2>     INFO: 655360 events read in total (11237ms).
[17:50:57.415] <TB2>     INFO: Expecting 655360 events.
[17:51:09.231] <TB2>     INFO: 655360 events read in total (11288ms).
[17:51:09.312] <TB2>     INFO: Test took 187499ms.
[17:51:09.406] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:09.712] <TB2>     INFO: Expecting 655360 events.
[17:51:21.619] <TB2>     INFO: 655360 events read in total (11192ms).
[17:51:21.629] <TB2>     INFO: Expecting 655360 events.
[17:51:33.256] <TB2>     INFO: 655360 events read in total (11057ms).
[17:51:33.272] <TB2>     INFO: Expecting 655360 events.
[17:51:44.959] <TB2>     INFO: 655360 events read in total (11122ms).
[17:51:44.977] <TB2>     INFO: Expecting 655360 events.
[17:51:56.652] <TB2>     INFO: 655360 events read in total (11110ms).
[17:51:56.675] <TB2>     INFO: Expecting 655360 events.
[17:52:08.420] <TB2>     INFO: 655360 events read in total (11188ms).
[17:52:08.449] <TB2>     INFO: Expecting 655360 events.
[17:52:20.008] <TB2>     INFO: 655360 events read in total (11007ms).
[17:52:20.041] <TB2>     INFO: Expecting 655360 events.
[17:52:31.666] <TB2>     INFO: 655360 events read in total (11082ms).
[17:52:31.704] <TB2>     INFO: Expecting 655360 events.
[17:52:43.255] <TB2>     INFO: 655360 events read in total (11009ms).
[17:52:43.296] <TB2>     INFO: Expecting 655360 events.
[17:52:54.804] <TB2>     INFO: 655360 events read in total (10964ms).
[17:52:54.849] <TB2>     INFO: Expecting 655360 events.
[17:53:06.500] <TB2>     INFO: 655360 events read in total (11095ms).
[17:53:06.549] <TB2>     INFO: Expecting 655360 events.
[17:53:18.269] <TB2>     INFO: 655360 events read in total (11184ms).
[17:53:18.324] <TB2>     INFO: Expecting 655360 events.
[17:53:30.042] <TB2>     INFO: 655360 events read in total (11191ms).
[17:53:30.100] <TB2>     INFO: Expecting 655360 events.
[17:53:41.816] <TB2>     INFO: 655360 events read in total (11190ms).
[17:53:41.881] <TB2>     INFO: Expecting 655360 events.
[17:53:53.361] <TB2>     INFO: 655360 events read in total (10953ms).
[17:53:53.429] <TB2>     INFO: Expecting 655360 events.
[17:54:04.863] <TB2>     INFO: 655360 events read in total (10908ms).
[17:54:04.936] <TB2>     INFO: Expecting 655360 events.
[17:54:16.462] <TB2>     INFO: 655360 events read in total (10999ms).
[17:54:16.537] <TB2>     INFO: Test took 187131ms.
[17:54:16.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:54:16.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:54:16.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:54:16.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.710] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:54:16.710] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.710] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:54:16.710] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.711] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:54:16.711] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.711] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:54:16.711] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.711] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:54:16.711] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.712] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:54:16.712] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.712] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:54:16.712] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:54:16.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:54:16.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:54:16.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.714] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:54:16.714] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.714] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:54:16.714] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:16.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:54:16.715] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.722] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.729] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.736] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.743] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.750] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.757] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.764] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.771] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.778] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:54:16.785] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:54:16.792] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:54:16.799] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:54:16.806] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:54:16.813] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.820] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.827] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.834] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.841] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.848] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.855] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:16.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:54:16.890] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C0.dat
[17:54:16.890] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C1.dat
[17:54:16.890] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C2.dat
[17:54:16.890] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C3.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C4.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C5.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C6.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C7.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C8.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C9.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C10.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C11.dat
[17:54:16.891] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C12.dat
[17:54:16.892] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C13.dat
[17:54:16.892] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C14.dat
[17:54:16.892] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C15.dat
[17:54:17.243] <TB2>     INFO: Expecting 41600 events.
[17:54:21.088] <TB2>     INFO: 41600 events read in total (3130ms).
[17:54:21.089] <TB2>     INFO: Test took 4193ms.
[17:54:21.744] <TB2>     INFO: Expecting 41600 events.
[17:54:25.558] <TB2>     INFO: 41600 events read in total (3099ms).
[17:54:25.559] <TB2>     INFO: Test took 4161ms.
[17:54:26.206] <TB2>     INFO: Expecting 41600 events.
[17:54:30.040] <TB2>     INFO: 41600 events read in total (3119ms).
[17:54:30.040] <TB2>     INFO: Test took 4176ms.
[17:54:30.345] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:30.478] <TB2>     INFO: Expecting 2560 events.
[17:54:31.441] <TB2>     INFO: 2560 events read in total (248ms).
[17:54:31.441] <TB2>     INFO: Test took 1096ms.
[17:54:31.442] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:31.951] <TB2>     INFO: Expecting 2560 events.
[17:54:32.912] <TB2>     INFO: 2560 events read in total (246ms).
[17:54:32.913] <TB2>     INFO: Test took 1471ms.
[17:54:32.914] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:33.420] <TB2>     INFO: Expecting 2560 events.
[17:54:34.378] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:34.378] <TB2>     INFO: Test took 1465ms.
[17:54:34.380] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:34.887] <TB2>     INFO: Expecting 2560 events.
[17:54:35.843] <TB2>     INFO: 2560 events read in total (241ms).
[17:54:35.844] <TB2>     INFO: Test took 1464ms.
[17:54:35.846] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:36.355] <TB2>     INFO: Expecting 2560 events.
[17:54:37.314] <TB2>     INFO: 2560 events read in total (241ms).
[17:54:37.315] <TB2>     INFO: Test took 1469ms.
[17:54:37.317] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:37.823] <TB2>     INFO: Expecting 2560 events.
[17:54:38.785] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:38.785] <TB2>     INFO: Test took 1468ms.
[17:54:38.788] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:39.293] <TB2>     INFO: Expecting 2560 events.
[17:54:40.249] <TB2>     INFO: 2560 events read in total (241ms).
[17:54:40.251] <TB2>     INFO: Test took 1463ms.
[17:54:40.254] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:40.758] <TB2>     INFO: Expecting 2560 events.
[17:54:41.716] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:41.716] <TB2>     INFO: Test took 1462ms.
[17:54:41.718] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:42.226] <TB2>     INFO: Expecting 2560 events.
[17:54:43.185] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:43.185] <TB2>     INFO: Test took 1467ms.
[17:54:43.187] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:43.693] <TB2>     INFO: Expecting 2560 events.
[17:54:44.652] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:44.656] <TB2>     INFO: Test took 1469ms.
[17:54:44.658] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:45.162] <TB2>     INFO: Expecting 2560 events.
[17:54:46.121] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:46.121] <TB2>     INFO: Test took 1463ms.
[17:54:46.124] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:46.630] <TB2>     INFO: Expecting 2560 events.
[17:54:47.590] <TB2>     INFO: 2560 events read in total (246ms).
[17:54:47.590] <TB2>     INFO: Test took 1466ms.
[17:54:47.592] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:48.098] <TB2>     INFO: Expecting 2560 events.
[17:54:49.058] <TB2>     INFO: 2560 events read in total (245ms).
[17:54:49.058] <TB2>     INFO: Test took 1466ms.
[17:54:49.061] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:49.566] <TB2>     INFO: Expecting 2560 events.
[17:54:50.524] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:50.525] <TB2>     INFO: Test took 1464ms.
[17:54:50.527] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:51.033] <TB2>     INFO: Expecting 2560 events.
[17:54:51.992] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:51.992] <TB2>     INFO: Test took 1465ms.
[17:54:51.994] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:52.501] <TB2>     INFO: Expecting 2560 events.
[17:54:53.459] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:53.460] <TB2>     INFO: Test took 1466ms.
[17:54:53.462] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:53.968] <TB2>     INFO: Expecting 2560 events.
[17:54:54.928] <TB2>     INFO: 2560 events read in total (245ms).
[17:54:54.928] <TB2>     INFO: Test took 1466ms.
[17:54:54.931] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:55.437] <TB2>     INFO: Expecting 2560 events.
[17:54:56.396] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:56.397] <TB2>     INFO: Test took 1466ms.
[17:54:56.399] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:56.904] <TB2>     INFO: Expecting 2560 events.
[17:54:57.865] <TB2>     INFO: 2560 events read in total (246ms).
[17:54:57.865] <TB2>     INFO: Test took 1467ms.
[17:54:57.869] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:58.376] <TB2>     INFO: Expecting 2560 events.
[17:54:59.333] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:59.334] <TB2>     INFO: Test took 1465ms.
[17:54:59.335] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:59.845] <TB2>     INFO: Expecting 2560 events.
[17:55:00.806] <TB2>     INFO: 2560 events read in total (246ms).
[17:55:00.806] <TB2>     INFO: Test took 1471ms.
[17:55:00.809] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:01.316] <TB2>     INFO: Expecting 2560 events.
[17:55:02.274] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:02.275] <TB2>     INFO: Test took 1467ms.
[17:55:02.277] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:02.783] <TB2>     INFO: Expecting 2560 events.
[17:55:03.741] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:03.742] <TB2>     INFO: Test took 1465ms.
[17:55:03.745] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:04.251] <TB2>     INFO: Expecting 2560 events.
[17:55:05.209] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:05.210] <TB2>     INFO: Test took 1465ms.
[17:55:05.212] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:05.718] <TB2>     INFO: Expecting 2560 events.
[17:55:06.678] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:06.679] <TB2>     INFO: Test took 1467ms.
[17:55:06.681] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:07.187] <TB2>     INFO: Expecting 2560 events.
[17:55:08.145] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:08.146] <TB2>     INFO: Test took 1465ms.
[17:55:08.148] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:08.655] <TB2>     INFO: Expecting 2560 events.
[17:55:09.613] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:09.613] <TB2>     INFO: Test took 1465ms.
[17:55:09.615] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:10.122] <TB2>     INFO: Expecting 2560 events.
[17:55:11.081] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:11.082] <TB2>     INFO: Test took 1467ms.
[17:55:11.085] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:11.590] <TB2>     INFO: Expecting 2560 events.
[17:55:12.550] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:12.551] <TB2>     INFO: Test took 1466ms.
[17:55:12.554] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:13.060] <TB2>     INFO: Expecting 2560 events.
[17:55:14.019] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:14.020] <TB2>     INFO: Test took 1466ms.
[17:55:14.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:14.528] <TB2>     INFO: Expecting 2560 events.
[17:55:15.488] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:15.488] <TB2>     INFO: Test took 1466ms.
[17:55:15.490] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:15.997] <TB2>     INFO: Expecting 2560 events.
[17:55:16.957] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:16.957] <TB2>     INFO: Test took 1467ms.
[17:55:17.978] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[17:55:17.978] <TB2>     INFO: PH scale (per ROC):    64  75  70  70  76  79  71  76  78  74  71  71  80  80  80  74
[17:55:17.978] <TB2>     INFO: PH offset (per ROC):  187 174 176 178 173 163 176 159 176 178 193 170 174 163 160 175
[17:55:18.156] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:55:18.159] <TB2>     INFO: ######################################################################
[17:55:18.159] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:55:18.159] <TB2>     INFO: ######################################################################
[17:55:18.159] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:55:18.172] <TB2>     INFO: scanning low vcal = 10
[17:55:18.514] <TB2>     INFO: Expecting 41600 events.
[17:55:22.247] <TB2>     INFO: 41600 events read in total (3018ms).
[17:55:22.247] <TB2>     INFO: Test took 4075ms.
[17:55:22.249] <TB2>     INFO: scanning low vcal = 20
[17:55:22.757] <TB2>     INFO: Expecting 41600 events.
[17:55:26.471] <TB2>     INFO: 41600 events read in total (2999ms).
[17:55:26.471] <TB2>     INFO: Test took 4222ms.
[17:55:26.473] <TB2>     INFO: scanning low vcal = 30
[17:55:26.979] <TB2>     INFO: Expecting 41600 events.
[17:55:30.708] <TB2>     INFO: 41600 events read in total (3014ms).
[17:55:30.709] <TB2>     INFO: Test took 4236ms.
[17:55:30.711] <TB2>     INFO: scanning low vcal = 40
[17:55:31.212] <TB2>     INFO: Expecting 41600 events.
[17:55:35.459] <TB2>     INFO: 41600 events read in total (3532ms).
[17:55:35.460] <TB2>     INFO: Test took 4749ms.
[17:55:35.464] <TB2>     INFO: scanning low vcal = 50
[17:55:35.891] <TB2>     INFO: Expecting 41600 events.
[17:55:40.143] <TB2>     INFO: 41600 events read in total (3537ms).
[17:55:40.144] <TB2>     INFO: Test took 4680ms.
[17:55:40.147] <TB2>     INFO: scanning low vcal = 60
[17:55:40.569] <TB2>     INFO: Expecting 41600 events.
[17:55:44.824] <TB2>     INFO: 41600 events read in total (3540ms).
[17:55:44.824] <TB2>     INFO: Test took 4677ms.
[17:55:44.827] <TB2>     INFO: scanning low vcal = 70
[17:55:45.251] <TB2>     INFO: Expecting 41600 events.
[17:55:49.514] <TB2>     INFO: 41600 events read in total (3548ms).
[17:55:49.515] <TB2>     INFO: Test took 4688ms.
[17:55:49.517] <TB2>     INFO: scanning low vcal = 80
[17:55:49.941] <TB2>     INFO: Expecting 41600 events.
[17:55:54.205] <TB2>     INFO: 41600 events read in total (3549ms).
[17:55:54.206] <TB2>     INFO: Test took 4689ms.
[17:55:54.209] <TB2>     INFO: scanning low vcal = 90
[17:55:54.631] <TB2>     INFO: Expecting 41600 events.
[17:55:58.885] <TB2>     INFO: 41600 events read in total (3539ms).
[17:55:58.885] <TB2>     INFO: Test took 4676ms.
[17:55:58.889] <TB2>     INFO: scanning low vcal = 100
[17:55:59.311] <TB2>     INFO: Expecting 41600 events.
[17:56:03.695] <TB2>     INFO: 41600 events read in total (3669ms).
[17:56:03.696] <TB2>     INFO: Test took 4807ms.
[17:56:03.699] <TB2>     INFO: scanning low vcal = 110
[17:56:04.127] <TB2>     INFO: Expecting 41600 events.
[17:56:08.409] <TB2>     INFO: 41600 events read in total (3567ms).
[17:56:08.409] <TB2>     INFO: Test took 4710ms.
[17:56:08.412] <TB2>     INFO: scanning low vcal = 120
[17:56:08.833] <TB2>     INFO: Expecting 41600 events.
[17:56:13.105] <TB2>     INFO: 41600 events read in total (3556ms).
[17:56:13.106] <TB2>     INFO: Test took 4694ms.
[17:56:13.112] <TB2>     INFO: scanning low vcal = 130
[17:56:13.530] <TB2>     INFO: Expecting 41600 events.
[17:56:17.799] <TB2>     INFO: 41600 events read in total (3554ms).
[17:56:17.799] <TB2>     INFO: Test took 4687ms.
[17:56:17.802] <TB2>     INFO: scanning low vcal = 140
[17:56:18.224] <TB2>     INFO: Expecting 41600 events.
[17:56:22.477] <TB2>     INFO: 41600 events read in total (3538ms).
[17:56:22.477] <TB2>     INFO: Test took 4675ms.
[17:56:22.481] <TB2>     INFO: scanning low vcal = 150
[17:56:22.903] <TB2>     INFO: Expecting 41600 events.
[17:56:27.153] <TB2>     INFO: 41600 events read in total (3535ms).
[17:56:27.154] <TB2>     INFO: Test took 4673ms.
[17:56:27.157] <TB2>     INFO: scanning low vcal = 160
[17:56:27.581] <TB2>     INFO: Expecting 41600 events.
[17:56:31.840] <TB2>     INFO: 41600 events read in total (3545ms).
[17:56:31.840] <TB2>     INFO: Test took 4683ms.
[17:56:31.844] <TB2>     INFO: scanning low vcal = 170
[17:56:32.270] <TB2>     INFO: Expecting 41600 events.
[17:56:36.533] <TB2>     INFO: 41600 events read in total (3548ms).
[17:56:36.533] <TB2>     INFO: Test took 4689ms.
[17:56:36.537] <TB2>     INFO: scanning low vcal = 180
[17:56:36.958] <TB2>     INFO: Expecting 41600 events.
[17:56:41.245] <TB2>     INFO: 41600 events read in total (3572ms).
[17:56:41.245] <TB2>     INFO: Test took 4708ms.
[17:56:41.248] <TB2>     INFO: scanning low vcal = 190
[17:56:41.668] <TB2>     INFO: Expecting 41600 events.
[17:56:45.914] <TB2>     INFO: 41600 events read in total (3529ms).
[17:56:45.915] <TB2>     INFO: Test took 4667ms.
[17:56:45.918] <TB2>     INFO: scanning low vcal = 200
[17:56:46.344] <TB2>     INFO: Expecting 41600 events.
[17:56:50.593] <TB2>     INFO: 41600 events read in total (3534ms).
[17:56:50.594] <TB2>     INFO: Test took 4676ms.
[17:56:50.598] <TB2>     INFO: scanning low vcal = 210
[17:56:51.021] <TB2>     INFO: Expecting 41600 events.
[17:56:55.271] <TB2>     INFO: 41600 events read in total (3536ms).
[17:56:55.272] <TB2>     INFO: Test took 4674ms.
[17:56:55.275] <TB2>     INFO: scanning low vcal = 220
[17:56:55.698] <TB2>     INFO: Expecting 41600 events.
[17:56:59.941] <TB2>     INFO: 41600 events read in total (3528ms).
[17:56:59.941] <TB2>     INFO: Test took 4667ms.
[17:56:59.944] <TB2>     INFO: scanning low vcal = 230
[17:57:00.368] <TB2>     INFO: Expecting 41600 events.
[17:57:04.646] <TB2>     INFO: 41600 events read in total (3563ms).
[17:57:04.647] <TB2>     INFO: Test took 4702ms.
[17:57:04.650] <TB2>     INFO: scanning low vcal = 240
[17:57:05.071] <TB2>     INFO: Expecting 41600 events.
[17:57:09.350] <TB2>     INFO: 41600 events read in total (3565ms).
[17:57:09.350] <TB2>     INFO: Test took 4700ms.
[17:57:09.353] <TB2>     INFO: scanning low vcal = 250
[17:57:09.775] <TB2>     INFO: Expecting 41600 events.
[17:57:14.028] <TB2>     INFO: 41600 events read in total (3538ms).
[17:57:14.029] <TB2>     INFO: Test took 4676ms.
[17:57:14.033] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:57:14.454] <TB2>     INFO: Expecting 41600 events.
[17:57:18.704] <TB2>     INFO: 41600 events read in total (3535ms).
[17:57:18.705] <TB2>     INFO: Test took 4672ms.
[17:57:18.707] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:57:19.133] <TB2>     INFO: Expecting 41600 events.
[17:57:23.382] <TB2>     INFO: 41600 events read in total (3534ms).
[17:57:23.382] <TB2>     INFO: Test took 4675ms.
[17:57:23.385] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:57:23.805] <TB2>     INFO: Expecting 41600 events.
[17:57:28.046] <TB2>     INFO: 41600 events read in total (3526ms).
[17:57:28.046] <TB2>     INFO: Test took 4661ms.
[17:57:28.050] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:57:28.479] <TB2>     INFO: Expecting 41600 events.
[17:57:32.757] <TB2>     INFO: 41600 events read in total (3562ms).
[17:57:32.758] <TB2>     INFO: Test took 4708ms.
[17:57:32.761] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:57:33.187] <TB2>     INFO: Expecting 41600 events.
[17:57:37.457] <TB2>     INFO: 41600 events read in total (3555ms).
[17:57:37.458] <TB2>     INFO: Test took 4697ms.
[17:57:38.007] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:57:38.009] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:57:38.010] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:57:38.010] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:57:38.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:57:38.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:57:38.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:57:38.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:57:38.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:57:38.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:57:38.012] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:57:38.012] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:57:38.012] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:57:38.012] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:57:38.012] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:57:38.013] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:57:38.013] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:58:15.777] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:58:15.777] <TB2>     INFO: non-linearity mean:  0.956 0.951 0.962 0.952 0.957 0.949 0.960 0.960 0.968 0.957 0.959 0.964 0.964 0.953 0.949 0.959
[17:58:15.777] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.006 0.006 0.008 0.005 0.005 0.005 0.007 0.006 0.005 0.005 0.006 0.006 0.006
[17:58:15.777] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:58:15.799] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:58:15.822] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:58:15.844] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:58:15.868] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:58:15.898] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:58:15.920] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:58:15.942] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:58:15.965] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:58:15.987] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:58:16.009] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:58:16.032] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:58:16.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:58:16.078] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:58:16.100] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:58:16.123] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-1-39_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:58:16.145] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:58:16.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:58:16.152] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:58:16.152] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:58:16.156] <TB2>     INFO: ######################################################################
[17:58:16.156] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:58:16.156] <TB2>     INFO: ######################################################################
[17:58:16.158] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:58:16.168] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:58:16.168] <TB2>     INFO:     run 1 of 1
[17:58:16.168] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:58:16.512] <TB2>     INFO: Expecting 3120000 events.
[17:59:06.805] <TB2>     INFO: 1270045 events read in total (49579ms).
[17:59:56.275] <TB2>     INFO: 2534830 events read in total (99050ms).
[18:00:19.261] <TB2>     INFO: 3120000 events read in total (122036ms).
[18:00:19.312] <TB2>     INFO: Test took 123145ms.
[18:00:19.395] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:00:19.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:00:20.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:00:22.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:00:23.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:00:25.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:00:26.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:00:28.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:00:29.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:00:31.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:00:32.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:00:33.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:00:35.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:00:36.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:00:38.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:00:39.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:00:41.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:00:42.507] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370896896
[18:00:42.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:00:42.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4659, RMS = 2.22756
[18:00:42.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[18:00:42.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:00:42.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4933, RMS = 2.63102
[18:00:42.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[18:00:42.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:00:42.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0944, RMS = 1.54729
[18:00:42.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:00:42.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:00:42.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1701, RMS = 1.62292
[18:00:42.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:00:42.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:00:42.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8906, RMS = 1.28339
[18:00:42.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:00:42.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:00:42.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5666, RMS = 1.29762
[18:00:42.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:00:42.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:00:42.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5481, RMS = 1.45378
[18:00:42.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[18:00:42.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:00:42.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6351, RMS = 1.35722
[18:00:42.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[18:00:42.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:00:42.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3593, RMS = 1.17446
[18:00:42.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:42.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:00:42.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5467, RMS = 1.52882
[18:00:42.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:00:42.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:00:42.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5934, RMS = 1.2597
[18:00:42.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:42.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:00:42.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7054, RMS = 1.48937
[18:00:42.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:00:42.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:00:42.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3403, RMS = 1.25969
[18:00:42.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:42.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:00:42.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7862, RMS = 1.31122
[18:00:42.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:00:42.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:00:42.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2954, RMS = 1.23228
[18:00:42.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:42.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:00:42.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3473, RMS = 1.10028
[18:00:42.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:00:42.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:00:42.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4902, RMS = 2.80781
[18:00:42.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[18:00:42.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:00:42.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.9158, RMS = 2.93671
[18:00:42.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:00:42.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:00:42.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5759, RMS = 1.68396
[18:00:42.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:00:42.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:00:42.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5874, RMS = 1.64964
[18:00:42.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:00:42.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:00:42.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9368, RMS = 1.47485
[18:00:42.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:42.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:00:42.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2937, RMS = 2.06149
[18:00:42.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:00:42.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:00:42.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4257, RMS = 1.68582
[18:00:42.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[18:00:42.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:00:42.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7025, RMS = 1.43215
[18:00:42.557] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:00:42.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:00:42.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6805, RMS = 2.23198
[18:00:42.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[18:00:42.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:00:42.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5519, RMS = 1.78402
[18:00:42.558] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:00:42.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:00:42.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8499, RMS = 1.12481
[18:00:42.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:42.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:00:42.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2705, RMS = 1.935
[18:00:42.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[18:00:42.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:00:42.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0376, RMS = 0.995413
[18:00:42.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:42.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:00:42.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1, RMS = 1.86984
[18:00:42.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[18:00:42.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:00:42.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9148, RMS = 1.14188
[18:00:42.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:42.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:00:42.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3688, RMS = 1.49693
[18:00:42.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:00:42.565] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[18:00:42.565] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    2    0    0    0
[18:00:42.565] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:00:42.660] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:00:42.660] <TB2>     INFO: enter test to run
[18:00:42.660] <TB2>     INFO:   test:  no parameter change
[18:00:42.660] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[18:00:42.661] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[18:00:42.661] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[18:00:42.661] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:00:43.207] <TB2>    QUIET: Connection to board 141 closed.
[18:00:43.208] <TB2>     INFO: pXar: this is the end, my friend
[18:00:43.208] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
