/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [2:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [31:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [15:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(_00_ & in_data[168]);
  assign celloutsig_0_21z = ~(celloutsig_0_16z & celloutsig_0_3z[4]);
  assign celloutsig_0_25z = ~(celloutsig_0_3z[9] & celloutsig_0_9z[5]);
  assign celloutsig_0_0z = ~(in_data[3] | in_data[14]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z | celloutsig_0_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | _01_);
  assign celloutsig_0_1z = ~(in_data[30] | in_data[66]);
  assign celloutsig_0_13z = ~(celloutsig_0_12z[1] | celloutsig_0_7z[2]);
  assign celloutsig_0_27z = ~(celloutsig_0_18z[5] | celloutsig_0_16z);
  reg [11:0] _14_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 12'h000;
    else _14_ <= in_data[115:104];
  assign { _02_[11], _00_, _02_[9:0] } = _14_;
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_6z[3:2], celloutsig_0_0z };
  assign { _03_[2:1], _01_ } = _15_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_26z[27:26], celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_5z = { celloutsig_0_3z[11], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, in_data[75:71], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_3z[10:9], celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[87], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, in_data[125:119], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_3z[10:4] / { 1'h1, celloutsig_0_6z[7:5], _03_[2:1], _01_ };
  assign celloutsig_0_10z = celloutsig_0_6z[9:7] === celloutsig_0_5z[4:2];
  assign celloutsig_0_24z = { celloutsig_0_3z[11:8], celloutsig_0_14z } === celloutsig_0_3z[15:11];
  assign celloutsig_0_71z = celloutsig_0_36z[4:0] <= celloutsig_0_15z[6:2];
  assign celloutsig_0_72z = { celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_21z } <= { celloutsig_0_3z[5], celloutsig_0_24z, celloutsig_0_70z, celloutsig_0_15z, celloutsig_0_25z };
  assign celloutsig_0_3z = { in_data[78:72], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } * in_data[77:62];
  assign celloutsig_0_44z = in_data[59:56] * celloutsig_0_36z[3:0];
  assign celloutsig_0_7z = celloutsig_0_6z[8:6] * celloutsig_0_2z[3:1];
  assign celloutsig_1_5z = _02_[9:0] * { _02_[9:1], celloutsig_1_4z };
  assign celloutsig_1_10z = in_data[174:169] * celloutsig_1_6z[9:4];
  assign celloutsig_1_11z = { celloutsig_1_10z[4:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } * { celloutsig_1_6z[1], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_3z[12:10] * { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_6z[5:1], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z } * { celloutsig_0_2z[5:0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[40:34] * { in_data[60:57], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = celloutsig_0_20z ? { celloutsig_0_6z[4:0], celloutsig_0_24z } : { celloutsig_0_22z, celloutsig_0_14z, _04_ };
  assign celloutsig_0_18z = _01_ ? { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z } : { in_data[84:80], celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[116] & celloutsig_1_0z[6];
  assign celloutsig_1_9z = celloutsig_1_5z[2] & _02_[9];
  assign celloutsig_0_22z = celloutsig_0_12z[2] & celloutsig_0_10z;
  assign celloutsig_0_28z = celloutsig_0_15z[1] & celloutsig_0_0z;
  assign celloutsig_0_32z = | celloutsig_0_7z;
  assign celloutsig_1_19z = | celloutsig_1_6z[9:7];
  assign celloutsig_0_37z = { celloutsig_0_36z[5:3], celloutsig_0_16z } ^ { celloutsig_0_28z, _03_[2:1], _01_ };
  assign celloutsig_0_70z = { celloutsig_0_32z, celloutsig_0_44z, celloutsig_0_28z } ^ celloutsig_0_26z[27:22];
  assign celloutsig_1_0z = in_data[182:176] ^ in_data[126:120];
  assign celloutsig_0_26z = { in_data[37:8], celloutsig_0_11z, celloutsig_0_21z } ^ { in_data[73:43], celloutsig_0_4z };
  assign celloutsig_0_14z = ~((celloutsig_0_12z[2] & celloutsig_0_13z) | _03_[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_14z & celloutsig_0_2z[4]) | celloutsig_0_14z);
  assign celloutsig_1_4z = ~((_02_[0] & in_data[114]) | (celloutsig_1_1z & celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z[5] & in_data[127]) | (celloutsig_1_4z & celloutsig_1_5z[6]));
  assign celloutsig_0_16z = ~((celloutsig_0_11z & celloutsig_0_6z[6]) | (celloutsig_0_9z[1] & celloutsig_0_5z[3]));
  assign _02_[10] = _00_;
  assign _03_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
