// Seed: 3224242522
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  assign id_7 = 1 ? 1 : 1;
  logic id_8 = id_2;
  type_20 id_9 (
      .id_0(id_0),
      .id_1(1),
      .id_2(id_7),
      .id_3()
  );
  assign id_8 = id_2;
  logic id_10, id_11;
  logic id_12;
  defparam id_13.id_14 = id_2;
  logic id_15;
endmodule
