<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
</tr>
<tr>
<td class="label">toplevel (D:/File_Tmp/VEXRSICV/fpga_project/src/toplevel.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--pll
 (D:/File_Tmp/VEXRSICV/fpga_project/src/toplevel.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--core
 (D:/File_Tmp/VEXRSICV/fpga_project/src/toplevel.v)</td>
<td align = "center">566</td>
<td align = "center">8</td>
<td align = "center">198</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--io_asyncReset_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--resetCtrl_axiReset_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_ram
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">30</td>
<td align = "center">11</td>
<td align = "center">61</td>
<td align = "center">-</td>
<td align = "center">4</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_ddr3Ctrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--gowin_DDR3
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2973</td>
<td align = "center">157</td>
<td align = "center">2046</td>
<td align = "center">-</td>
<td align = "center">12</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axiController
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">243</td>
<td align = "center">34</td>
<td align = "center">325</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--controller
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">172</td>
<td align = "center">-</td>
<td align = "center">21</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmd_fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">173</td>
<td align = "center">3</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">41</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--popToPushGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bufferCC_20
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--pushToPopGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rsp_fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">140</td>
<td align = "center">3</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">32</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--popToPushGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bufferCC_20
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--pushToPopGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_apbBridge
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">35</td>
<td align = "center">-</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_gpioACtrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">64</td>
<td align = "center">-</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_flashCtrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--gowin_Flash
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">365</td>
<td align = "center">65</td>
<td align = "center">725</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_timerCtrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">118</td>
<td align = "center">-</td>
<td align = "center">43</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--prescaler_1
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">16</td>
<td align = "center">31</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--timerA
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">33</td>
<td align = "center">64</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--timerB
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">17</td>
<td align = "center">32</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--timerC
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">17</td>
<td align = "center">32</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--timerD
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">17</td>
<td align = "center">32</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--interruptCtrl_1
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">5</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_uartCtrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">33</td>
<td align = "center">5</td>
<td align = "center">22</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--uartCtrl_1
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">21</td>
<td align = "center">-</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--tx
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">9</td>
<td align = "center">3</td>
<td align = "center">23</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rx
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">32</td>
<td align = "center">3</td>
<td align = "center">57</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bridge_write_streamUnbuffered_queueWithOccupancy
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">16</td>
<td align = "center">13</td>
<td align = "center">12</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">24</td>
<td align = "center">18</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_vgaCtrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">149</td>
<td align = "center">-</td>
<td align = "center">25</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--dma
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">49</td>
<td align = "center">53</td>
<td align = "center">104</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rspArea_fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">40</td>
<td align = "center">27</td>
<td align = "center">35</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--popToPushGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">20</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bufferCC_20
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--pushToPopGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">20</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rspArea_frameClockArea_popCmdGray_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">14</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--run_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--vga_ctrl
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">28</td>
<td align = "center">96</td>
<td align = "center">49</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--pulseCCByToggle_1
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bufferCC_20
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--inArea_target_buffercc
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_core_cpu
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">854</td>
<td align = "center">303</td>
<td align = "center">2132</td>
<td align = "center">4</td>
<td align = "center">2</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--IBusCachedPlugin_cache
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">75</td>
<td align = "center">27</td>
<td align = "center">82</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--dataCache_1
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">66</td>
<td align = "center">39</td>
<td align = "center">110</td>
<td align = "center">-</td>
<td align = "center">5</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi4ReadOnlyDecoder_2
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">3</td>
<td align = "center">54</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--errorSlave
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">9</td>
<td align = "center">-</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--dbus_axi_decoder
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">11</td>
<td align = "center">6</td>
<td align = "center">114</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--errorSlave
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">24</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_vgaCtrl_io_axi_decoder
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">3</td>
<td align = "center">56</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--errorSlave
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">9</td>
<td align = "center">-</td>
<td align = "center">16</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_ram_io_axi_arbiter
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmdArbiter
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">4</td>
<td align = "center">5</td>
<td align = "center">36</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmdRouteFork_thrown_translated_fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">3</td>
<td align = "center">13</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_ddr3Ctrl_io_axi_arbiter
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmdArbiter
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">4</td>
<td align = "center">5</td>
<td align = "center">62</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmdRouteFork_thrown_translated_fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">3</td>
<td align = "center">13</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--axi_apbBridge_io_axi_arbiter
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmdArbiter
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmdRouteFork_thrown_translated_fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--fifo
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">6</td>
<td align = "center">3</td>
<td align = "center">10</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--io_apb_decoder
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--apb3Router_1
 (D:/File_Tmp/VEXRSICV/fpga_project/src/Briey.v)</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">265</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
