

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sun Dec  1 11:47:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    707|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    251|
|Register         |        -|      -|     452|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     452|    958|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_34_fu_340_p2            |     *    |      0|  0|  33|           5|           7|
    |tmp_s_fu_367_p2             |     *    |      0|  0|  33|           7|           7|
    |depth_1_fu_503_p2           |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_554_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_530_p2         |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next1_fu_655_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next2_fu_660_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next3_fu_670_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next4_fu_624_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next5_fu_619_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next6_fu_665_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next_fu_650_p2   |     +    |      0|  0|  19|          14|          14|
    |o_count_7_fu_644_p2         |     +    |      0|  0|  23|          16|           1|
    |o_count_8_fu_596_p2         |     +    |      0|  0|  19|          14|           1|
    |o_count_9_fu_613_p2         |     +    |      0|  0|  19|          14|           1|
    |tmp1_fu_410_p2              |     +    |      0|  0|  16|          10|          10|
    |tmp2_fu_535_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_479_p2              |     +    |      0|  0|  16|           3|          10|
    |tmp_12_fu_484_p2            |     +    |      0|  0|  16|          10|          10|
    |tmp_35_fu_376_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_36_fu_397_p2            |     +    |      0|  0|  15|           1|           5|
    |tmp_37_fu_415_p2            |     +    |      0|  0|  16|          10|          10|
    |tmp_38_fu_425_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_39_fu_443_p2            |     +    |      0|  0|  15|           3|           6|
    |tmp_40_fu_540_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp_42_fu_524_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_43_fu_565_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_44_fu_560_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_46_fu_586_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_49_fu_580_p2            |     +    |      0|  0|  19|          14|           1|
    |tmp_6_fu_453_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_458_p2             |     +    |      0|  0|  16|           5|           5|
    |tmp_8_fu_463_p2             |     +    |      0|  0|  16|           1|           5|
    |tmp_9_fu_469_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_326_p2               |     +    |      0|  0|  15|           2|           5|
    |exitcond1_fu_498_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_513_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_602_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond7_fu_549_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond8_fu_633_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_569_p2          |   icmp   |      0|  0|  13|          14|          14|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 707|         379|         328|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  47|         10|    1|         10|
    |depth_reg_202        |   9|          2|    5|         10|
    |height_reg_267       |   9|          2|    5|         10|
    |i_count_1_reg_256    |   9|          2|   14|         28|
    |i_count_2_reg_289    |   9|          2|   14|         28|
    |i_count_reg_190      |   9|          2|   14|         28|
    |indvars_iv1_reg_148  |   9|          2|   14|         28|
    |indvars_iv2_reg_168  |   9|          2|   14|         28|
    |indvars_iv3_reg_223  |   9|          2|   14|         28|
    |indvars_iv4_reg_138  |   9|          2|    5|         10|
    |indvars_iv9_reg_128  |   9|          2|    5|         10|
    |indvars_iv_reg_158   |   9|          2|   14|         28|
    |o_count_1_reg_213    |   9|          2|   16|         32|
    |o_count_2_reg_245    |   9|          2|   14|         28|
    |o_count_3_reg_278    |   9|          2|   14|         28|
    |o_count_4_reg_299    |   9|          2|   14|         28|
    |o_count_5_reg_309    |   9|          2|   16|         32|
    |o_count_6_reg_234    |   9|          2|   14|         28|
    |o_count_reg_178      |   9|          2|   16|         32|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 251|         54|  253|        572|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |depth_1_reg_802             |   5|   0|    5|          0|
    |depth_reg_202               |   5|   0|    5|          0|
    |height_1_reg_829            |   5|   0|    5|          0|
    |height_reg_267              |   5|   0|    5|          0|
    |i_count_1_reg_256           |  14|   0|   14|          0|
    |i_count_2_reg_289           |  14|   0|   14|          0|
    |i_count_3_reg_815           |  14|   0|   14|          0|
    |i_count_reg_190             |  14|   0|   14|          0|
    |indvars_iv1_reg_148         |  14|   0|   14|          0|
    |indvars_iv2_reg_168         |  14|   0|   14|          0|
    |indvars_iv3_reg_223         |  14|   0|   14|          0|
    |indvars_iv4_reg_138         |   5|   0|    5|          0|
    |indvars_iv9_reg_128         |   5|   0|    5|          0|
    |indvars_iv_reg_158          |  14|   0|   14|          0|
    |input_height_cast3_reg_687  |   7|   0|    7|          0|
    |input_width_cast2_reg_727   |   7|   0|   14|          7|
    |o_count_1_reg_213           |  16|   0|   16|          0|
    |o_count_2_reg_245           |  14|   0|   14|          0|
    |o_count_3_reg_278           |  14|   0|   14|          0|
    |o_count_4_reg_299           |  14|   0|   14|          0|
    |o_count_5_reg_309           |  16|   0|   16|          0|
    |o_count_6_reg_234           |  14|   0|   14|          0|
    |o_count_reg_178             |  16|   0|   16|          0|
    |p_cast_reg_794              |  10|   0|   14|          4|
    |tmp_20_reg_692              |   5|   0|    5|          0|
    |tmp_21_reg_709              |  10|   0|   10|          0|
    |tmp_23_reg_715              |   5|   0|    5|          0|
    |tmp_24_reg_789              |   6|   0|    6|          0|
    |tmp_34_reg_704              |  12|   0|   12|          0|
    |tmp_40_reg_820              |  16|   0|   16|          0|
    |tmp_41_cast1_reg_737        |  12|   0|   16|          4|
    |tmp_42_cast9_reg_747        |   5|   0|   16|         11|
    |tmp_43_cast6_reg_757        |   5|   0|   16|         11|
    |tmp_43_reg_839              |  16|   0|   16|          0|
    |tmp_44_reg_834              |  14|   0|   14|          0|
    |tmp_45_cast_reg_762         |  10|   0|   14|          4|
    |tmp_46_reg_857              |  14|   0|   14|          0|
    |tmp_49_reg_852              |  14|   0|   14|          0|
    |tmp_9_reg_783               |   5|   0|    5|          0|
    |tmp_cast_reg_720            |   5|   0|   14|          9|
    |tmp_reg_699                 |   5|   0|    5|          0|
    |tmp_s_reg_732               |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 452|   0|  502|         50|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
5 --> 
	6  / (!exitcond7)
	9  / (exitcond7)
6 --> 
	7  / (!exitcond)
	8  / (exitcond)
7 --> 
	6  / true
8 --> 
	8  / (!exitcond5)
	5  / (exitcond5)
9 --> 
	9  / (!exitcond8)
	3  / (exitcond8)

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)"   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_height_cast3 = sext i6 %input_height_read to i7"   --->   Operation 12 'sext' 'input_height_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i6 %input_width_read to i5" [layers_c/padding2d.cpp:11]   --->   Operation 13 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%tmp = add i5 2, %tmp_20" [layers_c/padding2d.cpp:11]   --->   Operation 14 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i5 %tmp to i12" [layers_c/padding2d.cpp:11]   --->   Operation 15 'zext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_cast1 = zext i7 %input_height_cast3 to i12" [layers_c/padding2d.cpp:11]   --->   Operation 16 'zext' 'input_height_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%tmp_34 = mul i12 %tmp_cast_cast, %input_height_cast1" [layers_c/padding2d.cpp:11]   --->   Operation 17 'mul' 'tmp_34' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i12 %tmp_34 to i10" [layers_c/padding2d.cpp:11]   --->   Operation 18 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i12 %tmp_34 to i5" [layers_c/padding2d.cpp:11]   --->   Operation 19 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)"   --->   Operation 20 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 21 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp to i14" [layers_c/padding2d.cpp:11]   --->   Operation 22 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_width_cast2 = zext i7 %input_width_cast to i14" [layers_c/padding2d.cpp:11]   --->   Operation 23 'zext' 'input_width_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_height_cast = zext i7 %input_height_cast3 to i14" [layers_c/padding2d.cpp:11]   --->   Operation 24 'zext' 'input_height_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.74ns)   --->   "%tmp_s = mul i14 %input_width_cast2, %input_height_cast" [layers_c/padding2d.cpp:11]   --->   Operation 25 'mul' 'tmp_s' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_41_cast1 = zext i12 %tmp_34 to i16" [layers_c/padding2d.cpp:11]   --->   Operation 26 'zext' 'tmp_41_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%tmp_35 = add i5 3, %tmp_20" [layers_c/padding2d.cpp:11]   --->   Operation 27 'add' 'tmp_35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_42_cast9 = zext i5 %tmp_35 to i16" [layers_c/padding2d.cpp:11]   --->   Operation 28 'zext' 'tmp_42_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_42_cast8 = zext i5 %tmp_35 to i6" [layers_c/padding2d.cpp:11]   --->   Operation 29 'zext' 'tmp_42_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_42_cast7 = zext i5 %tmp_35 to i10" [layers_c/padding2d.cpp:11]   --->   Operation 30 'zext' 'tmp_42_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i5 %tmp_35 to i14" [layers_c/padding2d.cpp:11]   --->   Operation 31 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%tmp_36 = add i5 1, %tmp_20" [layers_c/padding2d.cpp:11]   --->   Operation 32 'add' 'tmp_36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_43_cast6 = zext i5 %tmp_36 to i16" [layers_c/padding2d.cpp:11]   --->   Operation 33 'zext' 'tmp_43_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i5 %tmp_36 to i10" [layers_c/padding2d.cpp:11]   --->   Operation 34 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i10 %tmp_42_cast7, %tmp_21" [layers_c/padding2d.cpp:11]   --->   Operation 35 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_37 = add i10 %tmp1, %tmp_43_cast" [layers_c/padding2d.cpp:11]   --->   Operation 36 'add' 'tmp_37' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i10 %tmp_37 to i14" [layers_c/padding2d.cpp:11]   --->   Operation 37 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%tmp_38 = add i6 %tmp_42_cast8, %input_width_read" [layers_c/padding2d.cpp:11]   --->   Operation 38 'add' 'tmp_38' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i6 %tmp_38 to i14" [layers_c/padding2d.cpp:11]   --->   Operation 39 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_22 = shl i6 %input_width_read, 1" [layers_c/padding2d.cpp:11]   --->   Operation 40 'shl' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i6 %tmp_22 to i10" [layers_c/padding2d.cpp:11]   --->   Operation 41 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%tmp_39 = add i6 5, %tmp_22" [layers_c/padding2d.cpp:11]   --->   Operation 42 'add' 'tmp_39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i6 %tmp_39 to i14" [layers_c/padding2d.cpp:11]   --->   Operation 43 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%tmp_6 = add i5 %tmp_23, %tmp_35" [layers_c/padding2d.cpp:11]   --->   Operation 44 'add' 'tmp_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7 = add i5 %tmp_20, %tmp_6" [layers_c/padding2d.cpp:11]   --->   Operation 45 'add' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_8 = add i5 1, %tmp_7" [layers_c/padding2d.cpp:11]   --->   Operation 46 'add' 'tmp_8' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_6, %tmp_36" [layers_c/padding2d.cpp:11]   --->   Operation 47 'add' 'tmp_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i7 %input_depth_read to i6" [layers_c/padding2d.cpp:11]   --->   Operation 48 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i10 4, %tmp_21" [layers_c/padding2d.cpp:11]   --->   Operation 49 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_12 = add i10 %tmp_50_cast, %tmp3" [layers_c/padding2d.cpp:11]   --->   Operation 50 'add' 'tmp_12' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp_12 to i14" [layers_c/padding2d.cpp:11]   --->   Operation 51 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:11]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv9 = phi i5 [ %indvars_iv_next3, %15 ], [ %tmp_35, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 53 'phi' 'indvars_iv9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvars_iv4 = phi i5 [ %indvars_iv_next6, %15 ], [ %tmp_8, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 54 'phi' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i14 [ %indvars_iv_next2, %15 ], [ %tmp_51_cast, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 55 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv = phi i14 [ %indvars_iv_next1, %15 ], [ %tmp_46_cast, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 56 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i14 [ %indvars_iv_next, %15 ], [ %tmp_42_cast, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 57 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%o_count = phi i16 [ %tmp_43, %15 ], [ 0, %0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 58 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_count = phi i14 [ %i_count_3, %15 ], [ 0, %0 ]"   --->   Operation 59 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%depth = phi i5 [ %depth_1, %15 ], [ 0, %0 ]"   --->   Operation 60 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%depth_cast = zext i5 %depth to i6" [layers_c/padding2d.cpp:11]   --->   Operation 61 'zext' 'depth_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %depth_cast, %tmp_24" [layers_c/padding2d.cpp:11]   --->   Operation 62 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.78ns)   --->   "%depth_1 = add i5 %depth, 1" [layers_c/padding2d.cpp:11]   --->   Operation 64 'add' 'depth_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %16, label %.preheader.preheader" [layers_c/padding2d.cpp:11]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 66 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 67 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %tmp_42, %2 ], [ %o_count, %.preheader.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 68 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 69 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i16 %o_count_1 to i5" [layers_c/padding2d.cpp:12]   --->   Operation 70 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %tmp_25, %indvars_iv9" [layers_c/padding2d.cpp:12]   --->   Operation 71 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [layers_c/padding2d.cpp:12]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_41 = zext i16 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 73 'zext' 'tmp_41' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_41" [layers_c/padding2d.cpp:14]   --->   Operation 74 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 75 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 76 [1/1] (2.07ns)   --->   "%tmp_42 = add i16 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 76 'add' 'tmp_42' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 77 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.81ns)   --->   "%i_count_3 = add i14 %tmp_s, %i_count" [layers_c/padding2d.cpp:22]   --->   Operation 78 'add' 'i_count_3' <Predicate = (exitcond2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %tmp_42_cast9, %o_count" [layers_c/padding2d.cpp:18]   --->   Operation 79 'add' 'tmp2' <Predicate = (exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_40 = add i16 %tmp2, %tmp_41_cast1" [layers_c/padding2d.cpp:18]   --->   Operation 80 'add' 'tmp_40' <Predicate = (exitcond2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 81 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.07>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i14 [ %indvars_iv_next4, %11 ], [ %indvars_iv1, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 82 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%o_count_6 = phi i14 [ %indvars_iv_next5, %11 ], [ %indvars_iv, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 83 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %tmp_46, %11 ], [ %indvars_iv2, %3 ]" [layers_c/padding2d.cpp:15]   --->   Operation 84 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %tmp_44, %11 ], [ %i_count, %3 ]" [layers_c/padding2d.cpp:22]   --->   Operation 85 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %11 ], [ 0, %3 ]"   --->   Operation 86 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%height_cast = zext i5 %height to i6" [layers_c/padding2d.cpp:15]   --->   Operation 87 'zext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.42ns)   --->   "%exitcond7 = icmp eq i6 %height_cast, %input_height_read" [layers_c/padding2d.cpp:18]   --->   Operation 88 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 89 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 90 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %12, label %5" [layers_c/padding2d.cpp:18]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.81ns)   --->   "%tmp_44 = add i14 %input_width_cast2, %i_count_1" [layers_c/padding2d.cpp:22]   --->   Operation 92 'add' 'tmp_44' <Predicate = (!exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.76ns)   --->   "br label %6" [layers_c/padding2d.cpp:20]   --->   Operation 93 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_5 : Operation 94 [1/1] (2.07ns)   --->   "%tmp_43 = add i16 %tmp_40, %tmp_43_cast6" [layers_c/padding2d.cpp:15]   --->   Operation 94 'add' 'tmp_43' <Predicate = (exitcond7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.76ns)   --->   "br label %13" [layers_c/padding2d.cpp:32]   --->   Operation 95 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %5 ], [ %o_count_8, %7 ]"   --->   Operation 96 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %5 ], [ %tmp_49, %7 ]" [layers_c/padding2d.cpp:22]   --->   Operation 97 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 98 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 99 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [layers_c/padding2d.cpp:20]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_47 = zext i14 %i_count_2 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 101 'zext' 'tmp_47' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_47" [layers_c/padding2d.cpp:21]   --->   Operation 102 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 103 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 104 [1/1] (1.81ns)   --->   "%tmp_49 = add i14 %i_count_2, 1" [layers_c/padding2d.cpp:22]   --->   Operation 104 'add' 'tmp_49' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.81ns)   --->   "%tmp_46 = add i14 %tmp_cast, %o_count_2" [layers_c/padding2d.cpp:15]   --->   Operation 105 'add' 'tmp_46' <Predicate = (exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.76ns)   --->   "br label %9" [layers_c/padding2d.cpp:26]   --->   Operation 106 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 107 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 107 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_48 = zext i14 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 108 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_48" [layers_c/padding2d.cpp:21]   --->   Operation 109 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 111 [1/1] (1.81ns)   --->   "%o_count_8 = add i14 %o_count_3, 1" [layers_c/padding2d.cpp:23]   --->   Operation 111 'add' 'o_count_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %6" [layers_c/padding2d.cpp:20]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%o_count_4 = phi i14 [ %o_count_6, %8 ], [ %o_count_9, %10 ]"   --->   Operation 113 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (2.20ns)   --->   "%exitcond5 = icmp eq i14 %o_count_4, %indvars_iv3" [layers_c/padding2d.cpp:26]   --->   Operation 114 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 115 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %11, label %10" [layers_c/padding2d.cpp:26]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_50 = zext i14 %o_count_4 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 117 'zext' 'tmp_50' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_50" [layers_c/padding2d.cpp:27]   --->   Operation 118 'getelementptr' 'output_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 119 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 120 [1/1] (1.81ns)   --->   "%o_count_9 = add i14 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 120 'add' 'o_count_9' <Predicate = (!exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:26]   --->   Operation 121 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.81ns)   --->   "%indvars_iv_next5 = add i14 %tmp_cast, %o_count_6" [layers_c/padding2d.cpp:18]   --->   Operation 122 'add' 'indvars_iv_next5' <Predicate = (exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (1.81ns)   --->   "%indvars_iv_next4 = add i14 %tmp_cast, %indvars_iv3" [layers_c/padding2d.cpp:18]   --->   Operation 123 'add' 'indvars_iv_next4' <Predicate = (exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 124 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %tmp_40, %12 ], [ %o_count_7, %14 ]"   --->   Operation 125 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 126 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i16 %o_count_5 to i5" [layers_c/padding2d.cpp:32]   --->   Operation 127 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %tmp_26, %indvars_iv4" [layers_c/padding2d.cpp:32]   --->   Operation 128 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %15, label %14" [layers_c/padding2d.cpp:32]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_45 = zext i16 %o_count_5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 130 'zext' 'tmp_45' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_45" [layers_c/padding2d.cpp:33]   --->   Operation 131 'getelementptr' 'output_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 132 'store' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 133 [1/1] (2.07ns)   --->   "%o_count_7 = add i16 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 133 'add' 'o_count_7' <Predicate = (!exitcond8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %13" [layers_c/padding2d.cpp:32]   --->   Operation 134 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.81ns)   --->   "%indvars_iv_next = add i14 %tmp_45_cast, %indvars_iv2" [layers_c/padding2d.cpp:11]   --->   Operation 135 'add' 'indvars_iv_next' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.81ns)   --->   "%indvars_iv_next1 = add i14 %tmp_45_cast, %indvars_iv" [layers_c/padding2d.cpp:11]   --->   Operation 136 'add' 'indvars_iv_next1' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.81ns)   --->   "%indvars_iv_next2 = add i14 %indvars_iv1, %p_cast" [layers_c/padding2d.cpp:11]   --->   Operation 137 'add' 'indvars_iv_next2' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (1.78ns)   --->   "%indvars_iv_next6 = add i5 %tmp_9, %indvars_iv4" [layers_c/padding2d.cpp:11]   --->   Operation 138 'add' 'indvars_iv_next6' <Predicate = (exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.78ns)   --->   "%indvars_iv_next3 = add i5 %tmp_9, %indvars_iv9" [layers_c/padding2d.cpp:11]   --->   Operation 139 'add' 'indvars_iv_next3' <Predicate = (exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:11]   --->   Operation 140 'br' <Predicate = (exitcond8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read   (read             ) [ 0010000000]
input_height_read  (read             ) [ 0011111111]
input_height_cast3 (sext             ) [ 0010000000]
tmp_20             (trunc            ) [ 0010000000]
tmp                (add              ) [ 0010000000]
tmp_cast_cast      (zext             ) [ 0000000000]
input_height_cast1 (zext             ) [ 0000000000]
tmp_34             (mul              ) [ 0010000000]
tmp_21             (trunc            ) [ 0010000000]
tmp_23             (trunc            ) [ 0010000000]
input_depth_read   (read             ) [ 0000000000]
input_width_cast   (sext             ) [ 0000000000]
tmp_cast           (zext             ) [ 0001111111]
input_width_cast2  (zext             ) [ 0001111111]
input_height_cast  (zext             ) [ 0000000000]
tmp_s              (mul              ) [ 0001111111]
tmp_41_cast1       (zext             ) [ 0001111111]
tmp_35             (add              ) [ 0011111111]
tmp_42_cast9       (zext             ) [ 0001111111]
tmp_42_cast8       (zext             ) [ 0000000000]
tmp_42_cast7       (zext             ) [ 0000000000]
tmp_42_cast        (zext             ) [ 0011111111]
tmp_36             (add              ) [ 0000000000]
tmp_43_cast6       (zext             ) [ 0001111111]
tmp_43_cast        (zext             ) [ 0000000000]
tmp1               (add              ) [ 0000000000]
tmp_37             (add              ) [ 0000000000]
tmp_45_cast        (zext             ) [ 0001111111]
tmp_38             (add              ) [ 0000000000]
tmp_46_cast        (zext             ) [ 0011111111]
tmp_22             (shl              ) [ 0000000000]
tmp_50_cast        (zext             ) [ 0000000000]
tmp_39             (add              ) [ 0000000000]
tmp_51_cast        (zext             ) [ 0011111111]
tmp_6              (add              ) [ 0000000000]
tmp_7              (add              ) [ 0000000000]
tmp_8              (add              ) [ 0011111111]
tmp_9              (add              ) [ 0001111111]
tmp_24             (trunc            ) [ 0001111111]
tmp3               (add              ) [ 0000000000]
tmp_12             (add              ) [ 0000000000]
p_cast             (zext             ) [ 0001111111]
StgValue_52        (br               ) [ 0011111111]
indvars_iv9        (phi              ) [ 0001111111]
indvars_iv4        (phi              ) [ 0001111111]
indvars_iv1        (phi              ) [ 0001111111]
indvars_iv         (phi              ) [ 0001111111]
indvars_iv2        (phi              ) [ 0001111111]
o_count            (phi              ) [ 0001100000]
i_count            (phi              ) [ 0001111110]
depth              (phi              ) [ 0001000000]
depth_cast         (zext             ) [ 0000000000]
exitcond1          (icmp             ) [ 0001111111]
empty              (speclooptripcount) [ 0000000000]
depth_1            (add              ) [ 0011111111]
StgValue_65        (br               ) [ 0000000000]
StgValue_66        (br               ) [ 0001111111]
StgValue_67        (ret              ) [ 0000000000]
o_count_1          (phi              ) [ 0000100000]
empty_24           (speclooptripcount) [ 0000000000]
tmp_25             (trunc            ) [ 0000000000]
exitcond2          (icmp             ) [ 0001111111]
StgValue_72        (br               ) [ 0000000000]
tmp_41             (zext             ) [ 0000000000]
output_addr        (getelementptr    ) [ 0000000000]
StgValue_75        (store            ) [ 0000000000]
tmp_42             (add              ) [ 0001111111]
StgValue_77        (br               ) [ 0001111111]
i_count_3          (add              ) [ 0011011111]
tmp2               (add              ) [ 0000000000]
tmp_40             (add              ) [ 0000011111]
StgValue_81        (br               ) [ 0001111111]
indvars_iv3        (phi              ) [ 0000011110]
o_count_6          (phi              ) [ 0000011110]
o_count_2          (phi              ) [ 0000011100]
i_count_1          (phi              ) [ 0000011100]
height             (phi              ) [ 0000010000]
height_cast        (zext             ) [ 0000000000]
exitcond7          (icmp             ) [ 0001111111]
empty_25           (speclooptripcount) [ 0000000000]
height_1           (add              ) [ 0001111111]
StgValue_91        (br               ) [ 0000000000]
tmp_44             (add              ) [ 0001111111]
StgValue_93        (br               ) [ 0001111111]
tmp_43             (add              ) [ 0011000001]
StgValue_95        (br               ) [ 0001111111]
o_count_3          (phi              ) [ 0000001100]
i_count_2          (phi              ) [ 0000001000]
exitcond           (icmp             ) [ 0001111111]
empty_26           (speclooptripcount) [ 0000000000]
StgValue_100       (br               ) [ 0000000000]
tmp_47             (zext             ) [ 0000000000]
input_addr         (getelementptr    ) [ 0000000100]
tmp_49             (add              ) [ 0001111111]
tmp_46             (add              ) [ 0001110011]
StgValue_106       (br               ) [ 0001111111]
input_load         (load             ) [ 0000000000]
tmp_48             (zext             ) [ 0000000000]
output_addr_2      (getelementptr    ) [ 0000000000]
StgValue_110       (store            ) [ 0000000000]
o_count_8          (add              ) [ 0001111111]
StgValue_112       (br               ) [ 0001111111]
o_count_4          (phi              ) [ 0000000010]
exitcond5          (icmp             ) [ 0001111111]
empty_27           (speclooptripcount) [ 0000000000]
StgValue_116       (br               ) [ 0000000000]
tmp_50             (zext             ) [ 0000000000]
output_addr_3      (getelementptr    ) [ 0000000000]
StgValue_119       (store            ) [ 0000000000]
o_count_9          (add              ) [ 0001111111]
StgValue_121       (br               ) [ 0001111111]
indvars_iv_next5   (add              ) [ 0001111111]
indvars_iv_next4   (add              ) [ 0001111111]
StgValue_124       (br               ) [ 0001111111]
o_count_5          (phi              ) [ 0000000001]
empty_28           (speclooptripcount) [ 0000000000]
tmp_26             (trunc            ) [ 0000000000]
exitcond8          (icmp             ) [ 0001111111]
StgValue_129       (br               ) [ 0000000000]
tmp_45             (zext             ) [ 0000000000]
output_addr_1      (getelementptr    ) [ 0000000000]
StgValue_132       (store            ) [ 0000000000]
o_count_7          (add              ) [ 0001111111]
StgValue_134       (br               ) [ 0001111111]
indvars_iv_next    (add              ) [ 0011111111]
indvars_iv_next1   (add              ) [ 0011111111]
indvars_iv_next2   (add              ) [ 0011111111]
indvars_iv_next6   (add              ) [ 0011111111]
indvars_iv_next3   (add              ) [ 0011111111]
StgValue_140       (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="input_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_depth_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/4 StgValue_110/7 StgValue_119/8 StgValue_132/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/9 "/>
</bind>
</comp>

<comp id="128" class="1005" name="indvars_iv9_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv9 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvars_iv9_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="5" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv9/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvars_iv4_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="3"/>
<pin id="140" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv4 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvars_iv4_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv4/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvars_iv1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="2"/>
<pin id="150" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvars_iv1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="6" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvars_iv_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="2"/>
<pin id="160" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvars_iv_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="6" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvars_iv2_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="2"/>
<pin id="170" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvars_iv2_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="5" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="o_count_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="o_count_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_count_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="1"/>
<pin id="192" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_count_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="depth_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="depth_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="o_count_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="o_count_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="16" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvars_iv3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="2"/>
<pin id="225" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvars_iv3_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="14" slack="2"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="o_count_6_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="o_count_6_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="14" slack="2"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/5 "/>
</bind>
</comp>

<comp id="245" class="1005" name="o_count_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="o_count_2_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="14" slack="2"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_count_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_count_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="14" slack="2"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/5 "/>
</bind>
</comp>

<comp id="267" class="1005" name="height_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="height_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="o_count_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="1"/>
<pin id="280" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="o_count_3_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="14" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_count_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="291" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_count_2_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="o_count_4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="o_count_4_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="2"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="14" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/8 "/>
</bind>
</comp>

<comp id="309" class="1005" name="o_count_5_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="o_count_5_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_height_cast3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_height_cast3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_20_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_cast_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_height_cast1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_height_cast1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_34_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_21_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_23_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="input_width_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="1"/>
<pin id="359" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="input_width_cast2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_width_cast2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="input_height_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_height_cast/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_41_cast1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast1/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_35_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="1"/>
<pin id="379" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_42_cast9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast9/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_42_cast8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast8/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_42_cast7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast7/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_42_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_36_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="1"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_43_cast6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast6/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_43_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="1"/>
<pin id="413" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_37_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_45_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_38_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="1"/>
<pin id="428" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_46_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_22_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_50_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_39_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_51_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="0" index="1" bw="5" slack="0"/>
<pin id="456" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_24_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="1"/>
<pin id="482" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="10" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="depth_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="depth_cast/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="exitcond1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="6" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="depth_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_25_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="exitcond2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_41_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_42_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_count_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="2"/>
<pin id="532" dir="0" index="1" bw="14" slack="1"/>
<pin id="533" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="2"/>
<pin id="537" dir="0" index="1" bw="16" slack="1"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_40_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="12" slack="2"/>
<pin id="543" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="height_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_cast/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="exitcond7_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="4"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="height_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_44_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="3"/>
<pin id="562" dir="0" index="1" bw="14" slack="0"/>
<pin id="563" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_43_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="0" index="1" bw="5" slack="3"/>
<pin id="568" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="exitcond_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="0"/>
<pin id="571" dir="0" index="1" bw="14" slack="1"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_47_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="14" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_49_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_46_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="4"/>
<pin id="588" dir="0" index="1" bw="14" slack="1"/>
<pin id="589" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_48_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="o_count_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="1"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="exitcond5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="0" index="1" bw="14" slack="2"/>
<pin id="605" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_50_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="o_count_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="14" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="indvars_iv_next5_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="5"/>
<pin id="621" dir="0" index="1" bw="14" slack="2"/>
<pin id="622" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next5/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="indvars_iv_next4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="5"/>
<pin id="626" dir="0" index="1" bw="14" slack="2"/>
<pin id="627" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_26_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="exitcond8_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="0" index="1" bw="5" slack="3"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_45_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="o_count_7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="indvars_iv_next_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="4"/>
<pin id="652" dir="0" index="1" bw="14" slack="3"/>
<pin id="653" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="indvars_iv_next1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="4"/>
<pin id="657" dir="0" index="1" bw="14" slack="3"/>
<pin id="658" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="indvars_iv_next2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="14" slack="3"/>
<pin id="662" dir="0" index="1" bw="10" slack="4"/>
<pin id="663" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="indvars_iv_next6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="4"/>
<pin id="667" dir="0" index="1" bw="5" slack="3"/>
<pin id="668" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next6/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="indvars_iv_next3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="4"/>
<pin id="672" dir="0" index="1" bw="5" slack="3"/>
<pin id="673" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3/9 "/>
</bind>
</comp>

<comp id="675" class="1005" name="input_width_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="1"/>
<pin id="677" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="input_height_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="4"/>
<pin id="684" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="input_height_cast3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="1"/>
<pin id="689" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_height_cast3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_20_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_34_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="1"/>
<pin id="706" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_21_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="1"/>
<pin id="711" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_23_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_cast_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="14" slack="4"/>
<pin id="722" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="727" class="1005" name="input_width_cast2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="3"/>
<pin id="729" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="input_width_cast2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_s_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="14" slack="2"/>
<pin id="734" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_41_cast1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="2"/>
<pin id="739" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_41_cast1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_35_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="1"/>
<pin id="744" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_42_cast9_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="2"/>
<pin id="749" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_42_cast9 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_42_cast_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="14" slack="1"/>
<pin id="754" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_cast "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_43_cast6_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="3"/>
<pin id="759" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_43_cast6 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_45_cast_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="4"/>
<pin id="764" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_45_cast "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_46_cast_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="1"/>
<pin id="770" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_51_cast_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="14" slack="1"/>
<pin id="775" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_cast "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_8_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="1"/>
<pin id="780" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_9_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="4"/>
<pin id="785" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_24_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="1"/>
<pin id="791" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_cast_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="4"/>
<pin id="796" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="802" class="1005" name="depth_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="0"/>
<pin id="804" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_42_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="0"/>
<pin id="812" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="815" class="1005" name="i_count_3_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="1"/>
<pin id="817" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_40_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="829" class="1005" name="height_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_44_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="0"/>
<pin id="836" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_43_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="847" class="1005" name="input_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="14" slack="1"/>
<pin id="849" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_49_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="0"/>
<pin id="854" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_46_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="14" slack="1"/>
<pin id="859" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="862" class="1005" name="o_count_8_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="14" slack="1"/>
<pin id="864" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="870" class="1005" name="o_count_9_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="14" slack="0"/>
<pin id="872" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="875" class="1005" name="indvars_iv_next5_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="14" slack="1"/>
<pin id="877" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="880" class="1005" name="indvars_iv_next4_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="14" slack="1"/>
<pin id="882" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

<comp id="888" class="1005" name="o_count_7_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="0"/>
<pin id="890" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="893" class="1005" name="indvars_iv_next_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="14" slack="1"/>
<pin id="895" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="898" class="1005" name="indvars_iv_next1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="14" slack="1"/>
<pin id="900" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="indvars_iv_next2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="1"/>
<pin id="905" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="indvars_iv_next6_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="1"/>
<pin id="910" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next6 "/>
</bind>
</comp>

<comp id="913" class="1005" name="indvars_iv_next3_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="1"/>
<pin id="915" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="97" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="137"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="147"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="222"><net_src comp="178" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="232"><net_src comp="148" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="243"><net_src comp="158" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="254"><net_src comp="168" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="265"><net_src comp="190" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="245" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="298"><net_src comp="256" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="308"><net_src comp="234" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="321"><net_src comp="64" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="318" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="332" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="360" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="376" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="376" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="376" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="18" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="389" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="406" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="385" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="20" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="22" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="434" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="376" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="18" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="453" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="397" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="70" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="24" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="439" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="206" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="206" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="18" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="216" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="128" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="216" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="528"><net_src comp="216" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="44" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="190" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="178" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="271" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="271" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="18" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="259" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="573"><net_src comp="281" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="234" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="292" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="584"><net_src comp="292" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="50" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="245" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="278" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="600"><net_src comp="278" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="50" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="302" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="223" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="302" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="617"><net_src comp="302" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="234" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="223" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="312" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="138" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="312" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="648"><net_src comp="312" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="168" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="158" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="148" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="138" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="128" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="58" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="685"><net_src comp="64" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="690"><net_src comp="318" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="695"><net_src comp="322" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="702"><net_src comp="326" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="707"><net_src comp="340" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="712"><net_src comp="346" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="718"><net_src comp="350" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="723"><net_src comp="357" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="730"><net_src comp="360" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="735"><net_src comp="367" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="740"><net_src comp="373" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="745"><net_src comp="376" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="750"><net_src comp="381" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="755"><net_src comp="393" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="760"><net_src comp="402" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="765"><net_src comp="421" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="771"><net_src comp="430" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="776"><net_src comp="449" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="781"><net_src comp="463" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="786"><net_src comp="469" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="792"><net_src comp="475" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="797"><net_src comp="490" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="805"><net_src comp="503" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="813"><net_src comp="524" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="818"><net_src comp="530" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="823"><net_src comp="540" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="832"><net_src comp="554" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="837"><net_src comp="560" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="842"><net_src comp="565" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="850"><net_src comp="90" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="855"><net_src comp="580" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="860"><net_src comp="586" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="865"><net_src comp="596" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="873"><net_src comp="613" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="878"><net_src comp="619" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="883"><net_src comp="624" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="891"><net_src comp="644" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="896"><net_src comp="650" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="901"><net_src comp="655" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="906"><net_src comp="660" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="911"><net_src comp="665" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="916"><net_src comp="670" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 7 8 9 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {2 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {6 7 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast_cast : 2
		input_height_cast1 : 1
		tmp_34 : 3
		tmp_21 : 4
		tmp_23 : 4
	State 2
		input_width_cast2 : 1
		tmp_s : 2
		tmp_42_cast9 : 1
		tmp_42_cast8 : 1
		tmp_42_cast7 : 1
		tmp_42_cast : 1
		tmp_43_cast6 : 1
		tmp_43_cast : 1
		tmp1 : 2
		tmp_37 : 3
		tmp_45_cast : 4
		tmp_38 : 2
		tmp_46_cast : 3
		tmp_51_cast : 1
		tmp_6 : 1
		tmp_7 : 2
		tmp_8 : 3
		tmp_9 : 2
		tmp_12 : 1
		p_cast : 2
	State 3
		depth_cast : 1
		exitcond1 : 2
		depth_1 : 1
		StgValue_65 : 3
	State 4
		tmp_25 : 1
		exitcond2 : 2
		StgValue_72 : 3
		tmp_41 : 1
		output_addr : 2
		StgValue_75 : 3
		tmp_42 : 1
		tmp_40 : 1
	State 5
		height_cast : 1
		exitcond7 : 2
		height_1 : 1
		StgValue_91 : 3
		tmp_44 : 1
	State 6
		exitcond : 1
		StgValue_100 : 2
		tmp_47 : 1
		input_addr : 2
		input_load : 3
		tmp_49 : 1
	State 7
		output_addr_2 : 1
		StgValue_110 : 2
	State 8
		exitcond5 : 1
		StgValue_116 : 2
		tmp_50 : 1
		output_addr_3 : 2
		StgValue_119 : 3
		o_count_9 : 1
	State 9
		tmp_26 : 1
		exitcond8 : 2
		StgValue_129 : 3
		tmp_45 : 1
		output_addr_1 : 2
		StgValue_132 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_326          |    0    |    0    |    15   |
|          |         tmp_35_fu_376        |    0    |    0    |    15   |
|          |         tmp_36_fu_397        |    0    |    0    |    15   |
|          |          tmp1_fu_410         |    0    |    0    |    16   |
|          |         tmp_37_fu_415        |    0    |    0    |    16   |
|          |         tmp_38_fu_425        |    0    |    0    |    15   |
|          |         tmp_39_fu_443        |    0    |    0    |    15   |
|          |         tmp_6_fu_453         |    0    |    0    |    15   |
|          |         tmp_7_fu_458         |    0    |    0    |    16   |
|          |         tmp_8_fu_463         |    0    |    0    |    16   |
|          |         tmp_9_fu_469         |    0    |    0    |    15   |
|          |          tmp3_fu_479         |    0    |    0    |    16   |
|          |         tmp_12_fu_484        |    0    |    0    |    16   |
|          |        depth_1_fu_503        |    0    |    0    |    15   |
|          |         tmp_42_fu_524        |    0    |    0    |    23   |
|          |       i_count_3_fu_530       |    0    |    0    |    19   |
|    add   |          tmp2_fu_535         |    0    |    0    |    16   |
|          |         tmp_40_fu_540        |    0    |    0    |    16   |
|          |        height_1_fu_554       |    0    |    0    |    15   |
|          |         tmp_44_fu_560        |    0    |    0    |    19   |
|          |         tmp_43_fu_565        |    0    |    0    |    23   |
|          |         tmp_49_fu_580        |    0    |    0    |    19   |
|          |         tmp_46_fu_586        |    0    |    0    |    19   |
|          |       o_count_8_fu_596       |    0    |    0    |    19   |
|          |       o_count_9_fu_613       |    0    |    0    |    19   |
|          |    indvars_iv_next5_fu_619   |    0    |    0    |    19   |
|          |    indvars_iv_next4_fu_624   |    0    |    0    |    19   |
|          |       o_count_7_fu_644       |    0    |    0    |    23   |
|          |    indvars_iv_next_fu_650    |    0    |    0    |    19   |
|          |    indvars_iv_next1_fu_655   |    0    |    0    |    19   |
|          |    indvars_iv_next2_fu_660   |    0    |    0    |    19   |
|          |    indvars_iv_next6_fu_665   |    0    |    0    |    15   |
|          |    indvars_iv_next3_fu_670   |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_498       |    0    |    0    |    11   |
|          |       exitcond2_fu_513       |    0    |    0    |    11   |
|   icmp   |       exitcond7_fu_549       |    0    |    0    |    11   |
|          |        exitcond_fu_569       |    0    |    0    |    13   |
|          |       exitcond5_fu_602       |    0    |    0    |    13   |
|          |       exitcond8_fu_633       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_34_fu_340        |    0    |    0    |    33   |
|          |         tmp_s_fu_367         |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_58 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_64 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_70 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |   input_height_cast3_fu_318  |    0    |    0    |    0    |
|          |    input_width_cast_fu_354   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_20_fu_322        |    0    |    0    |    0    |
|          |         tmp_21_fu_346        |    0    |    0    |    0    |
|   trunc  |         tmp_23_fu_350        |    0    |    0    |    0    |
|          |         tmp_24_fu_475        |    0    |    0    |    0    |
|          |         tmp_25_fu_509        |    0    |    0    |    0    |
|          |         tmp_26_fu_629        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_cast_cast_fu_332     |    0    |    0    |    0    |
|          |   input_height_cast1_fu_336  |    0    |    0    |    0    |
|          |        tmp_cast_fu_357       |    0    |    0    |    0    |
|          |   input_width_cast2_fu_360   |    0    |    0    |    0    |
|          |   input_height_cast_fu_364   |    0    |    0    |    0    |
|          |      tmp_41_cast1_fu_373     |    0    |    0    |    0    |
|          |      tmp_42_cast9_fu_381     |    0    |    0    |    0    |
|          |      tmp_42_cast8_fu_385     |    0    |    0    |    0    |
|          |      tmp_42_cast7_fu_389     |    0    |    0    |    0    |
|          |      tmp_42_cast_fu_393      |    0    |    0    |    0    |
|          |      tmp_43_cast6_fu_402     |    0    |    0    |    0    |
|   zext   |      tmp_43_cast_fu_406      |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_421      |    0    |    0    |    0    |
|          |      tmp_46_cast_fu_430      |    0    |    0    |    0    |
|          |      tmp_50_cast_fu_439      |    0    |    0    |    0    |
|          |      tmp_51_cast_fu_449      |    0    |    0    |    0    |
|          |         p_cast_fu_490        |    0    |    0    |    0    |
|          |       depth_cast_fu_494      |    0    |    0    |    0    |
|          |         tmp_41_fu_519        |    0    |    0    |    0    |
|          |      height_cast_fu_545      |    0    |    0    |    0    |
|          |         tmp_47_fu_575        |    0    |    0    |    0    |
|          |         tmp_48_fu_591        |    0    |    0    |    0    |
|          |         tmp_50_fu_608        |    0    |    0    |    0    |
|          |         tmp_45_fu_639        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_22_fu_434        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   707   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      depth_1_reg_802     |    5   |
|       depth_reg_202      |    5   |
|     height_1_reg_829     |    5   |
|      height_reg_267      |    5   |
|     i_count_1_reg_256    |   14   |
|     i_count_2_reg_289    |   14   |
|     i_count_3_reg_815    |   14   |
|      i_count_reg_190     |   14   |
|    indvars_iv1_reg_148   |   14   |
|    indvars_iv2_reg_168   |   14   |
|    indvars_iv3_reg_223   |   14   |
|    indvars_iv4_reg_138   |    5   |
|    indvars_iv9_reg_128   |    5   |
| indvars_iv_next1_reg_898 |   14   |
| indvars_iv_next2_reg_903 |   14   |
| indvars_iv_next3_reg_913 |    5   |
| indvars_iv_next4_reg_880 |   14   |
| indvars_iv_next5_reg_875 |   14   |
| indvars_iv_next6_reg_908 |    5   |
|  indvars_iv_next_reg_893 |   14   |
|    indvars_iv_reg_158    |   14   |
|    input_addr_reg_847    |   14   |
|input_height_cast3_reg_687|    7   |
| input_height_read_reg_682|    6   |
| input_width_cast2_reg_727|   14   |
| input_width_read_reg_675 |    6   |
|     o_count_1_reg_213    |   16   |
|     o_count_2_reg_245    |   14   |
|     o_count_3_reg_278    |   14   |
|     o_count_4_reg_299    |   14   |
|     o_count_5_reg_309    |   16   |
|     o_count_6_reg_234    |   14   |
|     o_count_7_reg_888    |   16   |
|     o_count_8_reg_862    |   14   |
|     o_count_9_reg_870    |   14   |
|      o_count_reg_178     |   16   |
|      p_cast_reg_794      |   14   |
|      tmp_20_reg_692      |    5   |
|      tmp_21_reg_709      |   10   |
|      tmp_23_reg_715      |    5   |
|      tmp_24_reg_789      |    6   |
|      tmp_34_reg_704      |   12   |
|      tmp_35_reg_742      |    5   |
|      tmp_40_reg_820      |   16   |
|   tmp_41_cast1_reg_737   |   16   |
|   tmp_42_cast9_reg_747   |   16   |
|    tmp_42_cast_reg_752   |   14   |
|      tmp_42_reg_810      |   16   |
|   tmp_43_cast6_reg_757   |   16   |
|      tmp_43_reg_839      |   16   |
|      tmp_44_reg_834      |   14   |
|    tmp_45_cast_reg_762   |   14   |
|    tmp_46_cast_reg_768   |   14   |
|      tmp_46_reg_857      |   14   |
|      tmp_49_reg_852      |   14   |
|    tmp_51_cast_reg_773   |   14   |
|       tmp_8_reg_778      |    5   |
|       tmp_9_reg_783      |    5   |
|     tmp_cast_reg_720     |   14   |
|        tmp_reg_699       |    5   |
|       tmp_s_reg_732      |   14   |
+--------------------------+--------+
|           Total          |   711  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_83 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    9    |
|  o_count_reg_178 |  p0  |   2  |  16  |   32   ||    9    |
|  i_count_reg_190 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  8.9365 ||    57   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   707  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   711  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   711  |   764  |
+-----------+--------+--------+--------+--------+
