cp_hqd_eop_base_addr_lo	,	V_594
AMDGPU_IB_FLAG_CE	,	V_895
"amdgpu: failed to get ib (%d).\n"	,	L_39
"ring test on %d succeeded in %d usecs\n"	,	L_3
AMD_CG_SUPPORT_GFX_MGCG	,	V_801
AMDGPU_UCODE_ID_CP_PFP	,	V_117
golden_settings_fiji_a10	,	V_11
"Failed to load gfx firmware!\n"	,	L_42
reset_work	,	V_947
ARRAY_2D_TILED_THICK	,	V_318
mec_fw_version	,	V_110
mmSH_MEM_APE1_BASE	,	V_411
"amdgpu/%s_rlc.bin"	,	L_23
gfx_v8_0_set_eop_interrupt_state	,	F_230
cp_hqd_pq_rptr_report_addr_hi	,	V_630
AMDGPU_GEM_DOMAIN_OA	,	V_289
unlikely	,	F_43
AMD_PG_SUPPORT_CP	,	V_491
AMDGPU_UCODE_ID_CP_ME	,	V_123
amdgpu_sriov_vf	,	F_36
gpu_clock_mutex	,	V_702
gfx_v8_0_parse_ind_reg_list	,	F_116
ring_obj	,	V_267
scratch	,	V_39
num_rb_pipes	,	V_391
gfx_v8_0_cp_compute_resume	,	F_146
CP_MEM_LS_EN	,	V_827
GB_EDC_MODE	,	V_207
gfx_v8_0_set_priv_inst_fault_state	,	F_229
mmRLC_SRM_INDEX_CNTL_DATA_0	,	V_467
AMD_CG_SUPPORT_GFX_CP_LS	,	V_825
gfx_v8_0_rlc_fini	,	F_41
size	,	V_756
gfx_v8_0_gpu_early_init	,	F_63
AMD_CG_STATE_GATE	,	V_878
"(%d) pin HDP EOP bo failed\n"	,	L_37
iceland_exit_rlc_safe_mode	,	F_191
gfx_v8_0_priv_inst_irq_funcs	,	V_954
golden_settings_tonga_a11	,	V_15
golden_settings_iceland_a11	,	V_7
gfx_v8_0_scratch_init	,	F_6
amdgpu_ring_init	,	F_68
CP_RB_DOORBELL_RANGE_LOWER	,	V_557
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_153
gfx_v8_0_rlc_start	,	F_128
temp1	,	V_851
RREG32	,	F_16
SE_MAP	,	F_93
num_tile_pipes	,	V_241
amdgpu_ib_schedule	,	F_21
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_401
GRBM_STATUS__CB_BUSY_MASK	,	V_668
active_cu_number	,	V_968
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_499
amdgpu_gds_reg_offset	,	V_717
address	,	V_723
CP_RB0_CNTL	,	V_533
f	,	V_57
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
"comp_%d.%d.%d"	,	L_47
data1	,	V_852
i	,	V_37
j	,	V_388
k	,	V_430
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_909
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_250
wptr_gpu_addr	,	V_529
r	,	V_47
indices	,	V_455
CP_HQD_PQ_CONTROL	,	V_619
ADDR_SURF_SAMPLE_SPLIT_2	,	V_311
cp_hqd_pq_base_hi	,	V_615
ADDR_SURF_SAMPLE_SPLIT_1	,	V_316
AMD_PG_STATE_GATE	,	V_762
ADDR_SURF_SAMPLE_SPLIT_8	,	V_312
mmCP_RB0_WPTR	,	V_542
cp_hqd_eop_base_addr_hi	,	V_595
gfx_v8_0_setup_rb	,	F_103
cp_hqd_pq_rptr	,	V_600
gfx_v8_0_set_compute_eop_interrupt_state	,	F_227
EVENT_TYPE	,	F_60
GRBM_SOFT_RESET	,	V_494
AMD_CG_SUPPORT_GFX_RLC_LS	,	V_822
max_texture_channel_caches	,	V_227
gfx_v8_0_ring_funcs_gfx	,	V_948
cs_section_def	,	V_132
mmGPU_HDP_FLUSH_DONE	,	V_887
CMD_PROPAGATE_DELAY	,	V_474
WAIT_REG_MEM_OPERATION	,	F_208
reg_mem_engine	,	V_880
gfx_v8_0_ring_emit_vm_flush	,	F_219
gfx_v8_0_get_cu_active_bitmap	,	F_237
enter_safe_mode	,	V_820
mmCP_HQD_PERSISTENT_STATE	,	V_643
mmGDS_VMID0_SIZE	,	V_958
ucode_id	,	V_118
AMDGPU_RING_TYPE_GFX	,	V_911
reg	,	V_43
RLC_SERDES_WR_CTRL__POWER_UP_MASK	,	V_788
irq_type	,	V_274
amdgpu_ring_fini	,	F_72
num_reg	,	V_40
mmMC_SHARED_CHMAP	,	V_239
AMDGPU_DOORBELL_KIQ	,	V_638
ret	,	V_221
RLC_GPR_REG2__MESSAGE_MASK	,	V_803
PP_BLOCK_GFX_CG	,	V_871
gfx_v8_0_early_init	,	F_173
CMP_BUSY_INT_ENABLE	,	V_442
register_restore	,	V_108
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_172
mmMC_ARB_RAMCFG	,	V_240
EN	,	V_593
CPC_BUSY	,	V_683
mmGRBM_GFX_INDEX	,	V_352
int_sel	,	V_903
AMDGPU_DOORBELL_GFX_RING0	,	V_271
tonga_golden_common_all	,	V_16
amdgpu_gfx_scratch_get	,	F_8
gfx_v8_0_rlc_reset	,	F_127
"(%d) create HDP EOP bo failed\n"	,	L_36
RPTR_BLOCK_SIZE	,	V_621
AMDGPU_UCODE_ID_RLC_G	,	V_125
sh_mem_bases	,	V_398
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_433
num_rbs	,	V_394
sc_prim_fifo_size_backend	,	V_232
RLC_PG_DELAY	,	V_471
gfx_v8_0_select_se_sh	,	F_83
"Too many (%d) compute rings!\n"	,	L_46
SE_PAIR_MAP	,	F_96
gfx_v8_0_get_csb_buffer	,	F_38
AMD_CG_SUPPORT_GFX_CGTS_LS	,	V_841
mmSCRATCH_REG0	,	V_42
GUI_ACTIVE	,	V_658
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_674
AMD_PG_SUPPORT_GFX_PG	,	V_770
le32_to_cpu	,	F_33
kmalloc	,	F_34
ind_offset	,	V_447
ARRAY_3D_TILED_THICK	,	V_319
CP_PQ_WPTR_POLL_CNTL	,	V_592
AMDGPU_GEM_DOMAIN_GTT	,	V_185
rconf	,	V_359
MC_ARB_RAMCFG	,	V_252
WREG32_FIELD	,	F_110
GRBM_STATUS2	,	V_680
SQ_IND_INDEX__INDEX__SHIFT	,	V_727
mmCP_RB_WPTR_DELAY	,	V_530
GRBM_STATUS__SC_BUSY_MASK	,	V_662
mmCP_RB_DOORBELL_CONTROL	,	V_552
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_915
DEFAULT_SH_MEM_BASES	,	V_399
AMD_IP_BLOCK_TYPE_GFX	,	V_654
GRBM_STATUS__BCI_BUSY_MASK	,	V_663
cp_hqd_pq_base_lo	,	V_614
stoney_golden_settings_a11	,	V_35
DRM_DEBUG	,	F_29
GMCON_DEBUG	,	V_697
gfx_v8_0_hw_init	,	F_149
AMD_PG_SUPPORT_GFX_PIPELINE	,	V_771
gfx_v8_0_eop_irq	,	F_231
cz_enable_sck_slow_down_on_power_down	,	F_123
POLARIS11_GB_ADDR_CONFIG_GOLDEN	,	V_237
num_gpus	,	V_255
pfp_fw	,	V_63
AMD_PG_SUPPORT_GFX_QUICK_MG	,	V_776
RLC_BUSY	,	V_681
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_846
modearray	,	V_292
mem_size	,	V_719
number	,	V_972
gfx_v8_0_cp_compute_load_microcode	,	F_144
tmp	,	V_46
mmCP_CE_UCODE_ADDR	,	V_517
CP_ME_CNTL	,	V_508
mmCP_PQ_WPTR_POLL_CNTL	,	V_591
mec2_fw_version	,	V_112
gfx_v8_0_ring_emit_pipeline_sync	,	F_217
GFX8_NUM_GFX_RINGS	,	V_758
clear_state_descriptor_offset	,	V_96
POWER_DOWN_DELAY	,	V_473
RLC_SERDES_WR_CTRL__POWER_DOWN_MASK	,	V_787
rb_bitmap_width_per_sh	,	V_390
handle	,	V_259
AMD_CG_SUPPORT_GFX_MGLS	,	V_821
gfx_v8_0_set_clockgating_state	,	F_201
gfx_v8_0_hw_fini	,	F_150
INDIRECT_BUFFER_VALID	,	V_898
pg_flags	,	V_489
cz_enable_gfx_cg_power_gating	,	F_183
mmCP_MEC_CNTL	,	V_562
rlc_fw_version	,	V_93
amdgpu_irq_add_id	,	F_67
SE_MAP_MASK	,	V_375
cmd	,	V_778
SMU_CLK_SLOWDOWN_ON_PD_ENABLE	,	V_483
DRM_INFO	,	F_18
RLC_SAFE_MODE__MESSAGE_MASK	,	V_815
gfx_v8_0_rlc_init	,	F_48
GRBM_STATUS__GDS_BUSY_MASK	,	V_669
max_cu_per_sh	,	V_224
PKR_XSEL	,	F_91
mmCP_HQD_EOP_BASE_ADDR	,	V_585
golden_settings_polaris10_a11	,	V_22
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_733
ixSQ_WAVE_IB_STS	,	V_748
sh_per_se	,	V_363
unique_indices	,	V_449
amd_clockgating_state	,	V_859
gfx_v8_0_eop_irq_funcs	,	V_952
MEC_HPD_SIZE	,	V_184
SE_PAIR_MAP_MASK	,	V_369
multi_gpu_tile_size	,	V_256
rb_per_se	,	V_366
mmRLC_GPR_REG2	,	V_806
PP_BLOCK_GFX_CP	,	V_877
amdgpu_cu_info	,	V_970
gfx_v8_0_init_save_restore_list	,	F_118
gfx_v8_0_set_user_cu_inactive_bitmap	,	F_236
ucode_feature_version	,	V_88
err	,	V_73
RLC_CGTT_MGCG_OVERRIDE__CPF_MASK	,	V_829
rlc	,	V_69
common_firmware_header	,	V_76
cz_mgcg_cgcg_init	,	V_30
"(%d) create RLC cp table bo failed\n"	,	L_32
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_235
gfx_v8_0_late_init	,	F_178
cz_update_gfx_cg_power_gating	,	F_185
COMPUTE_DISPATCH_INITIATOR	,	V_203
wave_read_ind	,	F_169
mmCB_CGTT_SCLK_CTRL	,	V_858
amdgpu_gfx_parse_disable_cu	,	F_238
cp_table_size	,	V_176
AMD_CG_SUPPORT_GFX_3D_CGLS	,	V_874
PACKET3_INDIRECT_BUFFER_CONST	,	V_896
PACKET3_SET_CONTEXT_REG	,	V_144
"amdgpu: fence wait failed (%d).\n"	,	L_41
num_tile_mode_states	,	V_294
ce_ram_size	,	V_291
CP_MQD_CONTROL	,	V_611
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_436
TILE_SPLIT	,	F_76
SE_PAIR_XSEL	,	F_97
gfx_v8_0_pre_soft_reset	,	F_160
gws	,	V_285
gfx_v8_0_rlc_load_microcode	,	F_129
gfx_v8_0_nop_rlc_funcs	,	V_957
amdgpu_ring	,	V_44
se_mask	,	V_367
RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT	,	V_794
PP_STATE_SUPPORT_LS	,	V_865
ADDR_SURF_THIN_MICRO_TILING	,	V_313
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_798
gfx_v8_0_cp_gfx_resume	,	F_138
CHIP_FIJI	,	V_9
mmCC_GC_EDC_CONFIG	,	V_210
RLC_AUTO_PG_CTRL	,	V_479
AMDGPU_PREAMBLE_IB_PRESENT_FIRST	,	V_924
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_236
CP_RB_DOORBELL_CONTROL	,	V_553
use_doorbell	,	V_269
pipe	,	V_277
DOORBELL_HIT	,	V_555
RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK	,	V_782
buffer	,	V_130
queue_id	,	V_945
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_310
RLC_SAFE_MODE	,	V_818
ixSQ_WAVE_IB_DBG0	,	V_753
amdgpu_ib	,	V_54
vi_cs_data	,	V_169
shader_engine_tile_size	,	V_254
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_5
cz_golden_settings_a11	,	V_31
uintptr_t	,	V_106
DOORBELL_RANGE_LOWER	,	V_558
DIMM1ADDRMAP	,	V_248
gfx_v8_0_cp_gfx_load_microcode	,	F_134
"amdgpu: cp failed to lock ring (%d).\n"	,	L_50
cp_hqd_active	,	V_650
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_843
ADDR_SURF_P4_16x16	,	V_338
CC_GC_EDC_CONFIG	,	V_211
gfx_v8_0_ring_emit_fence_gfx	,	F_214
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_705
mmRLC_GPM_STAT	,	V_807
mmCP_RB0_RPTR_ADDR_HI	,	V_546
"SRBM_SOFT_RESET=0x%08X\n"	,	L_57
dst_ptr	,	V_156
GRBM_STATUS__SPI_BUSY_MASK	,	V_670
mem_row_size_in_kb	,	V_251
GC_USER_RB_BACKEND_DISABLE	,	V_357
golden_settings_polaris11_a11	,	V_19
mc_shared_chmap	,	V_215
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_916
se_num	,	V_342
"Failed to init MEC BOs!\n"	,	L_44
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_596
pfp_fw_version	,	V_85
dimm11_addr_map	,	V_220
mmRLC_SAFE_MODE	,	V_817
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_564
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_403
BPM_REG_CGCG_OVERRIDE	,	V_854
CP_HQD_EOP_CONTROL	,	V_589
tonga_mgcg_cgcg_init	,	V_14
sc_earlyz_tile_fifo_size	,	V_234
cs_ptr	,	V_175
mmCP_HQD_PQ_RPTR	,	V_604
ENDIAN_SWAP	,	V_623
READ_TIMEOUT	,	V_415
SOFT_RESET_GRBM	,	V_678
PP_GROUP_GFX	,	V_870
SET_BPM_SERDES_CMD	,	V_849
PACKET3_SET_CONTEXT_REG_START	,	V_147
AMDGPU_FENCE_FLAG_64BIT	,	V_902
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_883
ADDR_SURF_TILE_SPLIT_256B	,	V_304
mmDB_RENDER_CONTROL	,	V_769
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_560
ring	,	V_45
CP_PG_DISABLE	,	V_484
EOP_TC_WB_ACTION_EN	,	V_908
AMD_IP_BLOCK_TYPE_SMC	,	V_763
gfx_v8_0_nop_exit_rlc_safe_mode	,	F_193
amdgpu_ring_alloc	,	F_11
vgpr_offset	,	V_189
GRBM_STATUS__VGT_BUSY_MASK	,	V_666
reg_list_array_offset_bytes	,	V_109
mmCP_PFP_UCODE_DATA	,	V_516
GFX8_NUM_COMPUTE_RINGS	,	V_759
dimm00_addr_map	,	V_217
cp_mqd_base_addr_hi	,	V_607
GENERIC2_INT_ENABLE	,	V_649
PACKET3	,	F_14
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_279
FIRST_COMPUTE_VMID	,	V_408
state	,	V_773
gfx_v8_0_write_harvested_raster_configs	,	F_99
compute_static_thread_mgmt_se1	,	V_581
compute_static_thread_mgmt_se0	,	V_580
gfx_v8_0_ring_set_wptr_gfx	,	F_204
compute_static_thread_mgmt_se3	,	V_583
compute_static_thread_mgmt_se2	,	V_582
ext	,	V_135
me_fw_version	,	V_89
mmRLC_GPM_SCRATCH_ADDR	,	V_464
vmid	,	V_706
"amdgpu: failed to get ib (%ld).\n"	,	L_6
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_780
asic_type	,	V_3
priv_reg_irq	,	V_261
"(%d) map MQD bo failed\n"	,	L_54
RLC_CGTT_MGCG_OVERRIDE__MGCG_MASK	,	V_831
gfx_v8_0_ring_test_ib	,	F_19
VMID	,	V_612
GFP_KERNEL	,	V_104
CHIP_STONEY	,	V_33
gfx_v8_0_send_serdes_cmd	,	F_187
max_backends_per_se	,	V_226
cz_enable_sck_slow_down_on_power_up	,	F_122
cz_golden_common_all	,	V_32
DIS_EDC	,	V_212
cp_hqd_dequeue_request	,	V_599
mmVM_INVALIDATE_REQUEST	,	V_917
cu_info	,	V_487
RB_BUFSZ	,	V_534
pkr1_mask	,	V_374
GRBM_STATUS__CP_BUSY_MASK	,	V_673
mutex_unlock	,	F_106
active_rbs	,	V_389
BUG	,	F_30
gfx_v8_0_ring_emit_ib_gfx	,	F_212
num_gfx_rings	,	V_265
cs_partition_size	,	V_959
SH_MEM_ADDRESS_MODE_HSA64	,	V_400
INACTIVE_CUS	,	V_966
macrotile_mode_array	,	V_297
hpd_eop_gpu_addr	,	V_186
MTYPE_UC	,	V_421
DRM_UDELAY	,	F_17
fw_data	,	V_155
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK	,	V_793
gfx_v8_0_rlc_stop	,	F_126
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_637
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_226
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_636
cz_rlc_funcs	,	V_956
RLC_GPR_REG2	,	V_810
MICRO_TILE_MODE_NEW	,	F_77
pp_state	,	V_861
"invalid pipe %d\n"	,	L_58
mutex_lock	,	F_104
mmGB_EDC_MODE	,	V_193
mmRLC_SRM_ARAM_DATA	,	V_463
mmCP_MQD_BASE_ADDR_HI	,	V_609
cz_enter_rlc_safe_mode	,	F_188
gfx_v8_0_update_gfx_clock_gating	,	F_196
mmCP_RB_VMID	,	V_531
mec_hdr	,	V_565
table_offset	,	V_160
mdelay	,	F_141
ucode_version	,	V_86
RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK	,	V_786
gds_gfx_bo	,	V_284
source	,	V_930
AMD_CG_STATE_UNGATE	,	V_869
register_list_format	,	V_70
ARRAY_3D_TILED_XTHICK	,	V_322
fw_size	,	V_120
RASTER_CONFIG_SE_MAP_0	,	V_377
polaris11_golden_common_all	,	V_20
RASTER_CONFIG_SE_MAP_3	,	V_376
"amdgpu: ib submit failed (%d).\n"	,	L_40
gfx_v8_0_init_power_gating	,	F_121
CC_GC_SHADER_ARRAY_CONFIG	,	V_965
PRIV_STATE	,	V_626
gfx_v8_0_ring_get_rptr	,	F_202
CHIP_POLARIS10	,	V_21
CHIP_POLARIS11	,	V_17
CHIP_POLARIS12	,	V_18
RLC_SAFE_MODE__MESSAGE__SHIFT	,	V_816
mmRLC_CGCG_CGLS_CTRL	,	V_498
sh_mem_config	,	V_397
ADDR_SURF_TILE_SPLIT_128B	,	V_303
AMDGPU_UCODE_ID_STORAGE	,	V_128
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_963
cz_enable_gfx_pipeline_power_gating	,	F_184
mmCP_HQD_DEQUEUE_REQUEST	,	V_603
ETIMEDOUT	,	V_62
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_586
pp_enabled	,	V_503
GB_ADDR_CONFIG	,	V_257
amdgpu_bo_pin	,	F_51
amdgpu_bo_free_kernel	,	F_71
name	,	V_268
mmRLC_PG_CNTL	,	V_502
mmSQ_IND_DATA	,	V_729
gfx_v8_0_set_gds_init	,	F_176
RLC_SERDES_WR_CTRL__BPM_DATA_MASK	,	V_791
gfx_v8_0_nop_enter_rlc_safe_mode	,	F_192
"(%d) create RLC c bo failed\n"	,	L_29
WREG32	,	F_10
gpu_addr	,	V_191
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_940
GRBM_REG_SAVE_GFX_IDLE_THRESHOLD	,	V_480
wave	,	V_722
ME_HALT	,	V_509
mmHDP_ADDR_CONFIG	,	V_417
gfx_v8_0_get_csb_size	,	F_49
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK	,	V_790
mmCP_PQ_STATUS	,	V_651
iceland_enter_rlc_safe_mode	,	F_190
"amdgpu/%s_mec2.bin"	,	L_25
clear_state_obj	,	V_166
amdgpu_irq_put	,	F_151
mmRLC_JUMP_TABLE_RESTORE	,	V_485
raster_config	,	V_151
amdgpu_atombios_get_gfx_info	,	F_64
DOORBELL_SOURCE	,	V_641
amdgpu_ring_write	,	F_13
mmGB_MACROTILE_MODE0	,	V_336
start	,	V_755
iceland_rlc_funcs	,	V_955
RLC_SAFE_MODE__CMD_MASK	,	V_814
CP_HQD_PERSISTENT_STATE	,	V_644
"amdgpu/%s_pfp.bin"	,	L_20
amdgpu_atombios_i2c_channel_trans	,	F_5
PACKET3_SET_SH_REG_START	,	V_200
ptr	,	V_59
__BIG_ENDIAN	,	F_140
__le32	,	T_2
amd_set_clockgating_by_smu	,	F_199
AMDGPU_UCODE_ID_CP_CE	,	V_124
"(%d) reserve MQD bo failed\n"	,	L_51
me_fw	,	V_64
hdr	,	V_163
GRBM_STATUS	,	V_657
CHIP_TOPAZ	,	V_4
indirect_start_offsets	,	V_458
RLC_SERDES_WR_CTRL__P1_SELECT_MASK	,	V_784
gfx_v8_0_ring_emit_gds_switch	,	F_166
PACKET3_SET_UCONFIG_REG	,	V_49
gfx_v8_ring_emit_cntxcntl	,	F_225
gfx_firmware_header_v1_0	,	V_78
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_286
CP_HQD_PQ_DOORBELL_CONTROL	,	V_597
"(%d) map HDP EOP bo failed\n"	,	L_38
mmRLC_CSIB_ADDR_HI	,	V_444
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_540
me_id	,	V_943
backend_enable_mask	,	V_393
mmSRBM_STATUS	,	V_688
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_426
"Unknown chip type (%d) in function gfx_v8_0_tiling_mode_table_init() falling through to CHIP_CARRIZO\n"	,	L_48
ADDR_SURF_P16_32x32_16x16	,	V_337
PKR_MAP_MASK	,	V_378
PACKET3_PREAMBLE_CNTL	,	V_137
EOP_SIZE	,	V_590
rb1_mask	,	V_382
CHIP_TONGA	,	V_13
mmCP_MAX_CONTEXT	,	V_521
"(%d) map RLC cbs bo failed\n"	,	L_31
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_639
RLC_GPM_STAT__GFX_POWER_STATUS_MASK	,	V_809
compute_ring	,	V_187
mc_arb_ramcfg	,	V_216
wptr	,	V_541
gfx_v8_0_set_rlc_funcs	,	F_177
mmCGTS_SM_CTRL_REG	,	V_836
mmSH_MEM_CONFIG	,	V_410
gfx_v8_0_priv_reg_irq	,	F_233
"(%d) reserve RLC cbs bo failed\n"	,	L_27
mmCP_MEC_ME1_UCODE_ADDR	,	V_566
mmRLC_CGTT_MGCG_OVERRIDE	,	V_828
ce_hdr	,	V_513
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_935
"polaris12"	,	L_18
CP_PQ_STATUS	,	V_652
PAGE_SIZE	,	V_122
DED_MODE	,	V_208
"(%d) create MQD bo failed\n"	,	L_52
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_406
rptr_offs	,	V_544
err2	,	V_61
err1	,	V_58
RASTER_CONFIG_SE_PAIR_MAP_0	,	V_371
RASTER_CONFIG_SE_PAIR_MAP_3	,	V_370
flags	,	V_243
ixSQ_WAVE_TBA_HI	,	V_750
ARRAY_2D_TILED_THIN1	,	V_299
WRITE_DATA_DST_SEL	,	F_168
PP_BLOCK_GFX_3D	,	V_875
rlc_hdr	,	V_81
"polaris11"	,	L_16
amdgpu_ring_test_ring	,	F_142
mmCP_HQD_VMID	,	V_587
ucode_array_offset_bytes	,	V_164
amdgpu_bo_kmap	,	F_52
"Illegal register access in command stream\n"	,	L_61
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_939
ROQ_PQ_IB_FLIP	,	V_625
gfx_v8_0_priv_reg_irq_funcs	,	V_953
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_500
gfx_v8_0_update_medium_grain_clock_gating	,	F_194
ADDR_SURF_BANK_HEIGHT_1	,	V_332
jt_size	,	V_127
cp_hqd_pq_rptr_report_addr_lo	,	V_629
ADDR_SURF_BANK_HEIGHT_2	,	V_331
ADDR_SURF_BANK_HEIGHT_4	,	V_325
mmCP_HQD_PQ_CONTROL	,	V_618
pp_support_state	,	V_862
SE_XSEL	,	F_94
ADDR_SURF_BANK_HEIGHT_8	,	V_333
rb_bufsz	,	V_526
AMDGPU_DOORBELL_MEC_RING0	,	V_276
sgpr1_init_regs	,	V_195
"polaris10"	,	L_17
CE_PARTITION_BASE	,	V_525
RLC_CGTT_MGCG_OVERRIDE__CGCG_MASK	,	V_853
AMDGPU_DOORBELL_MEC_RING7	,	V_640
SOFT_RESET_GFX	,	V_676
offset_count	,	V_453
gfx_v8_0_set_irq_funcs	,	F_175
DATA_SEL	,	F_215
mmCP_HQD_PQ_BASE	,	V_616
"\n"	,	L_11
VGT_FLUSH	,	V_889
table_size	,	V_161
sgpr2_init_regs	,	V_196
reg_list_format_separate_start	,	V_100
EVENT_INDEX	,	F_61
gws_gfx_bo	,	V_287
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_884
num	,	V_732
section	,	V_140
GRBM_GFX_INDEX	,	V_345
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_934
gfx_current_status	,	V_263
wptr_offs	,	V_547
cp_mqd_base_addr_lo	,	V_606
mmRLC_CSIB_ADDR_LO	,	V_445
mmCP_MEC_ME2_UCODE_DATA	,	V_570
ixCG_ACLK_CNTL	,	V_24
"(%d) reserve RLC cp table bo failed\n"	,	L_28
rlc_firmware_header_v2_0	,	V_80
num_secondary_tile_mode_states	,	V_296
pd_addr	,	V_914
gfx_v8_0_enable_gfx_dynamic_mg_power_gating	,	F_181
"Illegal instruction in command stream\n"	,	L_62
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_842
SE_BROADCAST_WRITES	,	V_348
mec2_fw	,	V_68
mem_max_burst_length_bytes	,	V_242
gfx_v8_0_polaris_update_gfx_clock_gating	,	F_200
polaris10_golden_common_all	,	V_23
PRELOAD_SIZE	,	V_645
mmCP_RB0_CNTL	,	V_539
wb_gpu_addr	,	V_575
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_490
amdgpu_ucode_print_rlc_hdr	,	F_130
clear_state_gpu_addr	,	V_174
max_tile_pipes	,	V_223
"amdgpu: fence wait failed (%ld).\n"	,	L_8
rlc_feature_version	,	V_94
gfx_v8_0_cp_compute_fini	,	F_145
PACKET3_SET_SH_REG	,	V_199
gb_addr_config	,	V_214
AMDGPU_CP_IRQ_GFX_EOP	,	V_272
RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT	,	V_796
BPM_REG_CGLS_EN	,	V_855
LAST_COMPUTE_VMID	,	V_409
mmCP_ME_CNTL	,	V_507
amdgpu_ib_free	,	F_23
AMDGPU_PREAMBLE_IB_PRESENT	,	V_923
WAIT_REG_MEM_ENGINE	,	F_207
rlc_fw	,	V_66
num_rb	,	V_362
WR_CONFIRM	,	V_890
reg_list_size_bytes	,	V_103
powerplay	,	V_864
mmRLC_PG_ALWAYS_ON_CU_MASK	,	V_486
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_938
gfx_v8_0_enable_gui_idle_interrupt	,	F_114
addr	,	V_899
PACKET3_CONTEXT_CONTROL	,	V_139
gfx_v8_0_gfx_funcs	,	V_761
check_fw_load_finish	,	V_506
temp	,	V_457
WARN_ON	,	F_102
SOFT_RESET_CP	,	V_675
cz_exit_rlc_safe_mode	,	F_189
IDLE_POLL_COUNT	,	V_470
gfx_v8_0_get_cu_info	,	F_111
num_se	,	V_364
MACRO_TILE_ASPECT	,	F_81
PROP_FED	,	V_209
min_t	,	F_101
mmRLC_GPM_UCODE_DATA	,	V_497
SAMPLE_SPLIT	,	F_78
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_635
funcs	,	V_760
ixSQ_WAVE_TRAPSTS	,	V_747
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_726
extent	,	V_141
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_10
mmPA_SC_RASTER_CONFIG	,	V_148
mmCP_HQD_ACTIVE	,	V_602
smu_load	,	V_115
exit_safe_mode	,	V_850
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_848
list_size	,	V_448
num_compute_rings	,	V_273
upper_32_bits	,	F_58
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_563
dev	,	V_82
ADDR_SURF_ROTATED_MICRO_TILING	,	V_323
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK	,	V_808
gfx_v8_0_init_microcode	,	F_28
mmCP_RB_WPTR_POLL_ADDR_LO	,	V_548
bitmap	,	V_960
gfx_v8_0_priv_inst_irq	,	F_235
"stoney"	,	L_19
MSG_EXIT_RLC_SAFE_MODE	,	V_813
gfx_v8_0_ring_emit_fence_compute	,	F_223
GRBM_STATUS__IA_BUSY_MASK	,	V_671
ARRAY_SIZE	,	F_3
"tonga"	,	L_13
"(%d) pin MQD bo failed\n"	,	L_53
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_937
"(%d) map RLC cp table bo failed\n"	,	L_34
mmRLC_PG_DELAY	,	V_476
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_632
fence_drv	,	V_912
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_964
AMD_IS_APU	,	V_244
mmGC_USER_RB_BACKEND_DISABLE	,	V_356
MTYPE_CC	,	V_404
adev	,	V_2
RLC_CGTT_MGCG_OVERRIDE__RLC_MASK	,	V_830
PACKET3_SWITCH_BUFFER	,	V_920
SRBM_SOFT_RESET	,	V_677
gfx_v8_0_init_compute_vmid	,	F_107
WDOORBELL32	,	F_205
INT_SEL	,	F_216
gws_base	,	V_709
dimm10_addr_map	,	V_219
"(%d) pin RLC cbs bo failed\n"	,	L_30
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_844
gfx_v8_0_raster_config	,	F_86
mmCP_ENDIAN_SWAP	,	V_522
vgpr_init_compute_shader	,	V_197
ALIGNMENT_MODE	,	V_423
CPF_BUSY	,	V_682
RLC_CGTT_MGCG_OVERRIDE__GRBM_MASK	,	V_832
amdgpu_interrupt_state	,	V_925
RLC_FormatDirectRegListLength	,	V_459
rptr_addr	,	V_528
RB_XSEL2	,	F_89
ARRAY_PRT_TILED_THIN1	,	V_308
CP_HQD_DEQUEUE_REQUEST	,	V_694
gds_size	,	V_708
hpd	,	V_180
cp_mqd_control	,	V_613
order_base_2	,	F_139
seq	,	V_900
gfx_v8_0_tiling_mode_table_init	,	F_73
subsystem_device	,	V_27
doorbell_index	,	V_270
gfx_v8_0_init_pg	,	F_125
amd_powergating_state	,	V_772
ROW_SIZE	,	V_258
pfp_feature_version	,	V_87
mmRLC_CNTL	,	V_797
gfx_v8_0_soft_reset	,	F_161
ce_fw	,	V_65
GRBM_STATUS__PA_BUSY_MASK	,	V_661
SMU_CLK_SLOWDOWN_ON_PU_ENABLE	,	V_482
me_hdr	,	V_514
rconf1	,	V_360
RB_MAP_PKR1_MASK	,	V_386
PACKET3_SET_UCONFIG_REG_START	,	V_50
amdgpu_bo_unreserve	,	F_46
COMPUTE_SHADER_EN	,	V_204
mec_fw	,	V_67
usepfp	,	V_910
amdgpu_bo_reserve	,	F_42
config	,	V_149
AMD_PG_STATE_UNGATE	,	V_655
gfx_v8_0_init_hqd	,	F_163
REQ	,	V_811
AMDGPU_GFX_NORMAL_MODE	,	V_264
oa_size	,	V_712
BANK_WIDTH	,	F_79
starting_offsets_start	,	V_101
CP_ME1_PIPE0_INT_CNTL	,	V_928
AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS	,	V_173
reg_list_format_size_bytes	,	V_102
num_types	,	V_950
mmCP_RB_WPTR_POLL_ADDR_HI	,	V_549
amdgpu_firmware_info	,	V_74
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_432
"(%d) reserve HPD EOP bo failed\n"	,	L_35
info	,	V_75
ADDR_SURF_8_BANK	,	V_327
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_936
amdgpu_ucode_print_gfx_hdr	,	F_135
CNTX_EMPTY_INT_ENABLE	,	V_441
gfx_v8_0_resume	,	F_155
count	,	V_131
clear_state_size	,	V_170
max_offset	,	V_454
gfx_v8_0_set_ring_funcs	,	F_174
AMD_CG_SUPPORT_GFX_CGCG	,	V_800
gfx_v8_0_read_wave_data	,	F_171
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_882
AMDGPU_GEM_DOMAIN_VRAM	,	V_171
DRM_ERROR	,	F_9
rb_mask	,	V_361
PRIV_REG_INT_ENABLE	,	V_931
cs_data	,	V_136
sgpr_offset	,	V_190
smumgr_funcs	,	V_505
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_838
sh_num	,	V_343
RLC_SERDES_WR_CTRL__REG_ADDR_MASK	,	V_792
cp_hqd_pq_control	,	V_628
ADDR_SURF_16_BANK	,	V_334
timeout	,	V_53
ixSQ_WAVE_TBA_LO	,	V_749
fw	,	V_119
pkr0_mask	,	V_373
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_246
iceland_golden_common_all	,	V_8
"gfx"	,	L_45
vi_mqd	,	V_577
oa_gfx_bo	,	V_290
mmPA_SC_FIFO_SIZE	,	V_425
counter	,	V_967
stoney_mgcg_cgcg_init	,	V_34
sync_seq	,	V_913
fiji_mgcg_cgcg_init	,	V_10
mmCP_HQD_EOP_CONTROL	,	V_588
WAIT_REG_MEM_MEM_SPACE	,	F_218
sc_prim_fifo_size_frontend	,	V_231
mmCP_DEVICE_ID	,	V_523
AUTO_INCR_ADDR	,	V_461
mmCP_RB0_BASE	,	V_550
pr_debug	,	F_152
amdgpu_ring_commit	,	F_15
ENOMEM	,	V_105
mmDMIF_ADDR_CALC	,	V_418
PACKET3_BASE_INDEX	,	F_137
fw_name	,	V_72
cp_hqd_pq_doorbell_control	,	V_598
vgpr_init_regs	,	V_194
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_840
INSTANCE_INDEX	,	V_347
gfx_v8_0_post_soft_reset	,	F_164
AMDGPU_GWS_SHIFT	,	V_714
ixSQ_WAVE_M0	,	V_754
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_427
mmSH_MEM_APE1_LIMIT	,	V_412
vm_id	,	V_892
max_hw_contexts	,	V_230
gds_base	,	V_707
ib	,	V_55
SRM_ENABLE	,	V_468
id	,	V_142
CMD	,	V_819
EOP_TCL1_ACTION_EN	,	V_906
wave_read_regs	,	F_170
PP_BLOCK_GFX_RLC	,	V_876
BANK_HEIGHT	,	F_80
gfx_v8_0_cp_compute_enable	,	F_143
"invalid me %d\n"	,	L_59
PACKET3_EVENT_WRITE_EOP	,	V_905
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_428
ctx_switch	,	V_893
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
raster_config_1	,	V_152
new_entry	,	V_456
cp_table_obj	,	V_167
amdgpu_bo_kunmap	,	F_53
RB_MAP_PKR0_MASK	,	V_383
GFX_POWER_GATING_ENABLE	,	V_767
reg_list_format_array_offset_bytes	,	V_107
mmCC_RB_BACKEND_DISABLE	,	V_355
ARRAY_2D_TILED_XTHICK	,	V_321
MTYPE_NC	,	V_424
max_gs_threads	,	V_229
compute_pipelinestat_enable	,	V_579
mmCP_INT_CNTL_RING0	,	V_438
ring_size	,	V_532
cp_hqd_pq_wptr_poll_addr_hi	,	V_634
dimm01_addr_map	,	V_218
ALIGN	,	F_35
num_mec	,	V_181
ixSQ_WAVE_STATUS	,	V_737
DYN_PER_CU_PG_ENABLE	,	V_765
amdgpu_iv_entry	,	V_941
ao_bitmap	,	V_969
smu	,	V_504
RLC_SERDES_WR_CTRL__READ_COMMAND_MASK	,	V_783
gfx_v8_0_ring_emit_hdp_invalidate	,	F_211
cp_hqd_pq_wptr	,	V_601
gfx_v8_0_cp_gfx_enable	,	F_133
MTYPE	,	V_536
SOFT_RESET_RLC	,	V_495
gfx_v8_0_do_edc_gpr_workarounds	,	F_56
GRBM_STATUS__DB_BUSY_MASK	,	V_667
AMDGPU_HAVE_CTX_SWITCH	,	V_922
reg_offset	,	V_298
gfx_v8_0_suspend	,	F_154
gws_size	,	V_710
AMDGPU_IRQ_STATE_DISABLE	,	V_927
indices_count	,	V_450
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_961
length_dw	,	V_60
mmRLC_CGCG_CGLS_CTRL_3D	,	V_501
UNORD_DISPATCH	,	V_624
MSG_ENTER_RLC_SAFE_MODE	,	V_804
amdgpu_ring_insert_nop	,	F_220
GRBM_CNTL	,	V_414
ADDR_SURF_TILE_SPLIT_2KB	,	V_306
ucode	,	V_116
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_962
PRIV_INSTR_INT_ENABLE	,	V_932
gfx_v8_0_mec_fini	,	F_54
instance	,	V_344
WAIT_REG_MEM_FUNCTION	,	F_209
GRBM_STATUS__SX_BUSY_MASK	,	V_664
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_704
ixSQ_WAVE_PC_HI	,	V_739
AMD_PG_SUPPORT_GFX_DMG	,	V_775
ARRAY_MODE	,	F_74
in_safe_mode	,	V_812
AMD_CG_SUPPORT_GFX_CGLS	,	V_856
gfx_v8_0_cp_enable	,	F_148
pdev	,	V_25
SOFT_RESET_CPC	,	V_686
u32	,	V_6
eop_gpu_addr	,	V_574
amdgpu_bo_create	,	F_50
SOFT_RESET_CPF	,	V_685
SOFT_RESET_CPG	,	V_687
me	,	V_157
gfx_v8_0_enable_save_restore_machine	,	F_120
BACKEND_DISABLE	,	V_358
pp_handle	,	V_863
amdgpu_program_register_sequence	,	F_2
"amdgpu/%s_mec.bin"	,	L_24
"carrizo"	,	L_14
num_pipe	,	V_182
entry	,	V_942
"gfx8: Failed to load firmware \"%s\"\n"	,	L_26
mmRLC_SRM_INDEX_CNTL_ADDR_0	,	V_466
header	,	V_77
bo_offset	,	V_159
RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK	,	V_789
mmGB_TILE_MODE0	,	V_335
cp_hqd_vmid	,	V_642
mmCP_CE_UCODE_DATA	,	V_518
RLC_SRM_CNTL	,	V_460
dst	,	V_735
mec	,	V_178
mmSQ_IND_INDEX	,	V_724
oa	,	V_288
mem	,	V_281
mmRLC_CSIB_LENGTH	,	V_446
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_249
ADDR_SURF_DEPTH_MICRO_TILING	,	V_302
AMD_PG_SUPPORT_GFX_SMG	,	V_774
request_firmware	,	F_31
reg_list_format_start	,	V_99
reg_base	,	V_41
max_me	,	V_158
SE_PAIR_YSEL	,	F_98
mmGRBM_STATUS2	,	V_679
AMDGPU_OA_SHIFT	,	V_715
gfx_v8_0_cp_resume	,	F_147
subsystem_vendor	,	V_28
amdgpu_gfx_scratch_free	,	F_12
DOORBELL_EN	,	V_556
src	,	V_933
total_size	,	V_188
mmCP_ME1_PIPE3_INT_CNTL	,	V_647
dev_warn	,	F_44
PKR_YSEL	,	F_92
control	,	V_894
thread	,	V_730
amdgpu_ucode_validate	,	F_32
RLC_GPR_REG2__REQ_MASK	,	V_802
srbm_mutex	,	V_407
u64	,	T_3
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_734
"(%d) pin RLC cp table bo failed\n"	,	L_33
gfx_v8_0_ring_emit_vgt_flush	,	F_210
me_feature_version	,	V_90
CLE_BPM_SERDES_CMD	,	V_834
amdgpu_fence_process	,	F_232
dw2	,	V_921
gfx_v8_0_free_microcode	,	F_25
gfx_v8_0_init_golden_registers	,	F_1
CP_MEM_SLP_CNTL	,	V_826
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_434
SQIND_WAVE_SGPRS_OFFSET	,	V_757
mmSH_MEM_BASES	,	V_413
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_703
ixSQ_WAVE_PC_LO	,	V_738
gfx_v8_0_enable_gfx_static_mg_power_gating	,	F_180
gfx_v8_0_wait_for_idle	,	F_157
"amdgpu: IB test timed out.\n"	,	L_7
gfx_v8_0_ring_get_wptr_gfx	,	F_203
"amdgpu/%s_me.bin"	,	L_21
cs_extent_def	,	V_134
gfx_v8_0_is_idle	,	F_156
msg_id	,	V_860
AMDGPU_MAX_COMPUTE_RINGS	,	V_275
CP_HQD_ACTIVE__ACTIVE_MASK	,	V_693
WREG32_SMC	,	F_4
ixSQ_WAVE_LDS_ALLOC	,	V_746
sec_ded_counter_registers	,	V_213
mmCP_MQD_BASE_ADDR	,	V_608
RLC_MEM_LS_EN	,	V_824
PKR_MAP	,	F_90
gfx_v8_0_ring_set_wptr_compute	,	F_222
srbm_soft_reset	,	V_660
jt_offset	,	V_165
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_779
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_839
gfx_v8_0_mec_init	,	F_55
ADDR_SURF_THICK_MICRO_TILING	,	V_317
AMDGPU_GPU_PAGE_SIZE	,	V_622
NOOFCOLS	,	V_253
amdgpu_irq_get	,	F_179
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_245
PACKET3_RELEASE_MEM	,	V_919
dws	,	V_168
RASTER_CONFIG_PKR_MAP_3	,	V_379
mmCP_RB0_BASE_HI	,	V_551
QUICK_PG_ENABLE	,	V_766
PACKET3_EVENT_WRITE	,	V_205
RASTER_CONFIG_PKR_MAP_0	,	V_380
PACKET3_INDIRECT_BUFFER	,	V_897
GFX_IDLE_INT_ENABLE	,	V_443
gfx_v8_0_set_powergating_state	,	F_186
MEM_SLEEP_DELAY	,	V_475
cg_flags	,	V_799
gfx_v8_0_get_gpu_clock_counter	,	F_165
ce_fw_version	,	V_91
"Failed to init rlc BOs!\n"	,	L_43
se	,	V_368
AMDGPU_GDS_SHIFT	,	V_713
AMD_CG_SUPPORT_GFX_3D_CGCG	,	V_873
SOFT_RESET_SEM	,	V_692
PP_CG_MSG_ID	,	F_198
gfx_v8_0_ring_funcs_compute	,	V_949
simd	,	V_721
ind_start_offsets	,	V_452
rb_per_pkr	,	V_365
MIN_IB_AVAILSZ	,	V_537
max_indices	,	V_451
u8	,	T_5
mmRLC_GPM_SCRATCH_DATA	,	V_465
"IH: CP EOP\n"	,	L_60
ixSQ_WAVE_EXEC_HI	,	V_741
GFX_CLEAR	,	V_699
hweight32	,	F_105
uint32_t	,	T_1
PP_BLOCK_GFX_MG	,	V_872
PACKET3_WAIT_REG_MEM	,	V_885
reg_index	,	V_146
SECT_CONTEXT	,	V_143
mmRLC_SERDES_CU_MASTER_BUSY	,	V_431
chip_name	,	V_71
buf	,	V_576
ADDR_SURF_BANK_WIDTH_4	,	V_324
max_t	,	F_100
rb0_mask	,	V_381
sect	,	V_133
ADDR_SURF_BANK_WIDTH_2	,	V_328
ADDR_SURF_BANK_WIDTH_1	,	V_329
VS_PARTIAL_FLUSH	,	V_888
mod2array	,	V_293
CP_ME1_PIPE3_INT_CNTL	,	V_648
mmPA_SC_RASTER_CONFIG_1	,	V_387
ring_id	,	V_946
PP_STATE_LS	,	V_866
hqd_gpu_addr	,	V_572
EOP_TC_ACTION_EN	,	V_907
"ib test on ring %d succeeded\n"	,	L_9
"amdgpu/%s_ce.bin"	,	L_22
PACKET3_DISPATCH_DIRECT	,	V_202
compute_misc_reserved	,	V_584
mmCOMPUTE_PGM_LO	,	V_201
gfx_v8_0_ring_get_wptr_compute	,	F_221
APE1_MTYPE	,	V_422
RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT	,	V_795
ARRAY_1D_TILED_THIN1	,	V_307
gfx_v8_0_ring_emit_hdp_flush	,	F_206
AMD_CG_SUPPORT_GFX_CGTS	,	V_835
CP_RB_WPTR_POLL_CNTL	,	V_469
mmGRBM_SOFT_RESET	,	V_700
mmCP_RB0_RPTR_ADDR	,	V_545
grbm_soft_reset	,	V_659
GRBM_STATUS__TA_BUSY_MASK	,	V_665
polaris11_enable_gfx_quick_mg_power_gating	,	F_182
RLC_GPR_REG2__MESSAGE__SHIFT	,	V_805
CE_HALT	,	V_511
write64bit	,	V_901
max_gprs	,	V_228
BUF_SWAP	,	V_538
ADDR_SURF_MACRO_ASPECT_2	,	V_326
ADDR_SURF_MACRO_ASPECT_1	,	V_339
ADDR_SURF_MACRO_ASPECT_4	,	V_330
gfx_v8_0_sw_init	,	F_66
bit_width	,	V_353
ADDR_SURF_P8_32x32_16x16	,	V_341
vi_srbm_select	,	F_108
cp_hqd_persistent_state	,	V_646
gfx_v8_0_inactive_hqd	,	F_159
mmRLC_SRM_ARAM_ADDR	,	V_462
idx	,	V_48
gfx_ring	,	V_266
ADDR_SURF_TILE_SPLIT_64B	,	V_301
mec2_feature_version	,	V_113
amdgpu_bo_create_kernel	,	F_69
AMDGPU_CP_IRQ_LAST	,	V_951
NUM_BANKS	,	F_82
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_631
BUG_ON	,	F_117
SE_YSEL	,	F_95
gfx_v8_0_gpu_init	,	F_109
wb	,	V_543
mqd_gpu_addr	,	V_573
DIMM0ADDRMAP	,	V_247
PACKET3_WRITE_DATA	,	V_716
dev_err	,	F_37
amdgpu_bo_unpin	,	F_45
SE_INDEX	,	V_349
cp_hqd_pq_wptr_poll_addr_lo	,	V_633
ce_feature_version	,	V_92
cpu_to_le32	,	F_39
CNTX_BUSY_INT_ENABLE	,	V_440
PACKET3_PFP_SYNC_ME	,	V_918
dma_fence_wait_timeout	,	F_22
mask	,	V_354
"topaz"	,	L_12
ixSQ_WAVE_EXEC_LO	,	V_740
gfx_v8_0_init_csb	,	F_115
mmCP_MEC_ME1_UCODE_DATA	,	V_567
CHIP_CARRIZO	,	V_29
amdgpu_ib_get	,	F_20
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_725
mmGPU_HDP_FLUSH_REQ	,	V_886
release_firmware	,	F_26
tile_mode_array	,	V_295
dma_fence	,	V_56
rb_backend_disable	,	V_395
SQ_IND_INDEX__FORCE_READ_MASK	,	V_728
priv_inst_irq	,	V_262
amdgpu_set_powergating_state	,	F_153
AMDGPU_GEM_DOMAIN_GDS	,	V_283
reg_addr	,	V_777
num_queue	,	V_183
ARRAY_LINEAR_ALIGNED	,	V_309
reg_restore_list_size	,	V_98
ixSQ_WAVE_HW_ID	,	V_742
RB_MAP_PKR0	,	F_87
RB_MAP_PKR1	,	F_88
user_rb_backend_disable	,	V_396
INSTANCE_BROADCAST_WRITES	,	V_346
dev_info	,	F_162
pipe_id	,	V_944
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_429
PACKET3_CLEAR_STATE	,	V_154
gfx_v8_0_wait_for_rlc_serdes	,	F_112
reg_count	,	V_145
ARRAY_3D_TILED_THIN1	,	V_314
dma_fence_put	,	F_24
DEFAULT_MTYPE	,	V_420
mmCP_MEM_SLP_CNTL	,	V_847
enable	,	V_437
gfx_v8_0_ring_emit_ib_compute	,	F_213
dma_fence_wait	,	F_62
gfx_v8_0_sw_fini	,	F_70
gfx_v8_ring_emit_sb	,	F_224
amdgpu_mm_wreg	,	F_119
disable_masks	,	V_971
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_561
regno	,	V_731
mmCP_ME_RAM_DATA	,	V_520
gfx_v8_0_cp_gfx_start	,	F_136
RLC_CGTT_MGCG_OVERRIDE__CGLS_MASK	,	V_857
ARRAY_PRT_TILED_THICK	,	V_320
save_and_restore_offset	,	V_95
mmCP_ME_RAM_WADDR	,	V_519
mmGMCON_DEBUG	,	V_696
cp_table_ptr	,	V_162
fail	,	V_206
GRBM_RQ_PENDING	,	V_690
mmCP_HQD_PQ_WPTR	,	V_605
gds	,	V_280
eop_irq	,	V_260
RLC_PG_DELAY_2	,	V_477
GFX_PIPELINE_PG_ENABLE	,	V_768
SRBM_STATUS	,	V_689
avail_scratch_ram_locations	,	V_97
KMD_QUEUE	,	V_627
RLC_ENABLE_F32	,	V_493
mmRLC_SERDES_WR_CTRL	,	V_781
mqd	,	V_578
usec_timeout	,	V_51
DOORBELL_ENABLE	,	V_653
kfree	,	F_27
gfx_v8_0_tonga_update_gfx_clock_gating	,	F_197
SH_BROADCAST_WRITES	,	V_350
PIPE_CONFIG	,	F_75
gfx_v8_0_rlc_resume	,	F_132
out	,	V_83
SH_INDEX	,	V_351
mmHDP_DEBUG0	,	V_891
mmCP_MQD_CONTROL	,	V_610
cp_table_gpu_addr	,	V_177
PP_STATE_CG	,	V_868
"unknown asic: 0x%x\n"	,	L_49
firmware	,	V_114
REG_GET_FIELD	,	F_65
mmCP_MEC_ME2_UCODE_ADDR	,	V_569
max_shader_engines	,	V_222
WRITE_DATA_ENGINE_SEL	,	F_167
cp_hdr	,	V_79
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_559
AMDGPU_UCODE_ID_CP_MEC2	,	V_129
AMDGPU_UCODE_ID_CP_MEC1	,	V_126
PP_STATE_SUPPORT_CG	,	V_867
ixSQ_WAVE_TMA_HI	,	V_752
"For SRIOV client, shouldn't do anything.\n"	,	L_55
rb_config	,	V_150
mmGB_ADDR_CONFIG	,	V_416
pfp_hdr	,	V_512
EINVAL	,	V_52
ADDR_SURF_P2	,	V_300
RLC_CNTL	,	V_492
cz_init_cp_jump_table	,	F_40
GDS_GWS_VMID0__SIZE__SHIFT	,	V_720
PFP_HALT	,	V_510
gfx	,	V_38
raster_config_se	,	V_372
udelay	,	F_113
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_672
queue	,	V_278
gfx_v8_0_get_rb_active_bitmap	,	F_85
data	,	V_84
le32_to_cpup	,	F_131
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_238
POWER_UP_DELAY	,	V_472
RASTER_CONFIG_RB_MAP_3	,	V_384
no_fields	,	V_736
grbm_idx_mutex	,	V_392
RLC_PG_CNTL	,	V_481
rb_addr	,	V_527
AMDGPU_RING_TYPE_COMPUTE	,	V_881
RASTER_CONFIG_RB_MAP_0	,	V_385
lower_32_bits	,	F_57
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_435
gfx_v8_0_read_wave_sgprs	,	F_172
RLC_MEM_SLP_CNTL	,	V_823
GFX_STALL	,	V_698
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_405
REG_SET_FIELD	,	F_59
mec_feature_version	,	V_111
gfx_v8_0_create_bitmask	,	F_84
ao_cu_mask	,	V_488
mmCP_PFP_UCODE_ADDR	,	V_515
ADDR_SURF_TILE_SPLIT_512B	,	V_305
mmGRBM_STATUS	,	V_656
mmRLC_MEM_SLP_CNTL	,	V_845
AMDGPU_FENCE_FLAG_INT	,	V_904
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_837
revision	,	V_26
PACKET3_SET_BASE	,	V_524
hpd_eop_obj	,	V_179
gfx_partition_size	,	V_282
BPM_REG_MGCG_OVERRIDE	,	V_833
SEM_BUSY	,	V_691
gfx_v8_0_ring_test_ring	,	F_7
QUEUE_SIZE	,	V_620
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_138
schedule_work	,	F_234
CP_INT_CNTL_RING0	,	V_439
"GRBM_SOFT_RESET=0x%08X\n"	,	L_56
sc_hiz_tile_fifo_size	,	V_233
mmRLC_GPM_UCODE_ADDR	,	V_496
STATIC_PER_CU_PG_ENABLE	,	V_764
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_535
gfx_v8_0_check_soft_reset	,	F_158
ixSQ_WAVE_GPR_ALLOC	,	V_745
DEQUEUE_REQ	,	V_695
ADDR_SURF_4_BANK	,	V_340
stoney_golden_common_all	,	V_36
amdgpu_irq_src	,	V_929
gfx_v8_0_update_coarse_grain_clock_gating	,	F_195
sgpr_init_compute_shader	,	V_198
ref_and_mask	,	V_879
mmSRBM_SOFT_RESET	,	V_701
ARRAY_1D_TILED_THICK	,	V_315
DOORBELL_OFFSET	,	V_554
amdgpu_bo_unref	,	F_47
ready	,	V_192
max_sh_per_se	,	V_225
oa_base	,	V_711
fiji_golden_common_all	,	V_12
TIME_STAMP_INT_ENABLE	,	V_926
gfx_v8_0_set_priv_reg_fault_state	,	F_228
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_617
SH_MEM_CONFIG	,	V_419
SERDES_CMD_DELAY	,	V_478
mem_base	,	V_718
ixSQ_WAVE_TMA_LO	,	V_751
ucode_size_bytes	,	V_121
mec2_hdr	,	V_568
"fiji"	,	L_15
mqd_obj	,	V_571
ixSQ_WAVE_INST_DW0	,	V_743
ixSQ_WAVE_INST_DW1	,	V_744
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
cz_enable_cp_power_gating	,	F_124
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_402
CPG_BUSY	,	V_684
RLC_SERDES_WR_CTRL__P2_SELECT_MASK	,	V_785
