verilog xil_defaultlib  \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/btn_in.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/clockdivider.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/counter.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/datamux4x1.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/fnddecoder.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/mux4x1.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/spi_master.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/spi_slave.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/spi_task.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/src/top_fndcontrol2.v" \
"../../../../SoC_06_17_NEWIP.gen/sources_1/ip/top_fndcontrol2_0/sim/top_fndcontrol2_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
