# VLSI_Project
Repo for Fall 2022 VLSI project

Tyler Liddell (☞ ͡° ͜ʖ ͡°)☞
McKay Mower
Braxton Chappell 

# Instructions
Include the following files in a modelsim project:

-src/cache.v\
-src/cache_coherenter.v\
-src/input_collector.v\
-src/output_emitter.v\
-src/top_level.v\
-src/macros.vh\
\
-tb/cache_coherenter_tb.v\
-tb/collector_emitter_tb.v\
-tb/top_level_tb.v\
-tb/cache_tb.v\

Each of the testbenches may be run individually. The output will indicate if it completed with or without errors.
