// Seed: 3239209757
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign module_2.type_9 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd98
) ();
  wire id_2;
  wire id_3;
  defparam id_4.id_5 = 1;
  wire id_6;
  id_7(
      .id_0(id_4), .id_1((1)), .id_2(1), .id_3(1), .id_4(1)
  );
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input tri id_0,
    output uwire id_1
    , id_7,
    output supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5
    , id_8
);
  module_0 modCall_1 (id_8);
endmodule
