{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Nios2.qsys Nios2.BAK.qsys " "Backing up file \"Nios2.qsys\" to \"Nios2.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1772348131021 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Nios2/synthesis/Nios2.v Nios2.BAK.v " "Backing up file \"Nios2/synthesis/Nios2.v\" to \"Nios2.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1772348131069 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Nios2.qsys " "Started upgrading IP component Qsys with file \"Nios2.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1772348131070 ""}
{ "Info" "" "" "2026.03.01.14:55:42 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2026.03.01.14:55:42 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1772348142916 ""}
{ "Info" "" "" "2026.03.01.14:55:43 Info: Upgrading from core type Nios II (Classic) Processor with version 13.0 to core type Nios II Processor with version 18.1" {  } {  } 0 0 "2026.03.01.14:55:43 Info: Upgrading from core type Nios II (Classic) Processor with version 13.0 to core type Nios II Processor with version 18.1" 0 0 "Shell" 0 -1 1772348143249 ""}
{ "Info" "" "" "2026.03.01.14:55:44 Info: Migration Successful" {  } {  } 0 0 "2026.03.01.14:55:44 Info: Migration Successful" 0 0 "Shell" 0 -1 1772348144260 ""}
{ "Info" "" "" "2026.03.01.14:55:44 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2026.03.01.14:55:44 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1772348144268 ""}
{ "Info" "Nios2_generation.rpt" "" "2026.03.01.14:55:57 Info: Saving generation log to C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2" {  } {  } 0 0 "2026.03.01.14:55:57 Info: Saving generation log to C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2" 0 0 "Shell" 0 -1 1772348157863 ""}
{ "Info" "" "" "2026.03.01.14:55:57 Info: Starting: Create simulation model" {  } {  } 0 0 "2026.03.01.14:55:57 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1772348157864 ""}
{ "Info" "" "" "2026.03.01.14:55:57 Info: qsys-generate C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\simulation --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2026.03.01.14:55:57 Info: qsys-generate C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\simulation --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1772348157874 ""}
{ "Info" "Nios2.qsys" "" "2026.03.01.14:55:57 Info: Loading Lab1_DE10" {  } {  } 0 0 "2026.03.01.14:55:57 Info: Loading Lab1_DE10" 0 0 "Shell" 0 -1 1772348157944 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Reading input file" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Reading input file" 0 0 "Shell" 0 -1 1772348158823 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Adding CLK \[clock_source 18.1\]" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Adding CLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1772348158828 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Parameterizing module CLK" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Parameterizing module CLK" 0 0 "Shell" 0 -1 1772348158829 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Adding CPU \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1772348158830 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Parameterizing module CPU" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Parameterizing module CPU" 0 0 "Shell" 0 -1 1772348158834 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Adding JUART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Adding JUART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1772348158839 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Parameterizing module JUART" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Parameterizing module JUART" 0 0 "Shell" 0 -1 1772348158842 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Adding PIO_LED \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Adding PIO_LED \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1772348158843 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Parameterizing module PIO_LED" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Parameterizing module PIO_LED" 0 0 "Shell" 0 -1 1772348158844 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1772348158845 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Parameterizing module RAM" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1772348158851 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Building connections" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Building connections" 0 0 "Shell" 0 -1 1772348158851 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Parameterizing connections" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1772348158854 ""}
{ "Info" "" "" "2026.03.01.14:55:58 Info: Validating" {  } {  } 0 0 "2026.03.01.14:55:58 Info: Validating" 0 0 "Shell" 0 -1 1772348158855 ""}
{ "Info" "" "" "2026.03.01.14:55:59 Info: Done reading input file" {  } {  } 0 0 "2026.03.01.14:55:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1772348159959 ""}
{ "Info" "" "" "2026.03.01.14:56:02 Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2026.03.01.14:56:02 Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1772348162246 ""}
{ "Warning" "" "" "2026.03.01.14:56:02 Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2026.03.01.14:56:02 Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1772348162249 ""}
{ "Info" "" "" "2026.03.01.14:56:02 Info: Nios2: Generating Nios2 \"Nios2\" for SIM_VERILOG" {  } {  } 0 0 "2026.03.01.14:56:02 Info: Nios2: Generating Nios2 \"Nios2\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1772348162679 ""}
{ "Info" "" "" "2026.03.01.14:56:14 Info: CPU: \"Nios2\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 0 "2026.03.01.14:56:14 Info: CPU: \"Nios2\" instantiated altera_nios2_gen2 \"CPU\"" 0 0 "Shell" 0 -1 1772348174111 ""}
{ "Info" "" "" "2026.03.01.14:56:14 Info: JUART: Starting RTL generation for module 'Nios2_JUART'" {  } {  } 0 0 "2026.03.01.14:56:14 Info: JUART: Starting RTL generation for module 'Nios2_JUART'" 0 0 "Shell" 0 -1 1772348174157 ""}
{ "Info" "  ]" "" "2026.03.01.14:56:14 Info: JUART:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0002_JUART_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0002_JUART_gen//Nios2_JUART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0002_JUART_gen" {  } {  } 0 0 "2026.03.01.14:56:14 Info: JUART:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0002_JUART_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0002_JUART_gen//Nios2_JUART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0002_JUART_gen" 0 0 "Shell" 0 -1 1772348174157 ""}
{ "Info" "" "" "2026.03.01.14:56:16 Info: JUART: Done RTL generation for module 'Nios2_JUART'" {  } {  } 0 0 "2026.03.01.14:56:16 Info: JUART: Done RTL generation for module 'Nios2_JUART'" 0 0 "Shell" 0 -1 1772348176718 ""}
{ "Info" "" "" "2026.03.01.14:56:16 Info: JUART: \"Nios2\" instantiated altera_avalon_jtag_uart \"JUART\"" {  } {  } 0 0 "2026.03.01.14:56:16 Info: JUART: \"Nios2\" instantiated altera_avalon_jtag_uart \"JUART\"" 0 0 "Shell" 0 -1 1772348176762 ""}
{ "Info" "" "" "2026.03.01.14:56:16 Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'" {  } {  } 0 0 "2026.03.01.14:56:16 Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'" 0 0 "Shell" 0 -1 1772348176775 ""}
{ "Info" "  ]" "" "2026.03.01.14:56:16 Info: PIO_LED:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0003_PIO_LED_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0003_PIO_LED_gen//Nios2_PIO_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0003_PIO_LED_gen" {  } {  } 0 0 "2026.03.01.14:56:16 Info: PIO_LED:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0003_PIO_LED_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0003_PIO_LED_gen//Nios2_PIO_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0003_PIO_LED_gen" 0 0 "Shell" 0 -1 1772348176776 ""}
{ "Info" "" "" "2026.03.01.14:56:17 Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'" {  } {  } 0 0 "2026.03.01.14:56:17 Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'" 0 0 "Shell" 0 -1 1772348177252 ""}
{ "Info" "" "" "2026.03.01.14:56:17 Info: PIO_LED: \"Nios2\" instantiated altera_avalon_pio \"PIO_LED\"" {  } {  } 0 0 "2026.03.01.14:56:17 Info: PIO_LED: \"Nios2\" instantiated altera_avalon_pio \"PIO_LED\"" 0 0 "Shell" 0 -1 1772348177281 ""}
{ "Info" "" "" "2026.03.01.14:56:17 Info: RAM: Starting RTL generation for module 'Nios2_RAM'" {  } {  } 0 0 "2026.03.01.14:56:17 Info: RAM: Starting RTL generation for module 'Nios2_RAM'" 0 0 "Shell" 0 -1 1772348177335 ""}
{ "Info" "  ]" "" "2026.03.01.14:56:17 Info: RAM:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0004_RAM_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0004_RAM_gen//Nios2_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0004_RAM_gen" {  } {  } 0 0 "2026.03.01.14:56:17 Info: RAM:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0004_RAM_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0004_RAM_gen//Nios2_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0004_RAM_gen" 0 0 "Shell" 0 -1 1772348177335 ""}
{ "Info" "" "" "2026.03.01.14:56:18 Info: RAM: Done RTL generation for module 'Nios2_RAM'" {  } {  } 0 0 "2026.03.01.14:56:18 Info: RAM: Done RTL generation for module 'Nios2_RAM'" 0 0 "Shell" 0 -1 1772348178222 ""}
{ "Info" "" "" "2026.03.01.14:56:18 Info: RAM: \"Nios2\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 0 "2026.03.01.14:56:18 Info: RAM: \"Nios2\" instantiated altera_avalon_onchip_memory2 \"RAM\"" 0 0 "Shell" 0 -1 1772348178258 ""}
{ "Info" "" "" "2026.03.01.14:56:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:56:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348184511 ""}
{ "Info" "" "" "2026.03.01.14:56:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:56:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348185333 ""}
{ "Info" "" "" "2026.03.01.14:56:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:56:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348186040 ""}
{ "Info" "" "" "2026.03.01.14:56:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:56:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348186757 ""}
{ "Info" "" "" "2026.03.01.14:56:30 Info: mm_interconnect_0: \"Nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2026.03.01.14:56:30 Info: mm_interconnect_0: \"Nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1772348190650 ""}
{ "Info" "" "" "2026.03.01.14:56:30 Info: irq_mapper: \"Nios2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2026.03.01.14:56:30 Info: irq_mapper: \"Nios2\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1772348190667 ""}
{ "Info" "" "" "2026.03.01.14:56:30 Info: rst_controller: \"Nios2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2026.03.01.14:56:30 Info: rst_controller: \"Nios2\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1772348190723 ""}
{ "Info" "" "" "2026.03.01.14:56:30 Info: cpu: Starting RTL generation for module 'Nios2_CPU_cpu'" {  } {  } 0 0 "2026.03.01.14:56:30 Info: cpu: Starting RTL generation for module 'Nios2_CPU_cpu'" 0 0 "Shell" 0 -1 1772348190772 ""}
{ "Info" "  ]" "" "2026.03.01.14:56:30 Info: cpu:   Generation command is \[exec K:/Quartus18/quartus/bin64//eperlcmd.exe -I K:/Quartus18/quartus/bin64//perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_CPU_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen/ --quartus_bindir=K:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen//Nios2_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen" {  } {  } 0 0 "2026.03.01.14:56:30 Info: cpu:   Generation command is \[exec K:/Quartus18/quartus/bin64//eperlcmd.exe -I K:/Quartus18/quartus/bin64//perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_CPU_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen/ --quartus_bindir=K:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen//Nios2_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen" 0 0 "Shell" 0 -1 1772348190772 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:33 (*) Starting Nios II generation" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:33 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1772348197705 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:33 (*)   Checking for plaintext license." {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:33 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1772348197705 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Couldn't query license setup in Quartus directory K:/Quartus18/quartus/bin64" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Couldn't query license setup in Quartus directory K:/Quartus18/quartus/bin64" 0 0 "Shell" 0 -1 1772348197706 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1772348197706 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Plaintext license not found." {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1772348197707 ""}
{ "Info" "e." "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1772348197707 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1772348197707 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Creating all objects for CPU" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:34 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1772348197708 ""}
{ "Info" "Nios2_CPU_cpu_nios2_waves.do'" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:36 (*)   Creating 'C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen/" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:36 (*)   Creating 'C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0007_cpu_gen/" 0 0 "Shell" 0 -1 1772348197708 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:36 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:36 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1772348197709 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:36 (*)   Creating plain-text RTL" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:36 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1772348197709 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:37 (*) Done Nios II generation" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: # 2026.03.01 14:56:37 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1772348197710 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: Done RTL generation for module 'Nios2_CPU_cpu'" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: Done RTL generation for module 'Nios2_CPU_cpu'" 0 0 "Shell" 0 -1 1772348197710 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1772348197742 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" 0 0 "Shell" 0 -1 1772348197760 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: JUART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JUART_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: JUART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JUART_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1772348197771 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" 0 0 "Shell" 0 -1 1772348197812 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: JUART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JUART_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: JUART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JUART_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1772348197868 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: JUART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JUART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: JUART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JUART_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1772348197911 ""}
{ "Info" "" "" "2026.03.01.14:56:37 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2026.03.01.14:56:37 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1772348197982 ""}
{ "Info" "" "" "2026.03.01.14:56:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2026.03.01.14:56:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1772348198023 ""}
{ "Info" "" "" "2026.03.01.14:56:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2026.03.01.14:56:38 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1772348198069 ""}
{ "Info" "" "" "2026.03.01.14:56:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2026.03.01.14:56:38 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1772348198151 ""}
{ "Info" "" "" "2026.03.01.14:56:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2026.03.01.14:56:38 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1772348198166 ""}
{ "Info" "" "" "2026.03.01.14:56:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2026.03.01.14:56:38 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1772348198211 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2026.03.01.14:56:38 Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/submodules" {  } {  } 0 0 "2026.03.01.14:56:38 Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation/submodules" 0 0 "Shell" 0 -1 1772348198364 ""}
{ "Info" "" "" "2026.03.01.14:56:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2026.03.01.14:56:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1772348200194 ""}
{ "Info" "" "" "2026.03.01.14:56:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2026.03.01.14:56:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1772348200236 ""}
{ "Info" "" "" "2026.03.01.14:56:40 Info: Nios2: Done \"Nios2\" with 22 modules, 42 files" {  } {  } 0 0 "2026.03.01.14:56:40 Info: Nios2: Done \"Nios2\" with 22 modules, 42 files" 0 0 "Shell" 0 -1 1772348200238 ""}
{ "Info" "" "" "2026.03.01.14:56:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2026.03.01.14:56:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1772348200347 ""}
{ "Info" "" "" "2026.03.01.14:56:40 Info: Finished: Create simulation model" {  } {  } 0 0 "2026.03.01.14:56:40 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1772348200347 ""}
{ "Info" "" "" "2026.03.01.14:56:40 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2026.03.01.14:56:40 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1772348200347 ""}
{ "Info" " --use-relative-paths=true" "" "2026.03.01.14:56:40 Info: sim-script-gen --spd=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:40 Info: sim-script-gen --spd=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348200347 ""}
{ "Info" " --use-relative-paths=true" "" "2026.03.01.14:56:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:40 Info: Doing: ip-make-simscript --spd=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\Nios2.spd --output-directory=C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348200352 ""}
{ "Info" " directory:" "" "2026.03.01.14:56:42 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348202333 ""}
{ "Info" "msim_setup.tcl" "" "2026.03.01.14:56:42 Info:     mentor" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     mentor" 0 0 "Shell" 0 -1 1772348202366 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2026.03.01.14:56:42 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1772348202376 ""}
{ "Info" " directory:" "" "2026.03.01.14:56:42 Info: Generating the following file(s) for VCSMX simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Generating the following file(s) for VCSMX simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348202395 ""}
{ "Info" "synopsys_sim.setup" "" "2026.03.01.14:56:42 Info:     synopsys/vcsmx" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1772348202426 ""}
{ "Info" "vcsmx_setup.sh" "" "2026.03.01.14:56:42 Info:     synopsys/vcsmx" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1772348202447 ""}
{ "Info" " directory:" "" "2026.03.01.14:56:42 Info: Generating the following file(s) for NCSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Generating the following file(s) for NCSIM simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348202526 ""}
{ "Info" "cds.lib" "" "2026.03.01.14:56:42 Info:     cadence" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     cadence" 0 0 "Shell" 0 -1 1772348202545 ""}
{ "Info" "hdl.var" "" "2026.03.01.14:56:42 Info:     cadence" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     cadence" 0 0 "Shell" 0 -1 1772348202911 ""}
{ "Info" "ncsim_setup.sh" "" "2026.03.01.14:56:42 Info:     cadence" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     cadence" 0 0 "Shell" 0 -1 1772348202936 ""}
{ "Info" " directory" "" "2026.03.01.14:56:42 Info:     21 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     21 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1772348202936 ""}
{ "Info" " directory:" "" "2026.03.01.14:56:42 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348202944 ""}
{ "Info" "rivierapro_setup.tcl" "" "2026.03.01.14:56:42 Info:     aldec" {  } {  } 0 0 "2026.03.01.14:56:42 Info:     aldec" 0 0 "Shell" 0 -1 1772348202974 ""}
{ "Info" "." "" "2026.03.01.14:56:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" {  } {  } 0 0 "2026.03.01.14:56:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/simulation" 0 0 "Shell" 0 -1 1772348202975 ""}
{ "Info" "" "" "2026.03.01.14:56:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2026.03.01.14:56:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1772348202976 ""}
{ "Info" "" "" "2026.03.01.14:56:42 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2026.03.01.14:56:42 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1772348202976 ""}
{ "Info" "" "" "2026.03.01.14:56:42 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1772348202977 ""}
{ "Info" "" "" "2026.03.01.14:56:42 Info: qsys-generate C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2.qsys --block-symbol-file --output-directory=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2 --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2026.03.01.14:56:42 Info: qsys-generate C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2.qsys --block-symbol-file --output-directory=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2 --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1772348202978 ""}
{ "Info" "Nios2.qsys" "" "2026.03.01.14:56:42 Info: Loading Lab1_DE10" {  } {  } 0 0 "2026.03.01.14:56:42 Info: Loading Lab1_DE10" 0 0 "Shell" 0 -1 1772348202986 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Reading input file" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Reading input file" 0 0 "Shell" 0 -1 1772348203910 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Adding CLK \[clock_source 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Adding CLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1772348203914 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Parameterizing module CLK" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Parameterizing module CLK" 0 0 "Shell" 0 -1 1772348203914 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Adding CPU \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1772348203915 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Parameterizing module CPU" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Parameterizing module CPU" 0 0 "Shell" 0 -1 1772348203916 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Adding JUART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Adding JUART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1772348203919 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Parameterizing module JUART" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Parameterizing module JUART" 0 0 "Shell" 0 -1 1772348203920 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Adding PIO_LED \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Adding PIO_LED \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1772348203920 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Parameterizing module PIO_LED" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Parameterizing module PIO_LED" 0 0 "Shell" 0 -1 1772348203921 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1772348203921 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Parameterizing module RAM" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1772348203922 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Building connections" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Building connections" 0 0 "Shell" 0 -1 1772348203923 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Parameterizing connections" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1772348203927 ""}
{ "Info" "" "" "2026.03.01.14:56:43 Info: Validating" {  } {  } 0 0 "2026.03.01.14:56:43 Info: Validating" 0 0 "Shell" 0 -1 1772348203928 ""}
{ "Info" "" "" "2026.03.01.14:56:45 Info: Done reading input file" {  } {  } 0 0 "2026.03.01.14:56:45 Info: Done reading input file" 0 0 "Shell" 0 -1 1772348205072 ""}
{ "Info" "" "" "2026.03.01.14:56:46 Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2026.03.01.14:56:46 Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1772348206746 ""}
{ "Warning" "" "" "2026.03.01.14:56:46 Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2026.03.01.14:56:46 Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1772348206747 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: qsys-generate succeeded." {  } {  } 0 0 "2026.03.01.14:56:47 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1772348207073 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1772348207073 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info:" {  } {  } 0 0 "2026.03.01.14:56:47 Info:" 0 0 "Shell" 0 -1 1772348207074 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1772348207074 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: qsys-generate C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2.qsys --synthesis=VERILOG --output-directory=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\synthesis --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2026.03.01.14:56:47 Info: qsys-generate C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2.qsys --synthesis=VERILOG --output-directory=C:\\Users\\USER\\Desktop\\2025_2_NioII_SoC_Lab\\Lab1_DE10\\Nios2\\synthesis --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1772348207076 ""}
{ "Info" "Nios2.qsys" "" "2026.03.01.14:56:47 Info: Loading Lab1_DE10" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Loading Lab1_DE10" 0 0 "Shell" 0 -1 1772348207084 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Reading input file" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Reading input file" 0 0 "Shell" 0 -1 1772348207885 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Adding CLK \[clock_source 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Adding CLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1772348207887 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Parameterizing module CLK" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Parameterizing module CLK" 0 0 "Shell" 0 -1 1772348207888 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Adding CPU \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1772348207888 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Parameterizing module CPU" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Parameterizing module CPU" 0 0 "Shell" 0 -1 1772348207889 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Adding JUART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Adding JUART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1772348207891 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Parameterizing module JUART" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Parameterizing module JUART" 0 0 "Shell" 0 -1 1772348207892 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Adding PIO_LED \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Adding PIO_LED \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1772348207892 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Parameterizing module PIO_LED" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Parameterizing module PIO_LED" 0 0 "Shell" 0 -1 1772348207893 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1772348207893 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Parameterizing module RAM" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Parameterizing module RAM" 0 0 "Shell" 0 -1 1772348207893 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Building connections" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Building connections" 0 0 "Shell" 0 -1 1772348207894 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Parameterizing connections" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1772348207896 ""}
{ "Info" "" "" "2026.03.01.14:56:47 Info: Validating" {  } {  } 0 0 "2026.03.01.14:56:47 Info: Validating" 0 0 "Shell" 0 -1 1772348207897 ""}
{ "Info" "" "" "2026.03.01.14:56:48 Info: Done reading input file" {  } {  } 0 0 "2026.03.01.14:56:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1772348208730 ""}
{ "Info" "" "" "2026.03.01.14:56:50 Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2026.03.01.14:56:50 Info: Nios2.JUART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1772348210305 ""}
{ "Warning" "" "" "2026.03.01.14:56:50 Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2026.03.01.14:56:50 Warning: Nios2.JUART: Interrupt sender JUART.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1772348210308 ""}
{ "Info" "" "" "2026.03.01.14:56:50 Info: Nios2: Generating Nios2 \"Nios2\" for QUARTUS_SYNTH" {  } {  } 0 0 "2026.03.01.14:56:50 Info: Nios2: Generating Nios2 \"Nios2\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1772348210614 ""}
{ "Info" "" "" "2026.03.01.14:56:58 Info: CPU: \"Nios2\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 0 "2026.03.01.14:56:58 Info: CPU: \"Nios2\" instantiated altera_nios2_gen2 \"CPU\"" 0 0 "Shell" 0 -1 1772348218595 ""}
{ "Info" "" "" "2026.03.01.14:56:58 Info: JUART: Starting RTL generation for module 'Nios2_JUART'" {  } {  } 0 0 "2026.03.01.14:56:58 Info: JUART: Starting RTL generation for module 'Nios2_JUART'" 0 0 "Shell" 0 -1 1772348218608 ""}
{ "Info" "Nios2_JUART_component_configuration.pl  --do_build_sim=0  ]" "" "2026.03.01.14:56:58 Info: JUART:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0021_JUART_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0021_JUART_gen/" {  } {  } 0 0 "2026.03.01.14:56:58 Info: JUART:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_JUART --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0021_JUART_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0021_JUART_gen/" 0 0 "Shell" 0 -1 1772348218608 ""}
{ "Info" "" "" "2026.03.01.14:56:59 Info: JUART: Done RTL generation for module 'Nios2_JUART'" {  } {  } 0 0 "2026.03.01.14:56:59 Info: JUART: Done RTL generation for module 'Nios2_JUART'" 0 0 "Shell" 0 -1 1772348219223 ""}
{ "Info" "" "" "2026.03.01.14:56:59 Info: JUART: \"Nios2\" instantiated altera_avalon_jtag_uart \"JUART\"" {  } {  } 0 0 "2026.03.01.14:56:59 Info: JUART: \"Nios2\" instantiated altera_avalon_jtag_uart \"JUART\"" 0 0 "Shell" 0 -1 1772348219253 ""}
{ "Info" "" "" "2026.03.01.14:56:59 Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'" {  } {  } 0 0 "2026.03.01.14:56:59 Info: PIO_LED: Starting RTL generation for module 'Nios2_PIO_LED'" 0 0 "Shell" 0 -1 1772348219264 ""}
{ "Info" "Nios2_PIO_LED_component_configuration.pl  --do_build_sim=0  ]" "" "2026.03.01.14:56:59 Info: PIO_LED:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0022_PIO_LED_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0022_PIO_LED_gen/" {  } {  } 0 0 "2026.03.01.14:56:59 Info: PIO_LED:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_PIO_LED --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0022_PIO_LED_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0022_PIO_LED_gen/" 0 0 "Shell" 0 -1 1772348219264 ""}
{ "Info" "" "" "2026.03.01.14:56:59 Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'" {  } {  } 0 0 "2026.03.01.14:56:59 Info: PIO_LED: Done RTL generation for module 'Nios2_PIO_LED'" 0 0 "Shell" 0 -1 1772348219693 ""}
{ "Info" "" "" "2026.03.01.14:56:59 Info: PIO_LED: \"Nios2\" instantiated altera_avalon_pio \"PIO_LED\"" {  } {  } 0 0 "2026.03.01.14:56:59 Info: PIO_LED: \"Nios2\" instantiated altera_avalon_pio \"PIO_LED\"" 0 0 "Shell" 0 -1 1772348219699 ""}
{ "Info" "" "" "2026.03.01.14:56:59 Info: RAM: Starting RTL generation for module 'Nios2_RAM'" {  } {  } 0 0 "2026.03.01.14:56:59 Info: RAM: Starting RTL generation for module 'Nios2_RAM'" 0 0 "Shell" 0 -1 1772348219709 ""}
{ "Info" "Nios2_RAM_component_configuration.pl  --do_build_sim=0  ]" "" "2026.03.01.14:56:59 Info: RAM:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0023_RAM_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0023_RAM_gen/" {  } {  } 0 0 "2026.03.01.14:56:59 Info: RAM:   Generation command is \[exec K:/quartus18/quartus/bin64/perl/bin/perl.exe -I K:/quartus18/quartus/bin64/perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0023_RAM_gen/ --quartus_dir=K:/quartus18/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0023_RAM_gen/" 0 0 "Shell" 0 -1 1772348219710 ""}
{ "Info" "" "" "2026.03.01.14:57:00 Info: RAM: Done RTL generation for module 'Nios2_RAM'" {  } {  } 0 0 "2026.03.01.14:57:00 Info: RAM: Done RTL generation for module 'Nios2_RAM'" 0 0 "Shell" 0 -1 1772348220334 ""}
{ "Info" "" "" "2026.03.01.14:57:00 Info: RAM: \"Nios2\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 0 "2026.03.01.14:57:00 Info: RAM: \"Nios2\" instantiated altera_avalon_onchip_memory2 \"RAM\"" 0 0 "Shell" 0 -1 1772348220358 ""}
{ "Info" "" "" "2026.03.01.14:57:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:57:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348226015 ""}
{ "Info" "" "" "2026.03.01.14:57:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:57:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348226756 ""}
{ "Info" "" "" "2026.03.01.14:57:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:57:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348227553 ""}
{ "Info" "" "" "2026.03.01.14:57:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2026.03.01.14:57:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1772348228292 ""}
{ "Info" "" "" "2026.03.01.14:57:11 Info: mm_interconnect_0: \"Nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2026.03.01.14:57:11 Info: mm_interconnect_0: \"Nios2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1772348231952 ""}
{ "Info" "" "" "2026.03.01.14:57:11 Info: irq_mapper: \"Nios2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2026.03.01.14:57:11 Info: irq_mapper: \"Nios2\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1772348231959 ""}
{ "Info" "" "" "2026.03.01.14:57:11 Info: rst_controller: \"Nios2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2026.03.01.14:57:11 Info: rst_controller: \"Nios2\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1772348231975 ""}
{ "Info" "" "" "2026.03.01.14:57:12 Info: cpu: Starting RTL generation for module 'Nios2_CPU_cpu'" {  } {  } 0 0 "2026.03.01.14:57:12 Info: cpu: Starting RTL generation for module 'Nios2_CPU_cpu'" 0 0 "Shell" 0 -1 1772348232008 ""}
{ "Info" "Nios2_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2026.03.01.14:57:12 Info: cpu:   Generation command is \[exec K:/Quartus18/quartus/bin64//eperlcmd.exe -I K:/Quartus18/quartus/bin64//perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_CPU_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0026_cpu_gen/ --quartus_bindir=K:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0026_cpu_gen/" {  } {  } 0 0 "2026.03.01.14:57:12 Info: cpu:   Generation command is \[exec K:/Quartus18/quartus/bin64//eperlcmd.exe -I K:/Quartus18/quartus/bin64//perl/lib -I K:/quartus18/quartus/sopc_builder/bin/europa -I K:/quartus18/quartus/sopc_builder/bin/perl_lib -I K:/quartus18/quartus/sopc_builder/bin -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_CPU_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0026_cpu_gen/ --quartus_bindir=K:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0513_5776266701836857986.dir/0026_cpu_gen/" 0 0 "Shell" 0 -1 1772348232008 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:13 (*) Starting Nios II generation" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:13 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1772348236901 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:13 (*)   Checking for plaintext license." {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:13 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1772348236901 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Couldn't query license setup in Quartus directory K:/Quartus18/quartus/bin64" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Couldn't query license setup in Quartus directory K:/Quartus18/quartus/bin64" 0 0 "Shell" 0 -1 1772348236901 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1772348236902 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Plaintext license not found." {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1772348236902 ""}
{ "Info" "e." "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1772348236902 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1772348236903 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Creating all objects for CPU" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:14 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1772348236903 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:15 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:15 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1772348236903 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:15 (*)   Creating plain-text RTL" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:15 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1772348236904 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:16 (*) Done Nios II generation" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: # 2026.03.01 14:57:16 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1772348236904 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: Done RTL generation for module 'Nios2_CPU_cpu'" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: Done RTL generation for module 'Nios2_CPU_cpu'" 0 0 "Shell" 0 -1 1772348236904 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2026.03.01.14:57:16 Info: cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1772348236926 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 0 "2026.03.01.14:57:16 Info: CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" 0 0 "Shell" 0 -1 1772348236935 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: JUART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JUART_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2026.03.01.14:57:16 Info: JUART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JUART_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1772348236939 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 0 "2026.03.01.14:57:16 Info: CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" 0 0 "Shell" 0 -1 1772348236945 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: JUART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JUART_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2026.03.01.14:57:16 Info: JUART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JUART_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1772348236951 ""}
{ "Info" "" "" "2026.03.01.14:57:16 Info: JUART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JUART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2026.03.01.14:57:16 Info: JUART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JUART_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1772348236959 ""}
{ "Info" "" "" "2026.03.01.14:57:17 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2026.03.01.14:57:17 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1772348237044 ""}
{ "Info" "" "" "2026.03.01.14:57:17 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2026.03.01.14:57:17 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1772348237073 ""}
{ "Info" "" "" "2026.03.01.14:57:17 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2026.03.01.14:57:17 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1772348237086 ""}
{ "Info" "" "" "2026.03.01.14:57:17 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2026.03.01.14:57:17 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1772348237112 ""}
{ "Info" "" "" "2026.03.01.14:57:17 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2026.03.01.14:57:17 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1772348237121 ""}
{ "Info" "" "" "2026.03.01.14:57:17 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2026.03.01.14:57:17 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1772348237159 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2026.03.01.14:57:17 Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/synthesis/submodules" {  } {  } 0 0 "2026.03.01.14:57:17 Info: Reusing file C:/Users/USER/Desktop/2025_2_NioII_SoC_Lab/Lab1_DE10/Nios2/synthesis/submodules" 0 0 "Shell" 0 -1 1772348237188 ""}
{ "Info" "" "" "2026.03.01.14:57:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2026.03.01.14:57:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1772348238957 ""}
{ "Info" "" "" "2026.03.01.14:57:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2026.03.01.14:57:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1772348238966 ""}
{ "Info" "" "" "2026.03.01.14:57:18 Info: Nios2: Done \"Nios2\" with 22 modules, 35 files" {  } {  } 0 0 "2026.03.01.14:57:18 Info: Nios2: Done \"Nios2\" with 22 modules, 35 files" 0 0 "Shell" 0 -1 1772348238967 ""}
{ "Info" "" "" "2026.03.01.14:57:19 Info: qsys-generate succeeded." {  } {  } 0 0 "2026.03.01.14:57:19 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1772348239295 ""}
{ "Info" "" "" "2026.03.01.14:57:19 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2026.03.01.14:57:19 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1772348239295 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Nios2.qsys " "Completed upgrading IP component Qsys with file \"Nios2.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1772348239436 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "k:/quartus18/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script k:/quartus18/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1772348239836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1772348239837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 01 14:57:19 2026 " "Processing ended: Sun Mar 01 14:57:19 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1772348239837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1772348239837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1772348239837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1772348239837 ""}
