
          Lattice Mapping Report File for Design Module 'SPI_OUTPUT'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     Captone_SPI_SPI_Capstone.ngd -o Captone_SPI_SPI_Capstone_map.ncd -pr
     Captone_SPI_SPI_Capstone.prf -mp Captone_SPI_SPI_Capstone.mrp -lpf
     C:/Users/Michael Hosanee/Documents/ENEL
     500/Git/ENEL_500_Repo/SPI_Capstone/Captone_SPI_SPI_Capstone.lpf -lpf
     C:/Users/Michael Hosanee/Documents/ENEL
     500/Git/ENEL_500_Repo/Captone_SPI.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  03/10/17  21:07:57

Design Summary
--------------

   Number of registers:     20 out of  7209 (0%)
      PFU registers:           20 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        15 out of  3432 (0%)
      SLICEs as Logic/ROM:     15 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         18 out of  6864 (0%)
      Number used as logic LUTs:         18
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 20 + 4(JTAG) out of 115 (21%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net SPI_CLK_b_c: 15 loads, 15 rising, 0 falling (Driver: PIO SPI_CLK_b )

                                    Page 1




Design:  SPI_OUTPUT                                    Date:  03/10/17  21:07:57

Design Summary (cont)
---------------------
   Number of Clock Enables:  10
     Net SPI_CLK_b_c_enable_1: 1 loads, 1 LSLICEs
     Net SPI_CLK_b_c_enable_13: 4 loads, 4 LSLICEs
     Net SPI_CLK_b_c_enable_3: 1 loads, 1 LSLICEs
     Net SPI_CLK_b_c_enable_7: 1 loads, 1 LSLICEs
     Net SPI_CLK_b_c_enable_8: 1 loads, 1 LSLICEs
     Net SPI_CLK_b_c_enable_10: 1 loads, 1 LSLICEs
     Net SPI_SCSN_b_c: 2 loads, 2 LSLICEs
     Net SPI_CLK_b_c_enable_17: 1 loads, 1 LSLICEs
     Net SPI_CLK_b_c_enable_14: 1 loads, 1 LSLICEs
     Net SPI_CLK_b_c_enable_19: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net n257: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net Fill_Array_0: 11 loads
     Net Fill_Array_1: 10 loads
     Net Fill_Array_2: 9 loads
     Net SPI_MOSI_b_c: 8 loads
     Net SPI_SCSN_b_c: 8 loads
     Net n351: 6 loads
     Net RECEIVE_DATA_BITS: 6 loads
     Net SPI_CLK_b_c_enable_13: 4 loads
     Net n223: 2 loads
     Net n257: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| SPI_MISO_b          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[3]      | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  SPI_OUTPUT                                    Date:  03/10/17  21:07:57

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| LEDS[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ARRAY_FINAL[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDS[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SPI_CLK_b           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SPI_MOSI_b          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SPI_SCSN_b          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal SPI_CLK_b_c_enable_18 was merged into signal SPI_SCSN_b_c
Signal VCC_net undriven or does not drive anything - clipped.
Block i59_1_lut_rep_3 was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        





                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
