$date
	Sun Sep 01 17:03:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench_demux $end
$var wire 1 ! out1 $end
$var wire 1 " out0 $end
$var reg 1 # data_in $end
$var reg 1 $ select $end
$scope module D1 $end
$var wire 1 # data_in $end
$var wire 1 $ select $end
$var wire 1 ! out1 $end
$var wire 1 " out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1#
#20
0"
1$
0#
#30
1!
1#
#40
