all:
  output_files:
  - $(SOURCE)
  output_format: Verilog
  pnr_format: ccf
  top_module: top_david_scale
  dir_structure: hybrid
  includes: ["res/david/*.mem"]
evb:
  pnr_constraints: evb.ccf
  source:
  - ../evb.v
  - top_david_16colr.sv
  - top_david_fizzle.sv
  - top_david_mono.sv
  - top_david_scale.sv
  - ../lib/clock/gatemate/clock_480p.sv
  - ../lib/clock/gatemate/clock_sys.sv
  - ../lib/display/display_480p.sv
  - ../lib/display/clut_simple.sv
  - ../lib/memory/bram_sdp.sv
  - ../lib/display/linebuffer_simple.sv
  - ../lib/maths/lfsr.sv
  - ../lib/clock/xd.sv
kolsch:
  pnr_constraints: kolsch.ccf
  source:
  - ../kolsch.v
  - top_david_16colr.sv
  - top_david_fizzle.sv
  - top_david_mono.sv
  - top_david_scale.sv
  - ../lib/clock/gatemate/clock_480p.sv
  - ../lib/clock/gatemate/clock_sys.sv
  - ../lib/display/display_480p.sv
  - ../lib/display/clut_simple.sv
  - ../lib/memory/bram_sdp.sv
  - ../lib/display/linebuffer_simple.sv
  - ../lib/maths/lfsr.sv
  - ../lib/clock/xd.sv
olimex:
  pnr_constraints: olimex.ccf
  source:
  - ../olimex.v
  - top_david_16colr.sv
  - top_david_fizzle.sv
  - top_david_mono.sv
  - top_david_scale.sv
  - ../lib/clock/gatemate/clock_480p.sv
  - ../lib/clock/gatemate/clock_sys.sv
  - ../lib/display/display_480p.sv
  - ../lib/display/clut_simple.sv
  - ../lib/memory/bram_sdp.sv
  - ../lib/display/linebuffer_simple.sv
  - ../lib/maths/lfsr.sv
  - ../lib/clock/xd.sv
