Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5ad6f57cf844499192095c4d428547cb --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'O_ToRF_reg1_addr' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:200]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'O_ToRF_reg2_addr' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'MEM_wreg_addr' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:341]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'MEM_whilo' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'I_FROMEX_MEM_wd' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:365]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'I_FROMEX_MEM_whilo' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'a' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'MEM_wreg_addr' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:415]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WB_wreg_addr' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:418]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'MEM_whilo' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WB_hi_data' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WB_lo_data' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:426]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'I_FromMEMWB_hi' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:441]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'I_FromMEMWB_lo' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:442]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'stall' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'flush' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:453]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'I_FromMEM_WB_waddr' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:472]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'I_FromID_raddr1' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:475]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'I_FromID_raddr2' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/TOP_CPU.v:478]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instrution_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.HILO
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.TOP_CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
