# synth_check.ys
# Synthesis using wrapper with fixed generics
ghdl src/timer.vhd src/timer_wrapper.vhd -e timer_wrapper
synth -top timer_wrapper
check -assert
write_verilog netlist/synth_output_timer.v
stat
