-------------------------------------------------------------------------------
-- Copyright (c) 2012 Xilinx, Inc.
-- All Rights Reserved
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor     : Xilinx
-- \   \   \/     Version    : 14.2
--  \   \         Application: XILINX CORE Generator
--  /   /         Filename   : ila_1_05_a_04082f38f51d3966.vhd
-- /___/   /\     Timestamp  : Fri Oct 26 10:19:02 Pacific Daylight Time 2012
-- \   \  /  \
--  \___\/\___\
--
-- Design Name: VHDL Synthesis Wrapper
-------------------------------------------------------------------------------
-- This wrapper is used to integrate with Project Navigator and PlanAhead

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY ila_1_05_a_04082f38f51d3966 IS
  port (
    CONTROL: inout std_logic_vector(35 downto 0);
    CLK: in std_logic;
    TRIG0: in std_logic_vector(11 downto 0);
    TRIG1: in std_logic_vector(0 to 0);
    TRIG2: in std_logic_vector(11 downto 0);
    TRIG3: in std_logic_vector(11 downto 0));
END ila_1_05_a_04082f38f51d3966;

ARCHITECTURE ila_1_05_a_04082f38f51d3966_a OF ila_1_05_a_04082f38f51d3966 IS
BEGIN

END ila_1_05_a_04082f38f51d3966_a;
