/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [25:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  reg [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [11:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_9z ? celloutsig_1_2z : celloutsig_1_4z[4];
  assign celloutsig_1_17z = celloutsig_1_5z[1] ? celloutsig_1_10z : celloutsig_1_0z[6];
  assign celloutsig_0_12z = celloutsig_0_11z[6] ? celloutsig_0_6z[10] : celloutsig_0_3z[12];
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_0z[1] : in_data[109]);
  assign celloutsig_0_14z = ~celloutsig_0_6z[10];
  assign celloutsig_0_1z = { in_data[42:18], celloutsig_0_0z } + in_data[28:3];
  assign celloutsig_1_3z = celloutsig_1_0z >= in_data[188:182];
  assign celloutsig_0_7z = celloutsig_0_3z[11:2] >= celloutsig_0_6z[10:1];
  assign celloutsig_1_18z = celloutsig_1_5z[2:0] <= { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_56z = celloutsig_0_4z[4] & ~(celloutsig_0_3z[0]);
  assign celloutsig_1_1z = celloutsig_1_0z[3] & ~(in_data[158]);
  assign celloutsig_1_12z = celloutsig_1_10z & ~(celloutsig_1_2z);
  assign celloutsig_0_11z = in_data[23:16] * { celloutsig_0_9z[1:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_55z = celloutsig_0_12z ? celloutsig_0_35z[3:0] : { in_data[68:67], 1'h0, celloutsig_0_14z };
  assign celloutsig_1_5z = celloutsig_1_4z[4] ? { in_data[173:170], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } : { in_data[186:182], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_9z ? { celloutsig_1_0z[3:2], celloutsig_1_2z, celloutsig_1_17z } : { celloutsig_1_6z[12:10], celloutsig_1_1z };
  assign celloutsig_0_2z = | celloutsig_0_1z[23:12];
  assign celloutsig_1_7z = celloutsig_1_4z >> celloutsig_1_5z[6:2];
  assign celloutsig_0_3z = celloutsig_0_1z[22:10] <<< { in_data[56:46], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_11z[6:2] <<< { celloutsig_0_9z[7:4], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[23:20], celloutsig_0_2z } <<< { celloutsig_0_1z[9:6], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } <<< { celloutsig_1_0z[4:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[120:114] ~^ in_data[151:145];
  assign celloutsig_1_4z = in_data[170:166] ~^ { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = ~((in_data[31] & in_data[32]) | in_data[60]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[3] & in_data[19]) | celloutsig_0_1z[24]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[4] & celloutsig_1_1z) | celloutsig_1_0z[2]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_6z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_4z[4:1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_9z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_4z[3:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign { out_data[128], out_data[99:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
