<stg><name>shuffle_24_r_p</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="2">
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="5">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="6">
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_30, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6">
<![CDATA[
.loopexit:1  %tmp_511 = trunc i6 %co to i1

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.loopexit:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="10">
<![CDATA[
.loopexit:3  %p_shl_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.loopexit:4  %tmp_388 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="7">
<![CDATA[
.loopexit:5  %p_shl1_cast = zext i7 %tmp_388 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:6  %tmp_389 = add i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:7  %exitcond3 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:9  %co_30 = add i6 1, %co

]]></Node>
<StgValue><ssdm name="co_30"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:10  br i1 %exitcond3, label %3, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:0  %tmp_49 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %h = phi i5 [ 0, %.preheader4.preheader ], [ %h_30, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="5">
<![CDATA[
.preheader4:1  %h_cast2_cast = zext i5 %h to i11

]]></Node>
<StgValue><ssdm name="h_cast2_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4:2  %tmp_390 = add i11 %h_cast2_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader4:3  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_390, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader4:4  %tmp_512 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_390, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="12">
<![CDATA[
.preheader4:5  %p_shl5_cast = zext i12 %tmp_512 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4:6  %tmp_391 = add i15 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader4:7  %tmp_392 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="9">
<![CDATA[
.preheader4:8  %p_shl2_cast = zext i9 %tmp_392 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader4:9  %tmp_393 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="6">
<![CDATA[
.preheader4:10  %p_shl3_cast = zext i6 %tmp_393 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:11  %tmp_394 = add i10 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:12  %exitcond2 = icmp eq i5 %h, -14

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:13  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:14  %h_30 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_30"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:15  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %w = phi i5 [ %w_40, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="5">
<![CDATA[
.preheader:1  %w_cast1_cast6 = zext i5 %w to i10

]]></Node>
<StgValue><ssdm name="w_cast1_cast6"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="5">
<![CDATA[
.preheader:2  %w_cast1_cast = zext i5 %w to i15

]]></Node>
<StgValue><ssdm name="w_cast1_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:3  %tmp_395 = add i15 %tmp_391, %w_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="15">
<![CDATA[
.preheader:4  %tmp_509_cast = zext i15 %tmp_395 to i32

]]></Node>
<StgValue><ssdm name="tmp_509_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %output_V_addr = getelementptr [15552 x i8]* %output_V, i32 0, i32 %tmp_509_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:6  %tmp_396 = add i10 %tmp_394, %w_cast1_cast6

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
.preheader:7  %tmp_510_cast = zext i10 %tmp_396 to i32

]]></Node>
<StgValue><ssdm name="tmp_510_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:8  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:9  %buffer1_1_24_16x16_p_191 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_191"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:10  %buffer1_1_24_16x16_p_192 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_192"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:11  %buffer1_1_24_16x16_p_193 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_193"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12  %buffer1_1_24_16x16_p_194 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_194"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:13  %buffer1_1_24_16x16_p_195 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_195"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:14  %buffer1_1_24_16x16_p_196 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_196"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15  %buffer1_1_24_16x16_p_197 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_197"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:16  %buffer1_1_24_16x16_p_198 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_198"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:17  %buffer1_1_24_16x16_p_199 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_199"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:18  %buffer1_1_24_16x16_p_200 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_200"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:19  %buffer1_1_24_16x16_p_201 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_201"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:20  %buffer1_1_24_16x16_p_202 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_202"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:21  %buffer1_1_24_16x16_p_203 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_203"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:22  %buffer1_1_24_16x16_p_204 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_204"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:23  %buffer1_1_24_16x16_p_205 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_205"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:24  %buffer1_1_24_16x16_p_206 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_206"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:25  %buffer1_1_24_16x16_p_207 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_207"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:26  %buffer1_1_24_16x16_p_208 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_208"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:27  %buffer1_1_24_16x16_p_209 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_209"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:28  %buffer1_1_24_16x16_p_210 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_210"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:29  %buffer1_1_24_16x16_p_211 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_211"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:30  %buffer1_1_24_16x16_p_212 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_212"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:31  %buffer1_1_24_16x16_p_213 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_213"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:32  %exitcond = icmp eq i5 %w, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:33  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:34  %w_40 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_40"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:35  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_511, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer1_1_24_16x16_p_214 = load i8* %buffer1_1_24_16x16_p_192, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_214"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="9">
<![CDATA[
:1  %buffer1_1_24_16x16_p_215 = load i8* %buffer1_1_24_16x16_p_191, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_215"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="9">
<![CDATA[
:2  %buffer1_1_24_16x16_p_216 = load i8* %buffer1_1_24_16x16_p_206, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_216"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="9">
<![CDATA[
:3  %buffer1_1_24_16x16_p_217 = load i8* %buffer1_1_24_16x16_p_211, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_217"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="9">
<![CDATA[
:4  %buffer1_1_24_16x16_p_218 = load i8* %buffer1_1_24_16x16_p_195, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_218"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
:5  %buffer1_1_24_16x16_p_219 = load i8* %buffer1_1_24_16x16_p_202, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_219"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="9">
<![CDATA[
:6  %buffer1_1_24_16x16_p_220 = load i8* %buffer1_1_24_16x16_p_203, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_220"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="9">
<![CDATA[
:7  %buffer1_1_24_16x16_p_221 = load i8* %buffer1_1_24_16x16_p_199, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_221"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9">
<![CDATA[
:8  %buffer1_1_24_16x16_p_222 = load i8* %buffer1_1_24_16x16_p_213, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_222"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
:9  %buffer1_1_24_16x16_p_223 = load i8* %buffer1_1_24_16x16_p_205, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_223"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
:10  %buffer1_1_24_16x16_p_224 = load i8* %buffer1_1_24_16x16_p_210, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_224"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="9">
<![CDATA[
:11  %buffer1_1_24_16x16_p_225 = load i8* %buffer1_1_24_16x16_p_212, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_225"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="9">
<![CDATA[
:12  %buffer1_1_24_16x16_p_226 = load i8* %buffer1_1_24_16x16_p_204, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_226"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
:13  %buffer1_1_24_16x16_p_227 = load i8* %buffer1_1_24_16x16_p_197, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_227"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="9">
<![CDATA[
:14  %buffer1_1_24_16x16_p_228 = load i8* %buffer1_1_24_16x16_p_209, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_228"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
:15  %buffer1_1_24_16x16_p_229 = load i8* %buffer1_1_24_16x16_p_207, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_229"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="9">
<![CDATA[
:16  %buffer1_1_24_16x16_p_230 = load i8* %buffer1_1_24_16x16_p_193, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_230"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="9">
<![CDATA[
:17  %buffer1_1_24_16x16_p_231 = load i8* %buffer1_1_24_16x16_p_198, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_231"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
:18  %buffer1_1_24_16x16_p_232 = load i8* %buffer1_1_24_16x16_p_194, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_232"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="9">
<![CDATA[
:19  %buffer1_1_24_16x16_p_233 = load i8* %buffer1_1_24_16x16_p_208, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_233"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="9">
<![CDATA[
:20  %buffer1_1_24_16x16_p_234 = load i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_234"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="9">
<![CDATA[
:21  %buffer1_1_24_16x16_p_235 = load i8* %buffer1_1_24_16x16_p_201, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_235"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9">
<![CDATA[
:22  %buffer1_1_24_16x16_p_236 = load i8* %buffer1_1_24_16x16_p_196, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_236"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="9">
<![CDATA[
:23  %buffer1_1_24_16x16_p_237 = load i8* %buffer1_1_24_16x16_p_200, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_237"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer1_1_24_16x16_p_214 = load i8* %buffer1_1_24_16x16_p_192, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_214"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="9">
<![CDATA[
:1  %buffer1_1_24_16x16_p_215 = load i8* %buffer1_1_24_16x16_p_191, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_215"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="9">
<![CDATA[
:2  %buffer1_1_24_16x16_p_216 = load i8* %buffer1_1_24_16x16_p_206, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_216"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="9">
<![CDATA[
:3  %buffer1_1_24_16x16_p_217 = load i8* %buffer1_1_24_16x16_p_211, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_217"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="9">
<![CDATA[
:4  %buffer1_1_24_16x16_p_218 = load i8* %buffer1_1_24_16x16_p_195, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_218"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
:5  %buffer1_1_24_16x16_p_219 = load i8* %buffer1_1_24_16x16_p_202, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_219"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="9">
<![CDATA[
:6  %buffer1_1_24_16x16_p_220 = load i8* %buffer1_1_24_16x16_p_203, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_220"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="9">
<![CDATA[
:7  %buffer1_1_24_16x16_p_221 = load i8* %buffer1_1_24_16x16_p_199, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_221"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9">
<![CDATA[
:8  %buffer1_1_24_16x16_p_222 = load i8* %buffer1_1_24_16x16_p_213, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_222"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
:9  %buffer1_1_24_16x16_p_223 = load i8* %buffer1_1_24_16x16_p_205, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_223"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
:10  %buffer1_1_24_16x16_p_224 = load i8* %buffer1_1_24_16x16_p_210, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_224"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="9">
<![CDATA[
:11  %buffer1_1_24_16x16_p_225 = load i8* %buffer1_1_24_16x16_p_212, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_225"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="9">
<![CDATA[
:12  %buffer1_1_24_16x16_p_226 = load i8* %buffer1_1_24_16x16_p_204, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_226"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
:13  %buffer1_1_24_16x16_p_227 = load i8* %buffer1_1_24_16x16_p_197, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_227"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="9">
<![CDATA[
:14  %buffer1_1_24_16x16_p_228 = load i8* %buffer1_1_24_16x16_p_209, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_228"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
:15  %buffer1_1_24_16x16_p_229 = load i8* %buffer1_1_24_16x16_p_207, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_229"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="9">
<![CDATA[
:16  %buffer1_1_24_16x16_p_230 = load i8* %buffer1_1_24_16x16_p_193, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_230"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="9">
<![CDATA[
:17  %buffer1_1_24_16x16_p_231 = load i8* %buffer1_1_24_16x16_p_198, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_231"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
:18  %buffer1_1_24_16x16_p_232 = load i8* %buffer1_1_24_16x16_p_194, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_232"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="9">
<![CDATA[
:19  %buffer1_1_24_16x16_p_233 = load i8* %buffer1_1_24_16x16_p_208, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_233"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="9">
<![CDATA[
:20  %buffer1_1_24_16x16_p_234 = load i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_234"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="9">
<![CDATA[
:21  %buffer1_1_24_16x16_p_235 = load i8* %buffer1_1_24_16x16_p_201, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_235"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9">
<![CDATA[
:22  %buffer1_1_24_16x16_p_236 = load i8* %buffer1_1_24_16x16_p_196, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_236"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="9">
<![CDATA[
:23  %buffer1_1_24_16x16_p_237 = load i8* %buffer1_1_24_16x16_p_200, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_237"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_214, i8 %buffer1_1_24_16x16_p_215, i8 %buffer1_1_24_16x16_p_216, i8 %buffer1_1_24_16x16_p_217, i8 %buffer1_1_24_16x16_p_218, i8 %buffer1_1_24_16x16_p_219, i8 %buffer1_1_24_16x16_p_220, i8 %buffer1_1_24_16x16_p_221, i8 %buffer1_1_24_16x16_p_222, i8 %buffer1_1_24_16x16_p_223, i8 %buffer1_1_24_16x16_p_224, i8 %buffer1_1_24_16x16_p_225, i8 %buffer1_1_24_16x16_p_226, i8 %buffer1_1_24_16x16_p_227, i8 %buffer1_1_24_16x16_p_228, i8 %buffer1_1_24_16x16_p_229, i8 %buffer1_1_24_16x16_p_230, i8 %buffer1_1_24_16x16_p_231, i8 %buffer1_1_24_16x16_p_232, i8 %buffer1_1_24_16x16_p_233, i8 %buffer1_1_24_16x16_p_234, i8 %buffer1_1_24_16x16_p_235, i8 %buffer1_1_24_16x16_p_236, i8 %buffer1_1_24_16x16_p_237, i5 %tmp_49)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:25  store i8 %tmp, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
