
20790988_Skripsie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000472c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  080048b8  080048b8  000148b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049e8  080049e8  000200e8  2**0
                  CONTENTS
  4 .ARM          00000000  080049e8  080049e8  000200e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080049e8  080049e8  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049e8  080049e8  000149e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049ec  080049ec  000149ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  080049f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  200000e8  08004ad8  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f8  08004ad8  000206f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d50  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a55  00000000  00000000  00032e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a268  00000000  00000000  000358bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000e58  00000000  00000000  0003fb28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000e08  00000000  00000000  00040980  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001ded9  00000000  00000000  00041788  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000bf19  00000000  00000000  0005f661  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000aaa12  00000000  00000000  0006b57a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00115f8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002ac8  00000000  00000000  00116008  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000e8 	.word	0x200000e8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800489c 	.word	0x0800489c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000ec 	.word	0x200000ec
 80001c4:	0800489c 	.word	0x0800489c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <days_in_year>:
        timecode_pulse[position+1] = 0x000;
    }
}

uint32_t days_in_year(uint32_t year, uint32_t month, uint32_t day)
{
 8000aa0:	b4f0      	push	{r4, r5, r6, r7}
 8000aa2:	b08c      	sub	sp, #48	; 0x30
 8000aa4:	4684      	mov	ip, r0
 8000aa6:	460f      	mov	r7, r1
 8000aa8:	4616      	mov	r6, r2
    uint32_t days_in_month[] =
 8000aaa:	466c      	mov	r4, sp
 8000aac:	4d0f      	ldr	r5, [pc, #60]	; (8000aec <days_in_year+0x4c>)
 8000aae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000aba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            { 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31 };
    uint32_t day_of_year = day;
    for (uint32_t i = 0; i < month - 1; i++)
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e006      	b.n	8000ad0 <days_in_year+0x30>
    {
        day_of_year += days_in_month[i];
 8000ac2:	aa0c      	add	r2, sp, #48	; 0x30
 8000ac4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000ac8:	f852 2c30 	ldr.w	r2, [r2, #-48]
 8000acc:	4416      	add	r6, r2
    for (uint32_t i = 0; i < month - 1; i++)
 8000ace:	3301      	adds	r3, #1
 8000ad0:	1e7a      	subs	r2, r7, #1
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d8f5      	bhi.n	8000ac2 <days_in_year+0x22>
    }

    if (year % 4 == 0 && month > 2)
 8000ad6:	f01c 0f03 	tst.w	ip, #3
 8000ada:	d102      	bne.n	8000ae2 <days_in_year+0x42>
 8000adc:	2f02      	cmp	r7, #2
 8000ade:	d900      	bls.n	8000ae2 <days_in_year+0x42>
    {
        day_of_year++;
 8000ae0:	3601      	adds	r6, #1
    }
    return day_of_year;
}
 8000ae2:	4630      	mov	r0, r6
 8000ae4:	b00c      	add	sp, #48	; 0x30
 8000ae6:	bcf0      	pop	{r4, r5, r6, r7}
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	080048b8 	.word	0x080048b8

08000af0 <insert_binary_into_string>:

void insert_binary_into_string(char *p_timecode, uint32_t num, uint32_t len)
{
 8000af0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8000af4:	4605      	mov	r5, r0
 8000af6:	4614      	mov	r4, r2

    if (num < 10 && num < pow(2, len))
 8000af8:	2909      	cmp	r1, #9
 8000afa:	d901      	bls.n	8000b00 <insert_binary_into_string+0x10>
    {
        for (uint32_t i = 0; i < len; i++)
 8000afc:	2300      	movs	r3, #0
 8000afe:	e025      	b.n	8000b4c <insert_binary_into_string+0x5c>
 8000b00:	460e      	mov	r6, r1
    if (num < 10 && num < pow(2, len))
 8000b02:	4608      	mov	r0, r1
 8000b04:	f7ff fca2 	bl	800044c <__aeabi_ui2d>
 8000b08:	4680      	mov	r8, r0
 8000b0a:	4689      	mov	r9, r1
 8000b0c:	4620      	mov	r0, r4
 8000b0e:	f7ff fc9d 	bl	800044c <__aeabi_ui2d>
 8000b12:	ec41 0b11 	vmov	d1, r0, r1
 8000b16:	ed9f 0b10 	vldr	d0, [pc, #64]	; 8000b58 <insert_binary_into_string+0x68>
 8000b1a:	f002 fe69 	bl	80037f0 <pow>
 8000b1e:	ec53 2b10 	vmov	r2, r3, d0
 8000b22:	4640      	mov	r0, r8
 8000b24:	4649      	mov	r1, r9
 8000b26:	f7ff ff7d 	bl	8000a24 <__aeabi_dcmplt>
 8000b2a:	2800      	cmp	r0, #0
 8000b2c:	d0e6      	beq.n	8000afc <insert_binary_into_string+0xc>
        for (uint32_t i = 0; i < len; i++)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	e006      	b.n	8000b40 <insert_binary_into_string+0x50>
        {
            p_timecode[i] = '0' + (num >> i & 1);
 8000b32:	fa26 f302 	lsr.w	r3, r6, r2
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	3330      	adds	r3, #48	; 0x30
 8000b3c:	54ab      	strb	r3, [r5, r2]
        for (uint32_t i = 0; i < len; i++)
 8000b3e:	3201      	adds	r2, #1
 8000b40:	42a2      	cmp	r2, r4
 8000b42:	d3f6      	bcc.n	8000b32 <insert_binary_into_string+0x42>
 8000b44:	e004      	b.n	8000b50 <insert_binary_into_string+0x60>
    }
    else
    {
        for (uint32_t i = 0; i < len; i++)
        {
            p_timecode[i] = 'E';
 8000b46:	2245      	movs	r2, #69	; 0x45
 8000b48:	54ea      	strb	r2, [r5, r3]
        for (uint32_t i = 0; i < len; i++)
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	42a3      	cmp	r3, r4
 8000b4e:	d3fa      	bcc.n	8000b46 <insert_binary_into_string+0x56>
        }
    }
}
 8000b50:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8000b54:	f3af 8000 	nop.w
 8000b58:	00000000 	.word	0x00000000
 8000b5c:	40000000 	.word	0x40000000

08000b60 <concat_timecode>:
{
 8000b60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    insert_binary_into_string(&timecode[1], sec % 10, 4);
 8000b64:	4f99      	ldr	r7, [pc, #612]	; (8000dcc <concat_timecode+0x26c>)
 8000b66:	6838      	ldr	r0, [r7, #0]
 8000b68:	4d99      	ldr	r5, [pc, #612]	; (8000dd0 <concat_timecode+0x270>)
 8000b6a:	fba5 2300 	umull	r2, r3, r5, r0
 8000b6e:	08db      	lsrs	r3, r3, #3
 8000b70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000b74:	0059      	lsls	r1, r3, #1
 8000b76:	4c97      	ldr	r4, [pc, #604]	; (8000dd4 <concat_timecode+0x274>)
 8000b78:	2204      	movs	r2, #4
 8000b7a:	1a41      	subs	r1, r0, r1
 8000b7c:	1c60      	adds	r0, r4, #1
 8000b7e:	f7ff ffb7 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[6], sec / 10, 3);
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	fba5 2303 	umull	r2, r3, r5, r3
 8000b88:	2203      	movs	r2, #3
 8000b8a:	fa23 f102 	lsr.w	r1, r3, r2
 8000b8e:	1da0      	adds	r0, r4, #6
 8000b90:	f7ff ffae 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[10], min % 10, 4);
 8000b94:	f8df 8250 	ldr.w	r8, [pc, #592]	; 8000de8 <concat_timecode+0x288>
 8000b98:	f8d8 0000 	ldr.w	r0, [r8]
 8000b9c:	fba5 2300 	umull	r2, r3, r5, r0
 8000ba0:	08db      	lsrs	r3, r3, #3
 8000ba2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000ba6:	0059      	lsls	r1, r3, #1
 8000ba8:	2204      	movs	r2, #4
 8000baa:	1a41      	subs	r1, r0, r1
 8000bac:	f104 000a 	add.w	r0, r4, #10
 8000bb0:	f7ff ff9e 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[15], min / 10, 3);
 8000bb4:	f8d8 3000 	ldr.w	r3, [r8]
 8000bb8:	fba5 2303 	umull	r2, r3, r5, r3
 8000bbc:	2203      	movs	r2, #3
 8000bbe:	fa23 f102 	lsr.w	r1, r3, r2
 8000bc2:	f104 000f 	add.w	r0, r4, #15
 8000bc6:	f7ff ff93 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[20], hour % 10, 4);
 8000bca:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8000dec <concat_timecode+0x28c>
 8000bce:	f8d9 0000 	ldr.w	r0, [r9]
 8000bd2:	fba5 2300 	umull	r2, r3, r5, r0
 8000bd6:	08db      	lsrs	r3, r3, #3
 8000bd8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000bdc:	0059      	lsls	r1, r3, #1
 8000bde:	2204      	movs	r2, #4
 8000be0:	1a41      	subs	r1, r0, r1
 8000be2:	f104 0014 	add.w	r0, r4, #20
 8000be6:	f7ff ff83 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[25], hour / 10, 2);
 8000bea:	f8d9 3000 	ldr.w	r3, [r9]
 8000bee:	fba5 2303 	umull	r2, r3, r5, r3
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	08d9      	lsrs	r1, r3, #3
 8000bf6:	f104 0019 	add.w	r0, r4, #25
 8000bfa:	f7ff ff79 	bl	8000af0 <insert_binary_into_string>
    uint32_t day_of_year = days_in_year(year, month, day);
 8000bfe:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 8000df0 <concat_timecode+0x290>
 8000c02:	4b75      	ldr	r3, [pc, #468]	; (8000dd8 <concat_timecode+0x278>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	4b75      	ldr	r3, [pc, #468]	; (8000ddc <concat_timecode+0x27c>)
 8000c08:	6819      	ldr	r1, [r3, #0]
 8000c0a:	f8da 0000 	ldr.w	r0, [sl]
 8000c0e:	f7ff ff47 	bl	8000aa0 <days_in_year>
 8000c12:	4606      	mov	r6, r0
    insert_binary_into_string(&timecode[30], day_of_year % 10, 4);
 8000c14:	fba5 2300 	umull	r2, r3, r5, r0
 8000c18:	08db      	lsrs	r3, r3, #3
 8000c1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000c1e:	0059      	lsls	r1, r3, #1
 8000c20:	2204      	movs	r2, #4
 8000c22:	1a41      	subs	r1, r0, r1
 8000c24:	f104 001e 	add.w	r0, r4, #30
 8000c28:	f7ff ff62 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[35], (day_of_year % 100) / 10, 4);
 8000c2c:	4b6c      	ldr	r3, [pc, #432]	; (8000de0 <concat_timecode+0x280>)
 8000c2e:	fba3 2b06 	umull	r2, fp, r3, r6
 8000c32:	ea4f 135b 	mov.w	r3, fp, lsr #5
 8000c36:	2264      	movs	r2, #100	; 0x64
 8000c38:	fb02 6313 	mls	r3, r2, r3, r6
 8000c3c:	fba5 0303 	umull	r0, r3, r5, r3
 8000c40:	2204      	movs	r2, #4
 8000c42:	08d9      	lsrs	r1, r3, #3
 8000c44:	f104 0023 	add.w	r0, r4, #35	; 0x23
 8000c48:	f7ff ff52 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[40], day_of_year / 100, 2);
 8000c4c:	2202      	movs	r2, #2
 8000c4e:	ea4f 115b 	mov.w	r1, fp, lsr #5
 8000c52:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8000c56:	f7ff ff4b 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[50], year % 10, 4);
 8000c5a:	f8da 0000 	ldr.w	r0, [sl]
 8000c5e:	fba5 6300 	umull	r6, r3, r5, r0
 8000c62:	08db      	lsrs	r3, r3, #3
 8000c64:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000c68:	0059      	lsls	r1, r3, #1
 8000c6a:	2204      	movs	r2, #4
 8000c6c:	1a41      	subs	r1, r0, r1
 8000c6e:	f104 0032 	add.w	r0, r4, #50	; 0x32
 8000c72:	f7ff ff3d 	bl	8000af0 <insert_binary_into_string>
    insert_binary_into_string(&timecode[55], (year % 100) / 10, 4);
 8000c76:	f8da 2000 	ldr.w	r2, [sl]
 8000c7a:	4b59      	ldr	r3, [pc, #356]	; (8000de0 <concat_timecode+0x280>)
 8000c7c:	fba3 0302 	umull	r0, r3, r3, r2
 8000c80:	095b      	lsrs	r3, r3, #5
 8000c82:	2164      	movs	r1, #100	; 0x64
 8000c84:	fb01 2313 	mls	r3, r1, r3, r2
 8000c88:	fba5 2303 	umull	r2, r3, r5, r3
 8000c8c:	2204      	movs	r2, #4
 8000c8e:	08d9      	lsrs	r1, r3, #3
 8000c90:	f104 0037 	add.w	r0, r4, #55	; 0x37
 8000c94:	f7ff ff2c 	bl	8000af0 <insert_binary_into_string>
    uint32_t seconds_of_day = hour * 3600 + min * 60 + sec;
 8000c98:	f8d9 0000 	ldr.w	r0, [r9]
 8000c9c:	f8d8 3000 	ldr.w	r3, [r8]
 8000ca0:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000ca4:	009a      	lsls	r2, r3, #2
 8000ca6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8000caa:	fb03 2000 	mla	r0, r3, r0, r2
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	4418      	add	r0, r3
    for (uint32_t i = 0; i <= 16; i++)
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e009      	b.n	8000cca <concat_timecode+0x16a>
            timecode[80 + i + 1] = '0' + (seconds_of_day >> i & 1);
 8000cb6:	fa20 f203 	lsr.w	r2, r0, r3
 8000cba:	f002 0201 	and.w	r2, r2, #1
 8000cbe:	f103 0151 	add.w	r1, r3, #81	; 0x51
 8000cc2:	3230      	adds	r2, #48	; 0x30
 8000cc4:	4c43      	ldr	r4, [pc, #268]	; (8000dd4 <concat_timecode+0x274>)
 8000cc6:	5462      	strb	r2, [r4, r1]
    for (uint32_t i = 0; i <= 16; i++)
 8000cc8:	3301      	adds	r3, #1
 8000cca:	2b10      	cmp	r3, #16
 8000ccc:	d80b      	bhi.n	8000ce6 <concat_timecode+0x186>
        if (i < 9)
 8000cce:	2b08      	cmp	r3, #8
 8000cd0:	d8f1      	bhi.n	8000cb6 <concat_timecode+0x156>
            timecode[80 + i] = '0' + (seconds_of_day >> i & 1);
 8000cd2:	fa20 f203 	lsr.w	r2, r0, r3
 8000cd6:	f002 0201 	and.w	r2, r2, #1
 8000cda:	f103 0150 	add.w	r1, r3, #80	; 0x50
 8000cde:	3230      	adds	r2, #48	; 0x30
 8000ce0:	4c3c      	ldr	r4, [pc, #240]	; (8000dd4 <concat_timecode+0x274>)
 8000ce2:	5462      	strb	r2, [r4, r1]
 8000ce4:	e7f0      	b.n	8000cc8 <concat_timecode+0x168>
    for (int i = 0; i < TIMECODE_LENGTH; i++)
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e00a      	b.n	8000d00 <concat_timecode+0x1a0>
            timecode_pulse[position] = 310;
 8000cea:	493e      	ldr	r1, [pc, #248]	; (8000de4 <concat_timecode+0x284>)
 8000cec:	f44f 709b 	mov.w	r0, #310	; 0x136
 8000cf0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
        timecode_pulse[position+1] = 0x000;
 8000cf4:	3201      	adds	r2, #1
 8000cf6:	493b      	ldr	r1, [pc, #236]	; (8000de4 <concat_timecode+0x284>)
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
    for (int i = 0; i < TIMECODE_LENGTH; i++)
 8000cfe:	3301      	adds	r3, #1
 8000d00:	2b63      	cmp	r3, #99	; 0x63
 8000d02:	dc60      	bgt.n	8000dc6 <concat_timecode+0x266>
        uint32_t position = i*PULSE_LENGTH;
 8000d04:	005a      	lsls	r2, r3, #1
        switch (timecode[i])
 8000d06:	4933      	ldr	r1, [pc, #204]	; (8000dd4 <concat_timecode+0x274>)
 8000d08:	5cc9      	ldrb	r1, [r1, r3]
 8000d0a:	3930      	subs	r1, #48	; 0x30
 8000d0c:	2920      	cmp	r1, #32
 8000d0e:	d855      	bhi.n	8000dbc <concat_timecode+0x25c>
 8000d10:	a001      	add	r0, pc, #4	; (adr r0, 8000d18 <concat_timecode+0x1b8>)
 8000d12:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8000d16:	bf00      	nop
 8000d18:	08000da7 	.word	0x08000da7
 8000d1c:	08000db1 	.word	0x08000db1
 8000d20:	08000dbd 	.word	0x08000dbd
 8000d24:	08000dbd 	.word	0x08000dbd
 8000d28:	08000dbd 	.word	0x08000dbd
 8000d2c:	08000dbd 	.word	0x08000dbd
 8000d30:	08000dbd 	.word	0x08000dbd
 8000d34:	08000dbd 	.word	0x08000dbd
 8000d38:	08000dbd 	.word	0x08000dbd
 8000d3c:	08000dbd 	.word	0x08000dbd
 8000d40:	08000dbd 	.word	0x08000dbd
 8000d44:	08000dbd 	.word	0x08000dbd
 8000d48:	08000dbd 	.word	0x08000dbd
 8000d4c:	08000dbd 	.word	0x08000dbd
 8000d50:	08000dbd 	.word	0x08000dbd
 8000d54:	08000dbd 	.word	0x08000dbd
 8000d58:	08000dbd 	.word	0x08000dbd
 8000d5c:	08000dbd 	.word	0x08000dbd
 8000d60:	08000dbd 	.word	0x08000dbd
 8000d64:	08000dbd 	.word	0x08000dbd
 8000d68:	08000dbd 	.word	0x08000dbd
 8000d6c:	08000dbd 	.word	0x08000dbd
 8000d70:	08000dbd 	.word	0x08000dbd
 8000d74:	08000dbd 	.word	0x08000dbd
 8000d78:	08000dbd 	.word	0x08000dbd
 8000d7c:	08000d9d 	.word	0x08000d9d
 8000d80:	08000dbd 	.word	0x08000dbd
 8000d84:	08000dbd 	.word	0x08000dbd
 8000d88:	08000dbd 	.word	0x08000dbd
 8000d8c:	08000dbd 	.word	0x08000dbd
 8000d90:	08000dbd 	.word	0x08000dbd
 8000d94:	08000dbd 	.word	0x08000dbd
 8000d98:	08000ceb 	.word	0x08000ceb
            timecode_pulse[position] = 155;
 8000d9c:	4911      	ldr	r1, [pc, #68]	; (8000de4 <concat_timecode+0x284>)
 8000d9e:	209b      	movs	r0, #155	; 0x9b
 8000da0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
            break;
 8000da4:	e7a6      	b.n	8000cf4 <concat_timecode+0x194>
            timecode_pulse[position] = 0x000;
 8000da6:	490f      	ldr	r1, [pc, #60]	; (8000de4 <concat_timecode+0x284>)
 8000da8:	2000      	movs	r0, #0
 8000daa:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
            break;
 8000dae:	e7a1      	b.n	8000cf4 <concat_timecode+0x194>
            timecode_pulse[position] = 620;
 8000db0:	490c      	ldr	r1, [pc, #48]	; (8000de4 <concat_timecode+0x284>)
 8000db2:	f44f 701b 	mov.w	r0, #620	; 0x26c
 8000db6:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
            break;
 8000dba:	e79b      	b.n	8000cf4 <concat_timecode+0x194>
            timecode_pulse[position] = 0x000;
 8000dbc:	4909      	ldr	r1, [pc, #36]	; (8000de4 <concat_timecode+0x284>)
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8000dc4:	e796      	b.n	8000cf4 <concat_timecode+0x194>
}
 8000dc6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000010c 	.word	0x2000010c
 8000dd0:	cccccccd 	.word	0xcccccccd
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000000 	.word	0x20000000
 8000ddc:	20000004 	.word	0x20000004
 8000de0:	51eb851f 	.word	0x51eb851f
 8000de4:	20000130 	.word	0x20000130
 8000de8:	20000108 	.word	0x20000108
 8000dec:	20000104 	.word	0x20000104
 8000df0:	20000070 	.word	0x20000070

08000df4 <equals>:
}

//checks if two strings have the same characters up until length len
//if ignoreCase is true, capitals and lower case letters are considered equal
bool equals(char *str1, char *str2, uint32_t len, bool ignoreCase)
{
 8000df4:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t i = 0;
    bool equal = true;
    char c1, c2;

    for (i = 0; i < len; i++)
 8000df6:	2400      	movs	r4, #0
 8000df8:	e012      	b.n	8000e20 <equals+0x2c>
                break;
            }
        }
        else
        {
            c1 = str1[i];
 8000dfa:	5d06      	ldrb	r6, [r0, r4]
            c2 = str2[i];
 8000dfc:	5d0d      	ldrb	r5, [r1, r4]
            if (c1 >= 'a' && c1 <= 'z')
 8000dfe:	f1a6 0761 	sub.w	r7, r6, #97	; 0x61
 8000e02:	b2ff      	uxtb	r7, r7
 8000e04:	2f19      	cmp	r7, #25
 8000e06:	d801      	bhi.n	8000e0c <equals+0x18>
            {
                c1 -= 32;
 8000e08:	3e20      	subs	r6, #32
 8000e0a:	b2f6      	uxtb	r6, r6
            }

            if (c2 >= 'a' && c2 <= 'z')
 8000e0c:	f1a5 0761 	sub.w	r7, r5, #97	; 0x61
 8000e10:	b2ff      	uxtb	r7, r7
 8000e12:	2f19      	cmp	r7, #25
 8000e14:	d801      	bhi.n	8000e1a <equals+0x26>
            {
                c2 -= 32;
 8000e16:	3d20      	subs	r5, #32
 8000e18:	b2ed      	uxtb	r5, r5
            }

            if (c1 != c2)
 8000e1a:	42ae      	cmp	r6, r5
 8000e1c:	d10d      	bne.n	8000e3a <equals+0x46>
    for (i = 0; i < len; i++)
 8000e1e:	3401      	adds	r4, #1
 8000e20:	4294      	cmp	r4, r2
 8000e22:	d207      	bcs.n	8000e34 <equals+0x40>
        if (!ignoreCase)
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1e8      	bne.n	8000dfa <equals+0x6>
            if (str1[i] != str2[i])
 8000e28:	5d06      	ldrb	r6, [r0, r4]
 8000e2a:	5d0d      	ldrb	r5, [r1, r4]
 8000e2c:	42ae      	cmp	r6, r5
 8000e2e:	d0f6      	beq.n	8000e1e <equals+0x2a>
                equal = false;
 8000e30:	4618      	mov	r0, r3
 8000e32:	e000      	b.n	8000e36 <equals+0x42>
    bool equal = true;
 8000e34:	2001      	movs	r0, #1
            }
        }
    }

    return equal;
}
 8000e36:	bcf0      	pop	{r4, r5, r6, r7}
 8000e38:	4770      	bx	lr
                equal = false;
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	e7fb      	b.n	8000e36 <equals+0x42>

08000e3e <parse_char>:

//converts a character to its numerical equivalent for example '3' -> 3
uint32_t parse_char(char c)
{
    return (c - '0');
}
 8000e3e:	3830      	subs	r0, #48	; 0x30
 8000e40:	4770      	bx	lr
	...

08000e44 <parse_nmea>:
{
 8000e44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e48:	4604      	mov	r4, r0
 8000e4a:	460e      	mov	r6, r1
    char **p_strings = malloc((sizeof(char*)) * 11);
 8000e4c:	202c      	movs	r0, #44	; 0x2c
 8000e4e:	f002 fbfd 	bl	800364c <malloc>
 8000e52:	4605      	mov	r5, r0
    if (!equals("GPRMC", &GPSString[0], 5, false))
 8000e54:	2300      	movs	r3, #0
 8000e56:	2205      	movs	r2, #5
 8000e58:	4621      	mov	r1, r4
 8000e5a:	483d      	ldr	r0, [pc, #244]	; (8000f50 <parse_nmea+0x10c>)
 8000e5c:	f7ff ffca 	bl	8000df4 <equals>
 8000e60:	2800      	cmp	r0, #0
 8000e62:	d06b      	beq.n	8000f3c <parse_nmea+0xf8>
    uint32_t numStrings = 0;
 8000e64:	2100      	movs	r1, #0
    for (i = 0; i < GPSStringLen; i++)
 8000e66:	460b      	mov	r3, r1
 8000e68:	e000      	b.n	8000e6c <parse_nmea+0x28>
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	42b3      	cmp	r3, r6
 8000e6e:	d208      	bcs.n	8000e82 <parse_nmea+0x3e>
        if (GPSString[i] == ',')
 8000e70:	5ce2      	ldrb	r2, [r4, r3]
 8000e72:	2a2c      	cmp	r2, #44	; 0x2c
 8000e74:	d1f9      	bne.n	8000e6a <parse_nmea+0x26>
            p_strings[numStrings] = &GPSString[i + 1];
 8000e76:	1c5a      	adds	r2, r3, #1
 8000e78:	4422      	add	r2, r4
 8000e7a:	f845 2021 	str.w	r2, [r5, r1, lsl #2]
            numStrings++;
 8000e7e:	3101      	adds	r1, #1
 8000e80:	e7f3      	b.n	8000e6a <parse_nmea+0x26>
    if (p_strings[1] - p_strings[0] != 1)
 8000e82:	686b      	ldr	r3, [r5, #4]
 8000e84:	682c      	ldr	r4, [r5, #0]
 8000e86:	1b1b      	subs	r3, r3, r4
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d059      	beq.n	8000f40 <parse_nmea+0xfc>
        l_hour = 10 * parse_char(time[0]) + parse_char(time[1]);
 8000e8c:	7820      	ldrb	r0, [r4, #0]
 8000e8e:	f7ff ffd6 	bl	8000e3e <parse_char>
 8000e92:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000e96:	ea4f 0940 	mov.w	r9, r0, lsl #1
 8000e9a:	7860      	ldrb	r0, [r4, #1]
 8000e9c:	f7ff ffcf 	bl	8000e3e <parse_char>
 8000ea0:	4481      	add	r9, r0
        l_min = 10 * parse_char(time[2]) + parse_char(time[3]);
 8000ea2:	78a0      	ldrb	r0, [r4, #2]
 8000ea4:	f7ff ffcb 	bl	8000e3e <parse_char>
 8000ea8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000eac:	ea4f 0840 	mov.w	r8, r0, lsl #1
 8000eb0:	78e0      	ldrb	r0, [r4, #3]
 8000eb2:	f7ff ffc4 	bl	8000e3e <parse_char>
 8000eb6:	4480      	add	r8, r0
        l_sec = 10 * parse_char(time[4]) + parse_char(time[5]);
 8000eb8:	7920      	ldrb	r0, [r4, #4]
 8000eba:	f7ff ffc0 	bl	8000e3e <parse_char>
 8000ebe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000ec2:	0047      	lsls	r7, r0, #1
 8000ec4:	7960      	ldrb	r0, [r4, #5]
 8000ec6:	f7ff ffba 	bl	8000e3e <parse_char>
 8000eca:	4407      	add	r7, r0
    if (p_strings[9] - p_strings[8] != 1)
 8000ecc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000ece:	6a2c      	ldr	r4, [r5, #32]
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d038      	beq.n	8000f48 <parse_nmea+0x104>
        l_day = 10 * parse_char(p_date[0]) + parse_char(p_date[1]);
 8000ed6:	7820      	ldrb	r0, [r4, #0]
 8000ed8:	f7ff ffb1 	bl	8000e3e <parse_char>
 8000edc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000ee0:	0046      	lsls	r6, r0, #1
 8000ee2:	7860      	ldrb	r0, [r4, #1]
 8000ee4:	f7ff ffab 	bl	8000e3e <parse_char>
 8000ee8:	4406      	add	r6, r0
        l_month = 10 * parse_char(p_date[2]) + parse_char(p_date[3]);
 8000eea:	78a0      	ldrb	r0, [r4, #2]
 8000eec:	f7ff ffa7 	bl	8000e3e <parse_char>
 8000ef0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000ef4:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 8000ef8:	78e0      	ldrb	r0, [r4, #3]
 8000efa:	f7ff ffa0 	bl	8000e3e <parse_char>
 8000efe:	4482      	add	sl, r0
        l_year = 10 * parse_char(p_date[4]) + parse_char(p_date[5]);
 8000f00:	7920      	ldrb	r0, [r4, #4]
 8000f02:	f7ff ff9c 	bl	8000e3e <parse_char>
 8000f06:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000f0a:	ea4f 0b40 	mov.w	fp, r0, lsl #1
 8000f0e:	7960      	ldrb	r0, [r4, #5]
 8000f10:	f7ff ff95 	bl	8000e3e <parse_char>
 8000f14:	eb0b 0400 	add.w	r4, fp, r0
    free(p_strings);
 8000f18:	4628      	mov	r0, r5
 8000f1a:	f002 fb9f 	bl	800365c <free>
    hour = l_hour;
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	; (8000f54 <parse_nmea+0x110>)
 8000f20:	f8c3 9000 	str.w	r9, [r3]
    min = l_min;
 8000f24:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <parse_nmea+0x114>)
 8000f26:	f8c3 8000 	str.w	r8, [r3]
    sec = l_sec;
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <parse_nmea+0x118>)
 8000f2c:	601f      	str	r7, [r3, #0]
    year = l_year;
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <parse_nmea+0x11c>)
 8000f30:	601c      	str	r4, [r3, #0]
    month = l_month;
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <parse_nmea+0x120>)
 8000f34:	f8c3 a000 	str.w	sl, [r3]
    day = l_day;
 8000f38:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <parse_nmea+0x124>)
 8000f3a:	601e      	str	r6, [r3, #0]
}
 8000f3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint32_t l_sec = 0;
 8000f40:	2700      	movs	r7, #0
    uint32_t l_min = 0;
 8000f42:	46b8      	mov	r8, r7
    uint32_t l_hour = 0;
 8000f44:	46b9      	mov	r9, r7
 8000f46:	e7c1      	b.n	8000ecc <parse_nmea+0x88>
    uint32_t l_day = 0;
 8000f48:	2600      	movs	r6, #0
    uint32_t l_month = 0;
 8000f4a:	46b2      	mov	sl, r6
    uint32_t l_year = 0;
 8000f4c:	4634      	mov	r4, r6
 8000f4e:	e7e3      	b.n	8000f18 <parse_nmea+0xd4>
 8000f50:	080048e8 	.word	0x080048e8
 8000f54:	20000104 	.word	0x20000104
 8000f58:	20000108 	.word	0x20000108
 8000f5c:	2000010c 	.word	0x2000010c
 8000f60:	20000070 	.word	0x20000070
 8000f64:	20000004 	.word	0x20000004
 8000f68:	20000000 	.word	0x20000000

08000f6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f6c:	b570      	push	{r4, r5, r6, lr}
 8000f6e:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	2400      	movs	r4, #0
 8000f72:	9405      	str	r4, [sp, #20]
 8000f74:	9406      	str	r4, [sp, #24]
 8000f76:	9407      	str	r4, [sp, #28]
 8000f78:	9408      	str	r4, [sp, #32]
 8000f7a:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f7c:	4b20      	ldr	r3, [pc, #128]	; (8001000 <MX_GPIO_Init+0x94>)
 8000f7e:	695a      	ldr	r2, [r3, #20]
 8000f80:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000f84:	615a      	str	r2, [r3, #20]
 8000f86:	695a      	ldr	r2, [r3, #20]
 8000f88:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000f8c:	9201      	str	r2, [sp, #4]
 8000f8e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f90:	695a      	ldr	r2, [r3, #20]
 8000f92:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f96:	615a      	str	r2, [r3, #20]
 8000f98:	695a      	ldr	r2, [r3, #20]
 8000f9a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000f9e:	9202      	str	r2, [sp, #8]
 8000fa0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	695a      	ldr	r2, [r3, #20]
 8000fa4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000fa8:	615a      	str	r2, [r3, #20]
 8000faa:	695a      	ldr	r2, [r3, #20]
 8000fac:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8000fb0:	9203      	str	r2, [sp, #12]
 8000fb2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb4:	695a      	ldr	r2, [r3, #20]
 8000fb6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000fba:	615a      	str	r2, [r3, #20]
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fc2:	9304      	str	r3, [sp, #16]
 8000fc4:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fc6:	4d0f      	ldr	r5, [pc, #60]	; (8001004 <MX_GPIO_Init+0x98>)
 8000fc8:	4622      	mov	r2, r4
 8000fca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fce:	4628      	mov	r0, r5
 8000fd0:	f001 f818 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fd4:	2601      	movs	r6, #1
 8000fd6:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <MX_GPIO_Init+0x9c>)
 8000fda:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fde:	a905      	add	r1, sp, #20
 8000fe0:	4628      	mov	r0, r5
 8000fe2:	f000 ff4b 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fe6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fea:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fec:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff2:	a905      	add	r1, sp, #20
 8000ff4:	4628      	mov	r0, r5
 8000ff6:	f000 ff41 	bl	8001e7c <HAL_GPIO_Init>

}
 8000ffa:	b00a      	add	sp, #40	; 0x28
 8000ffc:	bd70      	pop	{r4, r5, r6, pc}
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000
 8001004:	48000400 	.word	0x48000400
 8001008:	10110000 	.word	0x10110000

0800100c <MX_DMA_Init>:
{
 800100c:	b500      	push	{lr}
 800100e:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001010:	4b0a      	ldr	r3, [pc, #40]	; (800103c <MX_DMA_Init+0x30>)
 8001012:	695a      	ldr	r2, [r3, #20]
 8001014:	f042 0201 	orr.w	r2, r2, #1
 8001018:	615a      	str	r2, [r3, #20]
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	f003 0301 	and.w	r3, r3, #1
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	4611      	mov	r1, r2
 8001028:	200d      	movs	r0, #13
 800102a:	f000 fc47 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800102e:	200d      	movs	r0, #13
 8001030:	f000 fc78 	bl	8001924 <HAL_NVIC_EnableIRQ>
}
 8001034:	b003      	add	sp, #12
 8001036:	f85d fb04 	ldr.w	pc, [sp], #4
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000

08001040 <MX_NVIC_Init>:
{
 8001040:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	4611      	mov	r1, r2
 8001046:	2025      	movs	r0, #37	; 0x25
 8001048:	f000 fc38 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800104c:	2025      	movs	r0, #37	; 0x25
 800104e:	f000 fc69 	bl	8001924 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	4611      	mov	r1, r2
 8001056:	2026      	movs	r0, #38	; 0x26
 8001058:	f000 fc30 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800105c:	2026      	movs	r0, #38	; 0x26
 800105e:	f000 fc61 	bl	8001924 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	4611      	mov	r1, r2
 8001066:	2006      	movs	r0, #6
 8001068:	f000 fc28 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800106c:	2006      	movs	r0, #6
 800106e:	f000 fc59 	bl	8001924 <HAL_NVIC_EnableIRQ>
}
 8001072:	bd08      	pop	{r3, pc}

08001074 <MX_USART2_UART_Init>:
{
 8001074:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8001076:	4c0f      	ldr	r4, [pc, #60]	; (80010b4 <MX_USART2_UART_Init+0x40>)
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_USART2_UART_Init+0x44>)
 800107a:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 9600;
 800107c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001080:	6063      	str	r3, [r4, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	2300      	movs	r3, #0
 8001084:	60a3      	str	r3, [r4, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001086:	60e3      	str	r3, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001088:	6123      	str	r3, [r4, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800108a:	220c      	movs	r2, #12
 800108c:	6162      	str	r2, [r4, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108e:	61a3      	str	r3, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	61e3      	str	r3, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001092:	6223      	str	r3, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001094:	6263      	str	r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001096:	4620      	mov	r0, r4
 8001098:	f002 fa7b 	bl	8003592 <HAL_UART_Init>
    __HAL_UART_ENABLE_IT(&huart2, UART_FLAG_RXNE);
 800109c:	6822      	ldr	r2, [r4, #0]
 800109e:	6813      	ldr	r3, [r2, #0]
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6013      	str	r3, [r2, #0]
    __HAL_UART_ENABLE_IT(&huart2, UART_FLAG_TC);
 80010a6:	6822      	ldr	r2, [r4, #0]
 80010a8:	6853      	ldr	r3, [r2, #4]
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	6053      	str	r3, [r2, #4]
}
 80010b0:	bd10      	pop	{r4, pc}
 80010b2:	bf00      	nop
 80010b4:	200005a8 	.word	0x200005a8
 80010b8:	40004400 	.word	0x40004400

080010bc <MX_USART1_UART_Init>:
{
 80010bc:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80010be:	4809      	ldr	r0, [pc, #36]	; (80010e4 <MX_USART1_UART_Init+0x28>)
 80010c0:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <MX_USART1_UART_Init+0x2c>)
 80010c2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 80010c4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80010c8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010ca:	2300      	movs	r3, #0
 80010cc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010ce:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010d0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d2:	220c      	movs	r2, #12
 80010d4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d8:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010dc:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010de:	f002 fa58 	bl	8003592 <HAL_UART_Init>
}
 80010e2:	bd08      	pop	{r3, pc}
 80010e4:	200004a8 	.word	0x200004a8
 80010e8:	40013800 	.word	0x40013800

080010ec <MX_DAC1_Init>:
{
 80010ec:	b530      	push	{r4, r5, lr}
 80010ee:	b085      	sub	sp, #20
  DAC_ChannelConfTypeDef sConfig = {0};
 80010f0:	2400      	movs	r4, #0
 80010f2:	9401      	str	r4, [sp, #4]
 80010f4:	9402      	str	r4, [sp, #8]
 80010f6:	9403      	str	r4, [sp, #12]
  hdac1.Instance = DAC1;
 80010f8:	4d08      	ldr	r5, [pc, #32]	; (800111c <MX_DAC1_Init+0x30>)
 80010fa:	4b09      	ldr	r3, [pc, #36]	; (8001120 <MX_DAC1_Init+0x34>)
 80010fc:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80010fe:	4628      	mov	r0, r5
 8001100:	f000 fc34 	bl	800196c <HAL_DAC_Init>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001104:	2304      	movs	r3, #4
 8001106:	9301      	str	r3, [sp, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001108:	2302      	movs	r3, #2
 800110a:	9302      	str	r3, [sp, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800110c:	4622      	mov	r2, r4
 800110e:	a901      	add	r1, sp, #4
 8001110:	4628      	mov	r0, r5
 8001112:	f000 fcfb 	bl	8001b0c <HAL_DAC_ConfigChannel>
}
 8001116:	b005      	add	sp, #20
 8001118:	bd30      	pop	{r4, r5, pc}
 800111a:	bf00      	nop
 800111c:	20000450 	.word	0x20000450
 8001120:	40007400 	.word	0x40007400

08001124 <MX_TIM2_Init>:
{
 8001124:	b530      	push	{r4, r5, lr}
 8001126:	b089      	sub	sp, #36	; 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001128:	2400      	movs	r4, #0
 800112a:	9404      	str	r4, [sp, #16]
 800112c:	9405      	str	r4, [sp, #20]
 800112e:	9406      	str	r4, [sp, #24]
 8001130:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001132:	9401      	str	r4, [sp, #4]
 8001134:	9402      	str	r4, [sp, #8]
 8001136:	9403      	str	r4, [sp, #12]
  htim2.Instance = TIM2;
 8001138:	4d0e      	ldr	r5, [pc, #56]	; (8001174 <MX_TIM2_Init+0x50>)
 800113a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800113e:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 90-1;
 8001140:	2359      	movs	r3, #89	; 0x59
 8001142:	606b      	str	r3, [r5, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001144:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 100-1;
 8001146:	2363      	movs	r3, #99	; 0x63
 8001148:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800114a:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800114e:	4628      	mov	r0, r5
 8001150:	f001 fe16 	bl	8002d80 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001154:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001158:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800115a:	a904      	add	r1, sp, #16
 800115c:	4628      	mov	r0, r5
 800115e:	f001 fe35 	bl	8002dcc <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001162:	2320      	movs	r3, #32
 8001164:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001166:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001168:	a901      	add	r1, sp, #4
 800116a:	4628      	mov	r0, r5
 800116c:	f001 fe9c 	bl	8002ea8 <HAL_TIMEx_MasterConfigSynchronization>
}
 8001170:	b009      	add	sp, #36	; 0x24
 8001172:	bd30      	pop	{r4, r5, pc}
 8001174:	20000568 	.word	0x20000568

08001178 <MX_TIM6_Init>:
{
 8001178:	b530      	push	{r4, r5, lr}
 800117a:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800117c:	2500      	movs	r5, #0
 800117e:	9501      	str	r5, [sp, #4]
 8001180:	9502      	str	r5, [sp, #8]
 8001182:	9503      	str	r5, [sp, #12]
  htim6.Instance = TIM6;
 8001184:	4c0a      	ldr	r4, [pc, #40]	; (80011b0 <MX_TIM6_Init+0x38>)
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <MX_TIM6_Init+0x3c>)
 8001188:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 90;
 800118a:	235a      	movs	r3, #90	; 0x5a
 800118c:	6063      	str	r3, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118e:	60a5      	str	r5, [r4, #8]
  htim6.Init.Period = 100;
 8001190:	2364      	movs	r3, #100	; 0x64
 8001192:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001194:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001196:	4620      	mov	r0, r4
 8001198:	f001 fdf2 	bl	8002d80 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800119c:	2320      	movs	r3, #32
 800119e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a0:	9503      	str	r5, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80011a2:	a901      	add	r1, sp, #4
 80011a4:	4620      	mov	r0, r4
 80011a6:	f001 fe7f 	bl	8002ea8 <HAL_TIMEx_MasterConfigSynchronization>
}
 80011aa:	b005      	add	sp, #20
 80011ac:	bd30      	pop	{r4, r5, pc}
 80011ae:	bf00      	nop
 80011b0:	20000528 	.word	0x20000528
 80011b4:	40001000 	.word	0x40001000

080011b8 <SystemClock_Config>:
{
 80011b8:	b530      	push	{r4, r5, lr}
 80011ba:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011bc:	2224      	movs	r2, #36	; 0x24
 80011be:	2100      	movs	r1, #0
 80011c0:	a80d      	add	r0, sp, #52	; 0x34
 80011c2:	f002 fa53 	bl	800366c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c6:	2400      	movs	r4, #0
 80011c8:	9407      	str	r4, [sp, #28]
 80011ca:	9408      	str	r4, [sp, #32]
 80011cc:	9409      	str	r4, [sp, #36]	; 0x24
 80011ce:	940a      	str	r4, [sp, #40]	; 0x28
 80011d0:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d2:	9400      	str	r4, [sp, #0]
 80011d4:	9401      	str	r4, [sp, #4]
 80011d6:	9402      	str	r4, [sp, #8]
 80011d8:	9403      	str	r4, [sp, #12]
 80011da:	9404      	str	r4, [sp, #16]
 80011dc:	9405      	str	r4, [sp, #20]
 80011de:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e0:	2302      	movs	r3, #2
 80011e2:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e4:	2501      	movs	r5, #1
 80011e6:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e8:	2310      	movs	r3, #16
 80011ea:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ec:	a80c      	add	r0, sp, #48	; 0x30
 80011ee:	f000 ff1d 	bl	800202c <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f2:	230f      	movs	r3, #15
 80011f4:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011f6:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f8:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011fa:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fc:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011fe:	4621      	mov	r1, r4
 8001200:	a807      	add	r0, sp, #28
 8001202:	f001 fa6d 	bl	80026e0 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001206:	9500      	str	r5, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001208:	9402      	str	r4, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800120a:	4668      	mov	r0, sp
 800120c:	f001 fb6c 	bl	80028e8 <HAL_RCCEx_PeriphCLKConfig>
}
 8001210:	b017      	add	sp, #92	; 0x5c
 8001212:	bd30      	pop	{r4, r5, pc}

08001214 <main>:
{
 8001214:	b508      	push	{r3, lr}
    concat_timecode();
 8001216:	f7ff fca3 	bl	8000b60 <concat_timecode>
  HAL_Init();
 800121a:	f000 fb19 	bl	8001850 <HAL_Init>
  SystemClock_Config();
 800121e:	f7ff ffcb 	bl	80011b8 <SystemClock_Config>
  MX_GPIO_Init();
 8001222:	f7ff fea3 	bl	8000f6c <MX_GPIO_Init>
  MX_DMA_Init();
 8001226:	f7ff fef1 	bl	800100c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800122a:	f7ff ff23 	bl	8001074 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800122e:	f7ff ff45 	bl	80010bc <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8001232:	f7ff ff5b 	bl	80010ec <MX_DAC1_Init>
  MX_TIM2_Init();
 8001236:	f7ff ff75 	bl	8001124 <MX_TIM2_Init>
  MX_TIM6_Init();
 800123a:	f7ff ff9d 	bl	8001178 <MX_TIM6_Init>
  MX_NVIC_Init();
 800123e:	f7ff feff 	bl	8001040 <MX_NVIC_Init>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001242:	4a3b      	ldr	r2, [pc, #236]	; (8001330 <main+0x11c>)
 8001244:	6811      	ldr	r1, [r2, #0]
 8001246:	680b      	ldr	r3, [r1, #0]
 8001248:	f043 0320 	orr.w	r3, r3, #32
 800124c:	600b      	str	r3, [r1, #0]
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 800124e:	6812      	ldr	r2, [r2, #0]
 8001250:	6813      	ldr	r3, [r2, #0]
 8001252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001256:	6013      	str	r3, [r2, #0]
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001258:	4a36      	ldr	r2, [pc, #216]	; (8001334 <main+0x120>)
 800125a:	6811      	ldr	r1, [r2, #0]
 800125c:	680b      	ldr	r3, [r1, #0]
 800125e:	f043 0320 	orr.w	r3, r3, #32
 8001262:	600b      	str	r3, [r1, #0]
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8001264:	6812      	ldr	r2, [r2, #0]
 8001266:	6813      	ldr	r3, [r2, #0]
 8001268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800126c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start_IT(&htim6);
 800126e:	4832      	ldr	r0, [pc, #200]	; (8001338 <main+0x124>)
 8001270:	f001 fc40 	bl	8002af4 <HAL_TIM_Base_Start_IT>
 8001274:	e01e      	b.n	80012b4 <main+0xa0>
                HAL_UART_Transmit_IT(&huart2, (uint8_t*) "pong\n", 5);
 8001276:	2205      	movs	r2, #5
 8001278:	4930      	ldr	r1, [pc, #192]	; (800133c <main+0x128>)
 800127a:	482d      	ldr	r0, [pc, #180]	; (8001330 <main+0x11c>)
 800127c:	f001 fea6 	bl	8002fcc <HAL_UART_Transmit_IT>
 8001280:	e024      	b.n	80012cc <main+0xb8>
                HAL_UART_Transmit_IT(&huart2, (uint8_t*) timecode,
 8001282:	2264      	movs	r2, #100	; 0x64
 8001284:	492e      	ldr	r1, [pc, #184]	; (8001340 <main+0x12c>)
 8001286:	482a      	ldr	r0, [pc, #168]	; (8001330 <main+0x11c>)
 8001288:	f001 fea0 	bl	8002fcc <HAL_UART_Transmit_IT>
 800128c:	e025      	b.n	80012da <main+0xc6>
                HAL_UART_Transmit_IT(&huart2, (uint8_t*) "query\n", 6);
 800128e:	2206      	movs	r2, #6
 8001290:	492c      	ldr	r1, [pc, #176]	; (8001344 <main+0x130>)
 8001292:	4827      	ldr	r0, [pc, #156]	; (8001330 <main+0x11c>)
 8001294:	f001 fe9a 	bl	8002fcc <HAL_UART_Transmit_IT>
                HAL_UART_Transmit_IT(&huart1, (uint8_t*) "$PMTK414*33\r\n", 13);
 8001298:	220d      	movs	r2, #13
 800129a:	492b      	ldr	r1, [pc, #172]	; (8001348 <main+0x134>)
 800129c:	4825      	ldr	r0, [pc, #148]	; (8001334 <main+0x120>)
 800129e:	f001 fe95 	bl	8002fcc <HAL_UART_Transmit_IT>
 80012a2:	e021      	b.n	80012e8 <main+0xd4>
            PC_UART = IDLE;
 80012a4:	4b29      	ldr	r3, [pc, #164]	; (800134c <main+0x138>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
        if (GPS_UART == DONE)
 80012aa:	4b29      	ldr	r3, [pc, #164]	; (8001350 <main+0x13c>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d026      	beq.n	8001302 <main+0xee>
        if (PC_UART == DONE)
 80012b4:	4b25      	ldr	r3, [pc, #148]	; (800134c <main+0x138>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d1f5      	bne.n	80012aa <main+0x96>
            if (is_same_string("ping", pc_message, 4))
 80012be:	2204      	movs	r2, #4
 80012c0:	4924      	ldr	r1, [pc, #144]	; (8001354 <main+0x140>)
 80012c2:	4825      	ldr	r0, [pc, #148]	; (8001358 <main+0x144>)
 80012c4:	f000 fa5a 	bl	800177c <is_same_string>
 80012c8:	2800      	cmp	r0, #0
 80012ca:	d1d4      	bne.n	8001276 <main+0x62>
            if (is_same_string("send", pc_message, 4))
 80012cc:	2204      	movs	r2, #4
 80012ce:	4921      	ldr	r1, [pc, #132]	; (8001354 <main+0x140>)
 80012d0:	4822      	ldr	r0, [pc, #136]	; (800135c <main+0x148>)
 80012d2:	f000 fa53 	bl	800177c <is_same_string>
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d1d3      	bne.n	8001282 <main+0x6e>
            if (is_same_string("NMEAquery", pc_message, 9))
 80012da:	2209      	movs	r2, #9
 80012dc:	491d      	ldr	r1, [pc, #116]	; (8001354 <main+0x140>)
 80012de:	4820      	ldr	r0, [pc, #128]	; (8001360 <main+0x14c>)
 80012e0:	f000 fa4c 	bl	800177c <is_same_string>
 80012e4:	2800      	cmp	r0, #0
 80012e6:	d1d2      	bne.n	800128e <main+0x7a>
            if (is_same_string("NMEAset", pc_message, 7))
 80012e8:	2207      	movs	r2, #7
 80012ea:	491a      	ldr	r1, [pc, #104]	; (8001354 <main+0x140>)
 80012ec:	481d      	ldr	r0, [pc, #116]	; (8001364 <main+0x150>)
 80012ee:	f000 fa45 	bl	800177c <is_same_string>
 80012f2:	2800      	cmp	r0, #0
 80012f4:	d0d6      	beq.n	80012a4 <main+0x90>
                HAL_UART_Transmit_IT(&huart1,
 80012f6:	2233      	movs	r2, #51	; 0x33
 80012f8:	491b      	ldr	r1, [pc, #108]	; (8001368 <main+0x154>)
 80012fa:	480e      	ldr	r0, [pc, #56]	; (8001334 <main+0x120>)
 80012fc:	f001 fe66 	bl	8002fcc <HAL_UART_Transmit_IT>
 8001300:	e7d0      	b.n	80012a4 <main+0x90>
            parse_nmea(gps_message,gps_message_length);
 8001302:	4d1a      	ldr	r5, [pc, #104]	; (800136c <main+0x158>)
 8001304:	6829      	ldr	r1, [r5, #0]
 8001306:	4c1a      	ldr	r4, [pc, #104]	; (8001370 <main+0x15c>)
 8001308:	4620      	mov	r0, r4
 800130a:	f7ff fd9b 	bl	8000e44 <parse_nmea>
            gps_message[gps_message_length] = '\n';
 800130e:	682b      	ldr	r3, [r5, #0]
 8001310:	220a      	movs	r2, #10
 8001312:	54e2      	strb	r2, [r4, r3]
            HAL_UART_Transmit_IT(&huart2, (uint8_t*) gps_message,
 8001314:	682a      	ldr	r2, [r5, #0]
 8001316:	3201      	adds	r2, #1
 8001318:	b292      	uxth	r2, r2
 800131a:	4621      	mov	r1, r4
 800131c:	4804      	ldr	r0, [pc, #16]	; (8001330 <main+0x11c>)
 800131e:	f001 fe55 	bl	8002fcc <HAL_UART_Transmit_IT>
            concat_timecode();
 8001322:	f7ff fc1d 	bl	8000b60 <concat_timecode>
            GPS_UART = IDLE;
 8001326:	4b0a      	ldr	r3, [pc, #40]	; (8001350 <main+0x13c>)
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
 800132c:	e7c2      	b.n	80012b4 <main+0xa0>
 800132e:	bf00      	nop
 8001330:	200005a8 	.word	0x200005a8
 8001334:	200004a8 	.word	0x200004a8
 8001338:	20000528 	.word	0x20000528
 800133c:	080048f8 	.word	0x080048f8
 8001340:	20000008 	.word	0x20000008
 8001344:	08004914 	.word	0x08004914
 8001348:	0800491c 	.word	0x0800491c
 800134c:	20000115 	.word	0x20000115
 8001350:	20000114 	.word	0x20000114
 8001354:	20000628 	.word	0x20000628
 8001358:	080048f0 	.word	0x080048f0
 800135c:	08004900 	.word	0x08004900
 8001360:	08004908 	.word	0x08004908
 8001364:	0800492c 	.word	0x0800492c
 8001368:	08004934 	.word	0x08004934
 800136c:	20000120 	.word	0x20000120
 8001370:	2000068c 	.word	0x2000068c

08001374 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001374:	4770      	bx	lr
	...

08001378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <HAL_MspInit+0x2c>)
 800137c:	699a      	ldr	r2, [r3, #24]
 800137e:	f042 0201 	orr.w	r2, r2, #1
 8001382:	619a      	str	r2, [r3, #24]
 8001384:	699a      	ldr	r2, [r3, #24]
 8001386:	f002 0201 	and.w	r2, r2, #1
 800138a:	9200      	str	r2, [sp, #0]
 800138c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	69da      	ldr	r2, [r3, #28]
 8001390:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001394:	61da      	str	r2, [r3, #28]
 8001396:	69db      	ldr	r3, [r3, #28]
 8001398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139c:	9301      	str	r3, [sp, #4]
 800139e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a0:	b002      	add	sp, #8
 80013a2:	4770      	bx	lr
 80013a4:	40021000 	.word	0x40021000

080013a8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80013a8:	b530      	push	{r4, r5, lr}
 80013aa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	2300      	movs	r3, #0
 80013ae:	9303      	str	r3, [sp, #12]
 80013b0:	9304      	str	r3, [sp, #16]
 80013b2:	9305      	str	r3, [sp, #20]
 80013b4:	9306      	str	r3, [sp, #24]
 80013b6:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC1)
 80013b8:	6802      	ldr	r2, [r0, #0]
 80013ba:	4b26      	ldr	r3, [pc, #152]	; (8001454 <HAL_DAC_MspInit+0xac>)
 80013bc:	429a      	cmp	r2, r3
 80013be:	d001      	beq.n	80013c4 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80013c0:	b009      	add	sp, #36	; 0x24
 80013c2:	bd30      	pop	{r4, r5, pc}
 80013c4:	4604      	mov	r4, r0
    __HAL_RCC_DAC1_CLK_ENABLE();
 80013c6:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
 80013ca:	69da      	ldr	r2, [r3, #28]
 80013cc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80013d0:	61da      	str	r2, [r3, #28]
 80013d2:	69da      	ldr	r2, [r3, #28]
 80013d4:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80013d8:	9201      	str	r2, [sp, #4]
 80013da:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013dc:	695a      	ldr	r2, [r3, #20]
 80013de:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80013e2:	615a      	str	r2, [r3, #20]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ea:	9302      	str	r3, [sp, #8]
 80013ec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013ee:	2510      	movs	r5, #16
 80013f0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f2:	2303      	movs	r3, #3
 80013f4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	a903      	add	r1, sp, #12
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013fc:	f000 fd3e 	bl	8001e7c <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8001400:	4815      	ldr	r0, [pc, #84]	; (8001458 <HAL_DAC_MspInit+0xb0>)
 8001402:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_DAC_MspInit+0xb4>)
 8001404:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001406:	6045      	str	r5, [r0, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001408:	2300      	movs	r3, #0
 800140a:	6083      	str	r3, [r0, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800140c:	2280      	movs	r2, #128	; 0x80
 800140e:	60c2      	str	r2, [r0, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001410:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001414:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001416:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800141a:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 800141c:	6183      	str	r3, [r0, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800141e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001422:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001424:	f000 fc26 	bl	8001c74 <HAL_DMA_Init>
 8001428:	b980      	cbnz	r0, 800144c <HAL_DAC_MspInit+0xa4>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800142a:	4a0d      	ldr	r2, [pc, #52]	; (8001460 <HAL_DAC_MspInit+0xb8>)
 800142c:	6813      	ldr	r3, [r2, #0]
 800142e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001432:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001434:	4b08      	ldr	r3, [pc, #32]	; (8001458 <HAL_DAC_MspInit+0xb0>)
 8001436:	60a3      	str	r3, [r4, #8]
 8001438:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800143a:	2200      	movs	r2, #0
 800143c:	4611      	mov	r1, r2
 800143e:	2036      	movs	r0, #54	; 0x36
 8001440:	f000 fa3c 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001444:	2036      	movs	r0, #54	; 0x36
 8001446:	f000 fa6d 	bl	8001924 <HAL_NVIC_EnableIRQ>
}
 800144a:	e7b9      	b.n	80013c0 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 800144c:	f7ff ff92 	bl	8001374 <Error_Handler>
 8001450:	e7eb      	b.n	800142a <HAL_DAC_MspInit+0x82>
 8001452:	bf00      	nop
 8001454:	40007400 	.word	0x40007400
 8001458:	20000464 	.word	0x20000464
 800145c:	40020030 	.word	0x40020030
 8001460:	40010000 	.word	0x40010000

08001464 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001464:	b500      	push	{lr}
 8001466:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM2)
 8001468:	6803      	ldr	r3, [r0, #0]
 800146a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800146e:	d005      	beq.n	800147c <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8001470:	4a16      	ldr	r2, [pc, #88]	; (80014cc <HAL_TIM_Base_MspInit+0x68>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d016      	beq.n	80014a4 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001476:	b003      	add	sp, #12
 8001478:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800147c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001480:	69da      	ldr	r2, [r3, #28]
 8001482:	f042 0201 	orr.w	r2, r2, #1
 8001486:	61da      	str	r2, [r3, #28]
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	4611      	mov	r1, r2
 8001496:	201c      	movs	r0, #28
 8001498:	f000 fa10 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800149c:	201c      	movs	r0, #28
 800149e:	f000 fa41 	bl	8001924 <HAL_NVIC_EnableIRQ>
 80014a2:	e7e8      	b.n	8001476 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80014a4:	4b0a      	ldr	r3, [pc, #40]	; (80014d0 <HAL_TIM_Base_MspInit+0x6c>)
 80014a6:	69da      	ldr	r2, [r3, #28]
 80014a8:	f042 0210 	orr.w	r2, r2, #16
 80014ac:	61da      	str	r2, [r3, #28]
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	f003 0310 	and.w	r3, r3, #16
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80014b8:	2200      	movs	r2, #0
 80014ba:	4611      	mov	r1, r2
 80014bc:	2036      	movs	r0, #54	; 0x36
 80014be:	f000 f9fd 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80014c2:	2036      	movs	r0, #54	; 0x36
 80014c4:	f000 fa2e 	bl	8001924 <HAL_NVIC_EnableIRQ>
}
 80014c8:	e7d5      	b.n	8001476 <HAL_TIM_Base_MspInit+0x12>
 80014ca:	bf00      	nop
 80014cc:	40001000 	.word	0x40001000
 80014d0:	40021000 	.word	0x40021000

080014d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d4:	b500      	push	{lr}
 80014d6:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	2300      	movs	r3, #0
 80014da:	9305      	str	r3, [sp, #20]
 80014dc:	9306      	str	r3, [sp, #24]
 80014de:	9307      	str	r3, [sp, #28]
 80014e0:	9308      	str	r3, [sp, #32]
 80014e2:	9309      	str	r3, [sp, #36]	; 0x24
  if(huart->Instance==USART1)
 80014e4:	6803      	ldr	r3, [r0, #0]
 80014e6:	4a25      	ldr	r2, [pc, #148]	; (800157c <HAL_UART_MspInit+0xa8>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d005      	beq.n	80014f8 <HAL_UART_MspInit+0x24>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80014ec:	4a24      	ldr	r2, [pc, #144]	; (8001580 <HAL_UART_MspInit+0xac>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d022      	beq.n	8001538 <HAL_UART_MspInit+0x64>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014f2:	b00b      	add	sp, #44	; 0x2c
 80014f4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80014f8:	4b22      	ldr	r3, [pc, #136]	; (8001584 <HAL_UART_MspInit+0xb0>)
 80014fa:	699a      	ldr	r2, [r3, #24]
 80014fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001500:	619a      	str	r2, [r3, #24]
 8001502:	699a      	ldr	r2, [r3, #24]
 8001504:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001508:	9201      	str	r2, [sp, #4]
 800150a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800150c:	695a      	ldr	r2, [r3, #20]
 800150e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001512:	615a      	str	r2, [r3, #20]
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800151a:	9302      	str	r3, [sp, #8]
 800151c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800151e:	2330      	movs	r3, #48	; 0x30
 8001520:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001526:	2303      	movs	r3, #3
 8001528:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800152a:	2307      	movs	r3, #7
 800152c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800152e:	a905      	add	r1, sp, #20
 8001530:	4815      	ldr	r0, [pc, #84]	; (8001588 <HAL_UART_MspInit+0xb4>)
 8001532:	f000 fca3 	bl	8001e7c <HAL_GPIO_Init>
 8001536:	e7dc      	b.n	80014f2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_UART_MspInit+0xb0>)
 800153a:	69da      	ldr	r2, [r3, #28]
 800153c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001540:	61da      	str	r2, [r3, #28]
 8001542:	69da      	ldr	r2, [r3, #28]
 8001544:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001548:	9203      	str	r2, [sp, #12]
 800154a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154c:	695a      	ldr	r2, [r3, #20]
 800154e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001552:	615a      	str	r2, [r3, #20]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155a:	9304      	str	r3, [sp, #16]
 800155c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800155e:	230c      	movs	r3, #12
 8001560:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001562:	2302      	movs	r3, #2
 8001564:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001566:	2303      	movs	r3, #3
 8001568:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800156a:	2307      	movs	r3, #7
 800156c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156e:	a905      	add	r1, sp, #20
 8001570:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001574:	f000 fc82 	bl	8001e7c <HAL_GPIO_Init>
}
 8001578:	e7bb      	b.n	80014f2 <HAL_UART_MspInit+0x1e>
 800157a:	bf00      	nop
 800157c:	40013800 	.word	0x40013800
 8001580:	40004400 	.word	0x40004400
 8001584:	40021000 	.word	0x40021000
 8001588:	48000800 	.word	0x48000800

0800158c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800158c:	4770      	bx	lr

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	e7fe      	b.n	800158e <HardFault_Handler>

08001590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001590:	e7fe      	b.n	8001590 <MemManage_Handler>

08001592 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001592:	e7fe      	b.n	8001592 <BusFault_Handler>

08001594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001594:	e7fe      	b.n	8001594 <UsageFault_Handler>

08001596 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001596:	4770      	bx	lr

08001598 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001598:	4770      	bx	lr

0800159a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800159a:	4770      	bx	lr

0800159c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800159c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800159e:	f000 f969 	bl	8001874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015a2:	bd08      	pop	{r3, pc}

080015a4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80015a4:	b510      	push	{r4, lr}
 80015a6:	b082      	sub	sp, #8
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80015a8:	2001      	movs	r0, #1
 80015aa:	f000 fd31 	bl	8002010 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80015ae:	4c09      	ldr	r4, [pc, #36]	; (80015d4 <EXTI0_IRQHandler+0x30>)
 80015b0:	2100      	movs	r1, #0
 80015b2:	4620      	mov	r0, r4
 80015b4:	f000 f9ec 	bl	8001990 <HAL_DAC_Stop_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)timecode_pulse, TIMECODE_LENGTH*PULSE_LENGTH, DAC_ALIGN_12B_R);
 80015b8:	2100      	movs	r1, #0
 80015ba:	9100      	str	r1, [sp, #0]
 80015bc:	23c8      	movs	r3, #200	; 0xc8
 80015be:	4a06      	ldr	r2, [pc, #24]	; (80015d8 <EXTI0_IRQHandler+0x34>)
 80015c0:	4620      	mov	r0, r4
 80015c2:	f000 fa2b 	bl	8001a1c <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim6);
 80015c6:	4805      	ldr	r0, [pc, #20]	; (80015dc <EXTI0_IRQHandler+0x38>)
 80015c8:	f001 fa94 	bl	8002af4 <HAL_TIM_Base_Start_IT>

  concat_timecode();
 80015cc:	f7ff fac8 	bl	8000b60 <concat_timecode>

  /* USER CODE END EXTI0_IRQn 1 */
}
 80015d0:	b002      	add	sp, #8
 80015d2:	bd10      	pop	{r4, pc}
 80015d4:	20000450 	.word	0x20000450
 80015d8:	20000130 	.word	0x20000130
 80015dc:	20000528 	.word	0x20000528

080015e0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80015e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80015e2:	4802      	ldr	r0, [pc, #8]	; (80015ec <DMA1_Channel3_IRQHandler+0xc>)
 80015e4:	f000 fbef 	bl	8001dc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80015e8:	bd08      	pop	{r3, pc}
 80015ea:	bf00      	nop
 80015ec:	20000464 	.word	0x20000464

080015f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015f2:	4802      	ldr	r0, [pc, #8]	; (80015fc <TIM2_IRQHandler+0xc>)
 80015f4:	f001 faaf 	bl	8002b56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015f8:	bd08      	pop	{r3, pc}
 80015fa:	bf00      	nop
 80015fc:	20000568 	.word	0x20000568

08001600 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8001600:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */
  int  flag = __HAL_UART_GET_FLAG(&huart1,UART_FLAG_RXNE);
 8001602:	4808      	ldr	r0, [pc, #32]	; (8001624 <USART1_IRQHandler+0x24>)
 8001604:	6803      	ldr	r3, [r0, #0]
 8001606:	69dc      	ldr	r4, [r3, #28]
 8001608:	f004 0420 	and.w	r4, r4, #32
  char  inchar;
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800160c:	f001 fd26 	bl	800305c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if (flag == 1)
 8001610:	b904      	cbnz	r4, 8001614 <USART1_IRQHandler+0x14>
    {
      inchar = (uint8_t)huart1.Instance->RDR;
      handle_uart_interrupt_gps(inchar);
    }
  /* USER CODE END USART1_IRQn 1 */
}
 8001612:	bd10      	pop	{r4, pc}
      inchar = (uint8_t)huart1.Instance->RDR;
 8001614:	4b03      	ldr	r3, [pc, #12]	; (8001624 <USART1_IRQHandler+0x24>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	8c98      	ldrh	r0, [r3, #36]	; 0x24
      handle_uart_interrupt_gps(inchar);
 800161a:	b2c0      	uxtb	r0, r0
 800161c:	f000 f882 	bl	8001724 <handle_uart_interrupt_gps>
}
 8001620:	e7f7      	b.n	8001612 <USART1_IRQHandler+0x12>
 8001622:	bf00      	nop
 8001624:	200004a8 	.word	0x200004a8

08001628 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8001628:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  int  flag = __HAL_UART_GET_FLAG(&huart2,UART_FLAG_RXNE);
 800162a:	4808      	ldr	r0, [pc, #32]	; (800164c <USART2_IRQHandler+0x24>)
 800162c:	6803      	ldr	r3, [r0, #0]
 800162e:	69dc      	ldr	r4, [r3, #28]
 8001630:	f004 0420 	and.w	r4, r4, #32
  char  inchar;
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001634:	f001 fd12 	bl	800305c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  if (flag == 1)
 8001638:	b904      	cbnz	r4, 800163c <USART2_IRQHandler+0x14>
  {
    inchar = (uint8_t)huart2.Instance->RDR;
    handle_uart_interrupt_pc(inchar);
  }
  /* USER CODE END USART2_IRQn 1 */
}
 800163a:	bd10      	pop	{r4, pc}
    inchar = (uint8_t)huart2.Instance->RDR;
 800163c:	4b03      	ldr	r3, [pc, #12]	; (800164c <USART2_IRQHandler+0x24>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    handle_uart_interrupt_pc(inchar);
 8001642:	b2c0      	uxtb	r0, r0
 8001644:	f000 f842 	bl	80016cc <handle_uart_interrupt_pc>
}
 8001648:	e7f7      	b.n	800163a <USART2_IRQHandler+0x12>
 800164a:	bf00      	nop
 800164c:	200005a8 	.word	0x200005a8

08001650 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001650:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001652:	4803      	ldr	r0, [pc, #12]	; (8001660 <TIM6_DAC1_IRQHandler+0x10>)
 8001654:	f001 fa7f 	bl	8002b56 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8001658:	4802      	ldr	r0, [pc, #8]	; (8001664 <TIM6_DAC1_IRQHandler+0x14>)
 800165a:	f000 faaa 	bl	8001bb2 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 800165e:	bd08      	pop	{r3, pc}
 8001660:	20000528 	.word	0x20000528
 8001664:	20000450 	.word	0x20000450

08001668 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001668:	b510      	push	{r4, lr}
 800166a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800166c:	4a0c      	ldr	r2, [pc, #48]	; (80016a0 <_sbrk+0x38>)
 800166e:	490d      	ldr	r1, [pc, #52]	; (80016a4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001670:	480d      	ldr	r0, [pc, #52]	; (80016a8 <_sbrk+0x40>)
 8001672:	6800      	ldr	r0, [r0, #0]
 8001674:	b140      	cbz	r0, 8001688 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001676:	480c      	ldr	r0, [pc, #48]	; (80016a8 <_sbrk+0x40>)
 8001678:	6800      	ldr	r0, [r0, #0]
 800167a:	4403      	add	r3, r0
 800167c:	1a52      	subs	r2, r2, r1
 800167e:	4293      	cmp	r3, r2
 8001680:	d806      	bhi.n	8001690 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001682:	4a09      	ldr	r2, [pc, #36]	; (80016a8 <_sbrk+0x40>)
 8001684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001686:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001688:	4807      	ldr	r0, [pc, #28]	; (80016a8 <_sbrk+0x40>)
 800168a:	4c08      	ldr	r4, [pc, #32]	; (80016ac <_sbrk+0x44>)
 800168c:	6004      	str	r4, [r0, #0]
 800168e:	e7f2      	b.n	8001676 <_sbrk+0xe>
    errno = ENOMEM;
 8001690:	f001 ffb2 	bl	80035f8 <__errno>
 8001694:	230c      	movs	r3, #12
 8001696:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001698:	f04f 30ff 	mov.w	r0, #4294967295
 800169c:	e7f3      	b.n	8001686 <_sbrk+0x1e>
 800169e:	bf00      	nop
 80016a0:	20003000 	.word	0x20003000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	20000110 	.word	0x20000110
 80016ac:	200006f8 	.word	0x200006f8

080016b0 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <SystemInit+0x18>)
 80016b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80016b6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80016ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016c2:	609a      	str	r2, [r3, #8]
#endif
}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <handle_uart_interrupt_pc>:

void handle_uart_interrupt_pc(char inchar)
{
    static int current_index = 0;

    if (inchar == '$')
 80016cc:	2824      	cmp	r0, #36	; 0x24
 80016ce:	d007      	beq.n	80016e0 <handle_uart_interrupt_pc+0x14>
    {
        current_index = 0;
        PC_UART = RECEIVING;
    }
    else if (inchar == '*')
 80016d0:	282a      	cmp	r0, #42	; 0x2a
 80016d2:	d00c      	beq.n	80016ee <handle_uart_interrupt_pc+0x22>
    {
        pc_message_length = current_index;
        PC_UART = DONE;
    }
    else if (PC_UART == RECEIVING && current_index < INPUT_LENGTH)
 80016d4:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <handle_uart_interrupt_pc+0x48>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d00f      	beq.n	80016fe <handle_uart_interrupt_pc+0x32>
    {
        pc_message[current_index] = inchar;
        current_index++;
    }
}
 80016de:	4770      	bx	lr
        current_index = 0;
 80016e0:	4b0d      	ldr	r3, [pc, #52]	; (8001718 <handle_uart_interrupt_pc+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
        PC_UART = RECEIVING;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <handle_uart_interrupt_pc+0x48>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	4770      	bx	lr
        pc_message_length = current_index;
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <handle_uart_interrupt_pc+0x4c>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <handle_uart_interrupt_pc+0x50>)
 80016f4:	601a      	str	r2, [r3, #0]
        PC_UART = DONE;
 80016f6:	4b07      	ldr	r3, [pc, #28]	; (8001714 <handle_uart_interrupt_pc+0x48>)
 80016f8:	2202      	movs	r2, #2
 80016fa:	701a      	strb	r2, [r3, #0]
 80016fc:	4770      	bx	lr
    else if (PC_UART == RECEIVING && current_index < INPUT_LENGTH)
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <handle_uart_interrupt_pc+0x4c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b63      	cmp	r3, #99	; 0x63
 8001704:	dceb      	bgt.n	80016de <handle_uart_interrupt_pc+0x12>
        pc_message[current_index] = inchar;
 8001706:	4a06      	ldr	r2, [pc, #24]	; (8001720 <handle_uart_interrupt_pc+0x54>)
 8001708:	54d0      	strb	r0, [r2, r3]
        current_index++;
 800170a:	3301      	adds	r3, #1
 800170c:	4a02      	ldr	r2, [pc, #8]	; (8001718 <handle_uart_interrupt_pc+0x4c>)
 800170e:	6013      	str	r3, [r2, #0]
}
 8001710:	e7e5      	b.n	80016de <handle_uart_interrupt_pc+0x12>
 8001712:	bf00      	nop
 8001714:	20000115 	.word	0x20000115
 8001718:	20000118 	.word	0x20000118
 800171c:	20000124 	.word	0x20000124
 8001720:	20000628 	.word	0x20000628

08001724 <handle_uart_interrupt_gps>:

void handle_uart_interrupt_gps(char inchar)
{
    static int current_index = 0;

    if (inchar == '$')
 8001724:	2824      	cmp	r0, #36	; 0x24
 8001726:	d007      	beq.n	8001738 <handle_uart_interrupt_gps+0x14>
    {
        current_index = 0;
       GPS_UART = RECEIVING;
    }
    else if (inchar == '*')
 8001728:	282a      	cmp	r0, #42	; 0x2a
 800172a:	d00c      	beq.n	8001746 <handle_uart_interrupt_gps+0x22>
    {
        gps_message_length = current_index;
        GPS_UART = DONE;
    }
    else if (GPS_UART == RECEIVING && current_index < INPUT_LENGTH)
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <handle_uart_interrupt_gps+0x48>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b01      	cmp	r3, #1
 8001734:	d00f      	beq.n	8001756 <handle_uart_interrupt_gps+0x32>
    {
        gps_message[current_index] = inchar;
        current_index++;
    }
}
 8001736:	4770      	bx	lr
        current_index = 0;
 8001738:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <handle_uart_interrupt_gps+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
       GPS_UART = RECEIVING;
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <handle_uart_interrupt_gps+0x48>)
 8001740:	2201      	movs	r2, #1
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	4770      	bx	lr
        gps_message_length = current_index;
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <handle_uart_interrupt_gps+0x4c>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <handle_uart_interrupt_gps+0x50>)
 800174c:	601a      	str	r2, [r3, #0]
        GPS_UART = DONE;
 800174e:	4b07      	ldr	r3, [pc, #28]	; (800176c <handle_uart_interrupt_gps+0x48>)
 8001750:	2202      	movs	r2, #2
 8001752:	701a      	strb	r2, [r3, #0]
 8001754:	4770      	bx	lr
    else if (GPS_UART == RECEIVING && current_index < INPUT_LENGTH)
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <handle_uart_interrupt_gps+0x4c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b63      	cmp	r3, #99	; 0x63
 800175c:	dceb      	bgt.n	8001736 <handle_uart_interrupt_gps+0x12>
        gps_message[current_index] = inchar;
 800175e:	4a06      	ldr	r2, [pc, #24]	; (8001778 <handle_uart_interrupt_gps+0x54>)
 8001760:	54d0      	strb	r0, [r2, r3]
        current_index++;
 8001762:	3301      	adds	r3, #1
 8001764:	4a02      	ldr	r2, [pc, #8]	; (8001770 <handle_uart_interrupt_gps+0x4c>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	e7e5      	b.n	8001736 <handle_uart_interrupt_gps+0x12>
 800176a:	bf00      	nop
 800176c:	20000114 	.word	0x20000114
 8001770:	2000011c 	.word	0x2000011c
 8001774:	20000120 	.word	0x20000120
 8001778:	2000068c 	.word	0x2000068c

0800177c <is_same_string>:


bool is_same_string(const char str1[], const char str2[], int length)
{
    bool isSame = true;
    for (int i = 0; i < length; i++)
 800177c:	2300      	movs	r3, #0
 800177e:	4293      	cmp	r3, r2
 8001780:	da0c      	bge.n	800179c <is_same_string+0x20>
{
 8001782:	b430      	push	{r4, r5}
    {
        if (str1[i] != str2[i])
 8001784:	5cc5      	ldrb	r5, [r0, r3]
 8001786:	5ccc      	ldrb	r4, [r1, r3]
 8001788:	42a5      	cmp	r5, r4
 800178a:	d105      	bne.n	8001798 <is_same_string+0x1c>
    for (int i = 0; i < length; i++)
 800178c:	3301      	adds	r3, #1
 800178e:	4293      	cmp	r3, r2
 8001790:	dbf8      	blt.n	8001784 <is_same_string+0x8>
    bool isSame = true;
 8001792:	2001      	movs	r0, #1
            isSame = false;
            break;
        }
    }
    return isSame;
}
 8001794:	bc30      	pop	{r4, r5}
 8001796:	4770      	bx	lr
            isSame = false;
 8001798:	2000      	movs	r0, #0
 800179a:	e7fb      	b.n	8001794 <is_same_string+0x18>
    bool isSame = true;
 800179c:	2001      	movs	r0, #1
}
 800179e:	4770      	bx	lr

080017a0 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80017a0:	b508      	push	{r3, lr}
    //HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
    HAL_TIM_Base_Stop_IT(&htim6);
 80017a2:	4802      	ldr	r0, [pc, #8]	; (80017ac <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 80017a4:	f001 f9bc 	bl	8002b20 <HAL_TIM_Base_Stop_IT>
}
 80017a8:	bd08      	pop	{r3, pc}
 80017aa:	bf00      	nop
 80017ac:	20000528 	.word	0x20000528

080017b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80017b4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80017b6:	e003      	b.n	80017c0 <LoopCopyDataInit>

080017b8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80017b8:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80017ba:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80017bc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80017be:	3104      	adds	r1, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80017c0:	480b      	ldr	r0, [pc, #44]	; (80017f0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80017c4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80017c6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80017c8:	d3f6      	bcc.n	80017b8 <CopyDataInit>
	ldr	r2, =_sbss
 80017ca:	4a0b      	ldr	r2, [pc, #44]	; (80017f8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80017cc:	e002      	b.n	80017d4 <LoopFillZerobss>

080017ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80017ce:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80017d0:	f842 3b04 	str.w	r3, [r2], #4

080017d4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <LoopForever+0x16>)
	cmp	r2, r3
 80017d6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80017d8:	d3f9      	bcc.n	80017ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017da:	f7ff ff69 	bl	80016b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017de:	f001 ff11 	bl	8003604 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017e2:	f7ff fd17 	bl	8001214 <main>

080017e6 <LoopForever>:

LoopForever:
    b LoopForever
 80017e6:	e7fe      	b.n	80017e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017e8:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80017ec:	080049f0 	.word	0x080049f0
	ldr	r0, =_sdata
 80017f0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80017f4:	200000e8 	.word	0x200000e8
	ldr	r2, =_sbss
 80017f8:	200000e8 	.word	0x200000e8
	ldr	r3, = _ebss
 80017fc:	200006f8 	.word	0x200006f8

08001800 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001800:	e7fe      	b.n	8001800 <ADC1_2_IRQHandler>
	...

08001804 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001804:	b510      	push	{r4, lr}
 8001806:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_InitTick+0x40>)
 800180a:	7818      	ldrb	r0, [r3, #0]
 800180c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001810:	fbb3 f3f0 	udiv	r3, r3, r0
 8001814:	4a0c      	ldr	r2, [pc, #48]	; (8001848 <HAL_InitTick+0x44>)
 8001816:	6810      	ldr	r0, [r2, #0]
 8001818:	fbb0 f0f3 	udiv	r0, r0, r3
 800181c:	f000 f890 	bl	8001940 <HAL_SYSTICK_Config>
 8001820:	b968      	cbnz	r0, 800183e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001822:	2c0f      	cmp	r4, #15
 8001824:	d901      	bls.n	800182a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001826:	2001      	movs	r0, #1
 8001828:	e00a      	b.n	8001840 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800182a:	2200      	movs	r2, #0
 800182c:	4621      	mov	r1, r4
 800182e:	f04f 30ff 	mov.w	r0, #4294967295
 8001832:	f000 f843 	bl	80018bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <HAL_InitTick+0x48>)
 8001838:	601c      	str	r4, [r3, #0]
  }
   /* Return function status */
  return HAL_OK;
 800183a:	2000      	movs	r0, #0
 800183c:	e000      	b.n	8001840 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800183e:	2001      	movs	r0, #1
}
 8001840:	bd10      	pop	{r4, pc}
 8001842:	bf00      	nop
 8001844:	20000078 	.word	0x20000078
 8001848:	20000074 	.word	0x20000074
 800184c:	2000007c 	.word	0x2000007c

08001850 <HAL_Init>:
{
 8001850:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001852:	4a07      	ldr	r2, [pc, #28]	; (8001870 <HAL_Init+0x20>)
 8001854:	6813      	ldr	r3, [r2, #0]
 8001856:	f043 0310 	orr.w	r3, r3, #16
 800185a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185c:	2003      	movs	r0, #3
 800185e:	f000 f81b 	bl	8001898 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001862:	2000      	movs	r0, #0
 8001864:	f7ff ffce 	bl	8001804 <HAL_InitTick>
  HAL_MspInit();
 8001868:	f7ff fd86 	bl	8001378 <HAL_MspInit>
}
 800186c:	2000      	movs	r0, #0
 800186e:	bd08      	pop	{r3, pc}
 8001870:	40022000 	.word	0x40022000

08001874 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001874:	4a03      	ldr	r2, [pc, #12]	; (8001884 <HAL_IncTick+0x10>)
 8001876:	6811      	ldr	r1, [r2, #0]
 8001878:	4b03      	ldr	r3, [pc, #12]	; (8001888 <HAL_IncTick+0x14>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	440b      	add	r3, r1
 800187e:	6013      	str	r3, [r2, #0]
}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	200006f0 	.word	0x200006f0
 8001888:	20000078 	.word	0x20000078

0800188c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 800188c:	4b01      	ldr	r3, [pc, #4]	; (8001894 <HAL_GetTick+0x8>)
 800188e:	6818      	ldr	r0, [r3, #0]
}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	200006f0 	.word	0x200006f0

08001898 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001898:	4a07      	ldr	r2, [pc, #28]	; (80018b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800189a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80018a0:	041b      	lsls	r3, r3, #16
 80018a2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018a4:	0200      	lsls	r0, r0, #8
 80018a6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018aa:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80018ac:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80018b0:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80018b4:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80018b6:	4770      	bx	lr
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018bc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018be:	4b17      	ldr	r3, [pc, #92]	; (800191c <HAL_NVIC_SetPriority+0x60>)
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c6:	f1c3 0407 	rsb	r4, r3, #7
 80018ca:	2c04      	cmp	r4, #4
 80018cc:	bf28      	it	cs
 80018ce:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d0:	1d1d      	adds	r5, r3, #4
 80018d2:	2d06      	cmp	r5, #6
 80018d4:	d918      	bls.n	8001908 <HAL_NVIC_SetPriority+0x4c>
 80018d6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d8:	f04f 35ff 	mov.w	r5, #4294967295
 80018dc:	fa05 f404 	lsl.w	r4, r5, r4
 80018e0:	ea21 0104 	bic.w	r1, r1, r4
 80018e4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018e6:	fa05 f303 	lsl.w	r3, r5, r3
 80018ea:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ee:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80018f0:	2800      	cmp	r0, #0
 80018f2:	db0b      	blt.n	800190c <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f4:	0109      	lsls	r1, r1, #4
 80018f6:	b2c9      	uxtb	r1, r1
 80018f8:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80018fc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001900:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001904:	bc30      	pop	{r4, r5}
 8001906:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001908:	2300      	movs	r3, #0
 800190a:	e7e5      	b.n	80018d8 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190c:	f000 000f 	and.w	r0, r0, #15
 8001910:	0109      	lsls	r1, r1, #4
 8001912:	b2c9      	uxtb	r1, r1
 8001914:	4b02      	ldr	r3, [pc, #8]	; (8001920 <HAL_NVIC_SetPriority+0x64>)
 8001916:	5419      	strb	r1, [r3, r0]
 8001918:	e7f4      	b.n	8001904 <HAL_NVIC_SetPriority+0x48>
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00
 8001920:	e000ed14 	.word	0xe000ed14

08001924 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001924:	2800      	cmp	r0, #0
 8001926:	db07      	blt.n	8001938 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001928:	f000 021f 	and.w	r2, r0, #31
 800192c:	0940      	lsrs	r0, r0, #5
 800192e:	2301      	movs	r3, #1
 8001930:	4093      	lsls	r3, r2
 8001932:	4a02      	ldr	r2, [pc, #8]	; (800193c <HAL_NVIC_EnableIRQ+0x18>)
 8001934:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000e100 	.word	0xe000e100

08001940 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001940:	3801      	subs	r0, #1
 8001942:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001946:	d20a      	bcs.n	800195e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001948:	4b06      	ldr	r3, [pc, #24]	; (8001964 <HAL_SYSTICK_Config+0x24>)
 800194a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194c:	4a06      	ldr	r2, [pc, #24]	; (8001968 <HAL_SYSTICK_Config+0x28>)
 800194e:	21f0      	movs	r1, #240	; 0xf0
 8001950:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001954:	2000      	movs	r0, #0
 8001956:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001958:	2207      	movs	r2, #7
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800195e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	e000e010 	.word	0xe000e010
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 800196c:	b170      	cbz	r0, 800198c <HAL_DAC_Init+0x20>
{ 
 800196e:	b510      	push	{r4, lr}
 8001970:	4604      	mov	r4, r0
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8001972:	7903      	ldrb	r3, [r0, #4]
 8001974:	b133      	cbz	r3, 8001984 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001976:	2302      	movs	r3, #2
 8001978:	7123      	strb	r3, [r4, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800197a:	2000      	movs	r0, #0
 800197c:	6120      	str	r0, [r4, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800197e:	2301      	movs	r3, #1
 8001980:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8001982:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8001984:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8001986:	f7ff fd0f 	bl	80013a8 <HAL_DAC_MspInit>
 800198a:	e7f4      	b.n	8001976 <HAL_DAC_Init+0xa>
     return HAL_ERROR;
 800198c:	2001      	movs	r0, #1
}
 800198e:	4770      	bx	lr

08001990 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001990:	b510      	push	{r4, lr}
 8001992:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8001994:	6800      	ldr	r0, [r0, #0]
 8001996:	6803      	ldr	r3, [r0, #0]
 8001998:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800199c:	408a      	lsls	r2, r1
 800199e:	ea23 0302 	bic.w	r3, r3, r2
 80019a2:	6003      	str	r3, [r0, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80019a4:	6820      	ldr	r0, [r4, #0]
 80019a6:	6803      	ldr	r3, [r0, #0]
 80019a8:	2201      	movs	r2, #1
 80019aa:	408a      	lsls	r2, r1
 80019ac:	ea23 0302 	bic.w	r3, r3, r2
 80019b0:	6003      	str	r3, [r0, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80019b2:	b959      	cbnz	r1, 80019cc <HAL_DAC_Stop_DMA+0x3c>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 80019b4:	68a0      	ldr	r0, [r4, #8]
 80019b6:	f000 f9bf 	bl	8001d38 <HAL_DMA_Abort>
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80019ba:	6822      	ldr	r2, [r4, #0]
 80019bc:	6813      	ldr	r3, [r2, #0]
 80019be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80019c2:	6013      	str	r3, [r2, #0]
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
  }
#endif /* DAC_CHANNEL2_SUPPORT */
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 80019c4:	b958      	cbnz	r0, 80019de <HAL_DAC_Stop_DMA+0x4e>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80019c6:	2301      	movs	r3, #1
 80019c8:	7123      	strb	r3, [r4, #4]
  }
  
  /* Return function status */
  return status;
}
 80019ca:	bd10      	pop	{r4, pc}
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 80019cc:	68e0      	ldr	r0, [r4, #12]
 80019ce:	f000 f9b3 	bl	8001d38 <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80019d2:	6822      	ldr	r2, [r4, #0]
 80019d4:	6813      	ldr	r3, [r2, #0]
 80019d6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	e7f2      	b.n	80019c4 <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 80019de:	2304      	movs	r3, #4
 80019e0:	7123      	strb	r3, [r4, #4]
 80019e2:	e7f2      	b.n	80019ca <HAL_DAC_Stop_DMA+0x3a>

080019e4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80019e4:	4770      	bx	lr

080019e6 <HAL_DAC_ErrorCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 80019e6:	4770      	bx	lr

080019e8 <HAL_DAC_DMAUnderrunCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80019e8:	4770      	bx	lr

080019ea <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80019ea:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019ec:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80019ee:	6923      	ldr	r3, [r4, #16]
 80019f0:	f043 0304 	orr.w	r3, r3, #4
 80019f4:	6123      	str	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80019f6:	4620      	mov	r0, r4
 80019f8:	f7ff fff5 	bl	80019e6 <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 80019fc:	2301      	movs	r3, #1
 80019fe:	7123      	strb	r3, [r4, #4]
}
 8001a00:	bd10      	pop	{r4, pc}

08001a02 <DAC_DMAHalfConvCpltCh1>:
{
 8001a02:	b508      	push	{r3, lr}
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8001a04:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001a06:	f7ff ffed 	bl	80019e4 <HAL_DAC_ConvHalfCpltCallbackCh1>
}
 8001a0a:	bd08      	pop	{r3, pc}

08001a0c <DAC_DMAConvCpltCh1>:
{
 8001a0c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a0e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8001a10:	4620      	mov	r0, r4
 8001a12:	f7ff fec5 	bl	80017a0 <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 8001a16:	2301      	movs	r3, #1
 8001a18:	7123      	strb	r3, [r4, #4]
}
 8001a1a:	bd10      	pop	{r4, pc}

08001a1c <HAL_DAC_Start_DMA>:
{
 8001a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a1e:	9c06      	ldr	r4, [sp, #24]
  __HAL_LOCK(hdac);
 8001a20:	7946      	ldrb	r6, [r0, #5]
 8001a22:	2e01      	cmp	r6, #1
 8001a24:	d064      	beq.n	8001af0 <HAL_DAC_Start_DMA+0xd4>
 8001a26:	2501      	movs	r5, #1
 8001a28:	7145      	strb	r5, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a2a:	2502      	movs	r5, #2
 8001a2c:	7105      	strb	r5, [r0, #4]
  if(Channel == DAC_CHANNEL_1)
 8001a2e:	2900      	cmp	r1, #0
 8001a30:	d135      	bne.n	8001a9e <HAL_DAC_Start_DMA+0x82>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001a32:	6885      	ldr	r5, [r0, #8]
 8001a34:	4e2f      	ldr	r6, [pc, #188]	; (8001af4 <HAL_DAC_Start_DMA+0xd8>)
 8001a36:	62ae      	str	r6, [r5, #40]	; 0x28
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001a38:	6885      	ldr	r5, [r0, #8]
 8001a3a:	4e2f      	ldr	r6, [pc, #188]	; (8001af8 <HAL_DAC_Start_DMA+0xdc>)
 8001a3c:	62ee      	str	r6, [r5, #44]	; 0x2c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001a3e:	6885      	ldr	r5, [r0, #8]
 8001a40:	4e2e      	ldr	r6, [pc, #184]	; (8001afc <HAL_DAC_Start_DMA+0xe0>)
 8001a42:	632e      	str	r6, [r5, #48]	; 0x30
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8001a44:	6806      	ldr	r6, [r0, #0]
 8001a46:	6835      	ldr	r5, [r6, #0]
 8001a48:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
 8001a4c:	6035      	str	r5, [r6, #0]
    switch(Alignment)
 8001a4e:	2c04      	cmp	r4, #4
 8001a50:	d01f      	beq.n	8001a92 <HAL_DAC_Start_DMA+0x76>
 8001a52:	2c08      	cmp	r4, #8
 8001a54:	d020      	beq.n	8001a98 <HAL_DAC_Start_DMA+0x7c>
 8001a56:	b10c      	cbz	r4, 8001a5c <HAL_DAC_Start_DMA+0x40>
  uint32_t tmpreg = 0U;
 8001a58:	460e      	mov	r6, r1
 8001a5a:	e001      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001a5c:	6806      	ldr	r6, [r0, #0]
 8001a5e:	3608      	adds	r6, #8
 8001a60:	4617      	mov	r7, r2
 8001a62:	460d      	mov	r5, r1
 8001a64:	4604      	mov	r4, r0
  if(Channel == DAC_CHANNEL_1)
 8001a66:	2900      	cmp	r1, #0
 8001a68:	d137      	bne.n	8001ada <HAL_DAC_Start_DMA+0xbe>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001a6a:	6801      	ldr	r1, [r0, #0]
 8001a6c:	680a      	ldr	r2, [r1, #0]
 8001a6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a72:	600a      	str	r2, [r1, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001a74:	4632      	mov	r2, r6
 8001a76:	4639      	mov	r1, r7
 8001a78:	6880      	ldr	r0, [r0, #8]
 8001a7a:	f000 f923 	bl	8001cc4 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8001a7e:	2000      	movs	r0, #0
 8001a80:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8001a82:	6822      	ldr	r2, [r4, #0]
 8001a84:	6813      	ldr	r3, [r2, #0]
 8001a86:	2101      	movs	r1, #1
 8001a88:	fa01 f505 	lsl.w	r5, r1, r5
 8001a8c:	431d      	orrs	r5, r3
 8001a8e:	6015      	str	r5, [r2, #0]
}
 8001a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001a92:	6806      	ldr	r6, [r0, #0]
 8001a94:	360c      	adds	r6, #12
        break;
 8001a96:	e7e3      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001a98:	6806      	ldr	r6, [r0, #0]
 8001a9a:	3610      	adds	r6, #16
        break;
 8001a9c:	e7e0      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001a9e:	68c5      	ldr	r5, [r0, #12]
 8001aa0:	4e17      	ldr	r6, [pc, #92]	; (8001b00 <HAL_DAC_Start_DMA+0xe4>)
 8001aa2:	62ae      	str	r6, [r5, #40]	; 0x28
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001aa4:	68c5      	ldr	r5, [r0, #12]
 8001aa6:	4e17      	ldr	r6, [pc, #92]	; (8001b04 <HAL_DAC_Start_DMA+0xe8>)
 8001aa8:	62ee      	str	r6, [r5, #44]	; 0x2c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001aaa:	68c5      	ldr	r5, [r0, #12]
 8001aac:	4e16      	ldr	r6, [pc, #88]	; (8001b08 <HAL_DAC_Start_DMA+0xec>)
 8001aae:	632e      	str	r6, [r5, #48]	; 0x30
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8001ab0:	6806      	ldr	r6, [r0, #0]
 8001ab2:	6835      	ldr	r5, [r6, #0]
 8001ab4:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
 8001ab8:	6035      	str	r5, [r6, #0]
    switch(Alignment)
 8001aba:	2c04      	cmp	r4, #4
 8001abc:	d007      	beq.n	8001ace <HAL_DAC_Start_DMA+0xb2>
 8001abe:	2c08      	cmp	r4, #8
 8001ac0:	d008      	beq.n	8001ad4 <HAL_DAC_Start_DMA+0xb8>
 8001ac2:	b10c      	cbz	r4, 8001ac8 <HAL_DAC_Start_DMA+0xac>
  uint32_t tmpreg = 0U;
 8001ac4:	2600      	movs	r6, #0
 8001ac6:	e7cb      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001ac8:	6806      	ldr	r6, [r0, #0]
 8001aca:	3614      	adds	r6, #20
        break;
 8001acc:	e7c8      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001ace:	6806      	ldr	r6, [r0, #0]
 8001ad0:	3618      	adds	r6, #24
        break;
 8001ad2:	e7c5      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001ad4:	6806      	ldr	r6, [r0, #0]
 8001ad6:	361c      	adds	r6, #28
        break;
 8001ad8:	e7c2      	b.n	8001a60 <HAL_DAC_Start_DMA+0x44>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001ada:	6801      	ldr	r1, [r0, #0]
 8001adc:	680a      	ldr	r2, [r1, #0]
 8001ade:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001ae2:	600a      	str	r2, [r1, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001ae4:	4632      	mov	r2, r6
 8001ae6:	4639      	mov	r1, r7
 8001ae8:	68c0      	ldr	r0, [r0, #12]
 8001aea:	f000 f8eb 	bl	8001cc4 <HAL_DMA_Start_IT>
 8001aee:	e7c6      	b.n	8001a7e <HAL_DAC_Start_DMA+0x62>
  __HAL_LOCK(hdac);
 8001af0:	2002      	movs	r0, #2
 8001af2:	e7cd      	b.n	8001a90 <HAL_DAC_Start_DMA+0x74>
 8001af4:	08001a0d 	.word	0x08001a0d
 8001af8:	08001a03 	.word	0x08001a03
 8001afc:	080019eb 	.word	0x080019eb
 8001b00:	08001b7b 	.word	0x08001b7b
 8001b04:	08001b8d 	.word	0x08001b8d
 8001b08:	08001b99 	.word	0x08001b99

08001b0c <HAL_DAC_ConfigChannel>:
{
 8001b0c:	b430      	push	{r4, r5}
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8001b0e:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hdac);
 8001b10:	7943      	ldrb	r3, [r0, #5]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d02c      	beq.n	8001b70 <HAL_DAC_ConfigChannel+0x64>
 8001b16:	2301      	movs	r3, #1
 8001b18:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 8001b1e:	6823      	ldr	r3, [r4, #0]
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8001b20:	4d14      	ldr	r5, [pc, #80]	; (8001b74 <HAL_DAC_ConfigChannel+0x68>)
 8001b22:	42ac      	cmp	r4, r5
 8001b24:	d019      	beq.n	8001b5a <HAL_DAC_ConfigChannel+0x4e>
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8001b26:	f640 75fe 	movw	r5, #4094	; 0xffe
 8001b2a:	4095      	lsls	r5, r2
 8001b2c:	ea23 0505 	bic.w	r5, r3, r5
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8001b30:	680b      	ldr	r3, [r1, #0]
 8001b32:	6889      	ldr	r1, [r1, #8]
 8001b34:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << Channel;
 8001b36:	4093      	lsls	r3, r2
 8001b38:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 8001b3a:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001b3c:	6804      	ldr	r4, [r0, #0]
 8001b3e:	6823      	ldr	r3, [r4, #0]
 8001b40:	21c0      	movs	r1, #192	; 0xc0
 8001b42:	fa01 f202 	lsl.w	r2, r1, r2
 8001b46:	ea23 0202 	bic.w	r2, r3, r2
 8001b4a:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	7103      	strb	r3, [r0, #4]
  __HAL_UNLOCK(hdac);
 8001b50:	2300      	movs	r3, #0
 8001b52:	7143      	strb	r3, [r0, #5]
  return HAL_OK;
 8001b54:	4618      	mov	r0, r3
}
 8001b56:	bc30      	pop	{r4, r5}
 8001b58:	4770      	bx	lr
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8001b5a:	2a00      	cmp	r2, #0
 8001b5c:	d1e3      	bne.n	8001b26 <HAL_DAC_ConfigChannel+0x1a>
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001b5e:	f640 75fe 	movw	r5, #4094	; 0xffe
 8001b62:	4095      	lsls	r5, r2
 8001b64:	ea23 0505 	bic.w	r5, r3, r5
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8001b68:	680b      	ldr	r3, [r1, #0]
 8001b6a:	6849      	ldr	r1, [r1, #4]
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	e7e2      	b.n	8001b36 <HAL_DAC_ConfigChannel+0x2a>
  __HAL_LOCK(hdac);
 8001b70:	2002      	movs	r0, #2
 8001b72:	e7f0      	b.n	8001b56 <HAL_DAC_ConfigChannel+0x4a>
 8001b74:	40007400 	.word	0x40007400

08001b78 <HAL_DACEx_ConvCpltCallbackCh2>:
}
 8001b78:	4770      	bx	lr

08001b7a <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8001b7a:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b7c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8001b7e:	4620      	mov	r0, r4
 8001b80:	f7ff fffa 	bl	8001b78 <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8001b84:	2301      	movs	r3, #1
 8001b86:	7123      	strb	r3, [r4, #4]
}
 8001b88:	bd10      	pop	{r4, pc}

08001b8a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
}
 8001b8a:	4770      	bx	lr

08001b8c <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8001b8c:	b508      	push	{r3, lr}

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8001b8e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001b90:	f7ff fffb 	bl	8001b8a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8001b94:	bd08      	pop	{r3, pc}

08001b96 <HAL_DACEx_ErrorCallbackCh2>:
}
 8001b96:	4770      	bx	lr

08001b98 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8001b98:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b9a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001b9c:	6923      	ldr	r3, [r4, #16]
 8001b9e:	f043 0304 	orr.w	r3, r3, #4
 8001ba2:	6123      	str	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	f7ff fff6 	bl	8001b96 <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8001baa:	2301      	movs	r3, #1
 8001bac:	7123      	strb	r3, [r4, #4]
}
 8001bae:	bd10      	pop	{r4, pc}

08001bb0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
}
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_DAC_IRQHandler>:
{
 8001bb2:	b510      	push	{r4, lr}
 8001bb4:	4604      	mov	r4, r0
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8001bb6:	6803      	ldr	r3, [r0, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001bbe:	d003      	beq.n	8001bc8 <HAL_DAC_IRQHandler+0x16>
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8001bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bc2:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001bc6:	d109      	bne.n	8001bdc <HAL_DAC_IRQHandler+0x2a>
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8001bd0:	d003      	beq.n	8001bda <HAL_DAC_IRQHandler+0x28>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8001bd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bd4:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8001bd8:	d111      	bne.n	8001bfe <HAL_DAC_IRQHandler+0x4c>
}
 8001bda:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8001bdc:	2204      	movs	r2, #4
 8001bde:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8001be0:	6902      	ldr	r2, [r0, #16]
 8001be2:	f042 0201 	orr.w	r2, r2, #1
 8001be6:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8001be8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bec:	635a      	str	r2, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001bee:	6802      	ldr	r2, [r0, #0]
 8001bf0:	6813      	ldr	r3, [r2, #0]
 8001bf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bf6:	6013      	str	r3, [r2, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8001bf8:	f7ff fef6 	bl	80019e8 <HAL_DAC_DMAUnderrunCallbackCh1>
 8001bfc:	e7e4      	b.n	8001bc8 <HAL_DAC_IRQHandler+0x16>
      hdac->State = HAL_DAC_STATE_ERROR;
 8001bfe:	2204      	movs	r2, #4
 8001c00:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8001c02:	6922      	ldr	r2, [r4, #16]
 8001c04:	f042 0202 	orr.w	r2, r2, #2
 8001c08:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8001c0a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001c0e:	635a      	str	r2, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001c10:	6822      	ldr	r2, [r4, #0]
 8001c12:	6813      	ldr	r3, [r2, #0]
 8001c14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c18:	6013      	str	r3, [r2, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	f7ff ffc8 	bl	8001bb0 <HAL_DACEx_DMAUnderrunCallbackCh2>
}
 8001c20:	e7db      	b.n	8001bda <HAL_DAC_IRQHandler+0x28>

08001c22 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c22:	b470      	push	{r4, r5, r6}
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c24:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8001c26:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001c28:	2401      	movs	r4, #1
 8001c2a:	40b4      	lsls	r4, r6
 8001c2c:	606c      	str	r4, [r5, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c2e:	6804      	ldr	r4, [r0, #0]
 8001c30:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c32:	6843      	ldr	r3, [r0, #4]
 8001c34:	2b10      	cmp	r3, #16
 8001c36:	d005      	beq.n	8001c44 <DMA_SetConfig+0x22>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001c38:	6803      	ldr	r3, [r0, #0]
 8001c3a:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001c3c:	6803      	ldr	r3, [r0, #0]
 8001c3e:	60da      	str	r2, [r3, #12]
  }
}
 8001c40:	bc70      	pop	{r4, r5, r6}
 8001c42:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001c44:	6803      	ldr	r3, [r0, #0]
 8001c46:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001c48:	6803      	ldr	r3, [r0, #0]
 8001c4a:	60d9      	str	r1, [r3, #12]
 8001c4c:	e7f8      	b.n	8001c40 <DMA_SetConfig+0x1e>
	...

08001c50 <DMA_CalcBaseAndBitshift>:
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c50:	6802      	ldr	r2, [r0, #0]
 8001c52:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <DMA_CalcBaseAndBitshift+0x18>)
 8001c54:	4413      	add	r3, r2
 8001c56:	4a05      	ldr	r2, [pc, #20]	; (8001c6c <DMA_CalcBaseAndBitshift+0x1c>)
 8001c58:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c62:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <DMA_CalcBaseAndBitshift+0x20>)
 8001c64:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif
}
 8001c66:	4770      	bx	lr
 8001c68:	bffdfff8 	.word	0xbffdfff8
 8001c6c:	cccccccd 	.word	0xcccccccd
 8001c70:	40020000 	.word	0x40020000

08001c74 <HAL_DMA_Init>:
  if(NULL == hdma)
 8001c74:	b320      	cbz	r0, 8001cc0 <HAL_DMA_Init+0x4c>
{ 
 8001c76:	b510      	push	{r4, lr}
 8001c78:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001c80:	6801      	ldr	r1, [r0, #0]
 8001c82:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c84:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001c88:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001c8c:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c8e:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8001c90:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c92:	68e0      	ldr	r0, [r4, #12]
 8001c94:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c96:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c98:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c9a:	6960      	ldr	r0, [r4, #20]
 8001c9c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c9e:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ca0:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ca2:	69e0      	ldr	r0, [r4, #28]
 8001ca4:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001ca6:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8001ca8:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8001caa:	4620      	mov	r0, r4
 8001cac:	f7ff ffd0 	bl	8001c50 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001cba:	f884 0020 	strb.w	r0, [r4, #32]
}  
 8001cbe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cc0:	2001      	movs	r0, #1
}  
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_DMA_Start_IT>:
{
 8001cc4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8001cc6:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001cca:	2c01      	cmp	r4, #1
 8001ccc:	d032      	beq.n	8001d34 <HAL_DMA_Start_IT+0x70>
 8001cce:	2401      	movs	r4, #1
 8001cd0:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001cd4:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8001cd8:	2c01      	cmp	r4, #1
 8001cda:	d004      	beq.n	8001ce6 <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 8001ce2:	2002      	movs	r0, #2
} 
 8001ce4:	bd38      	pop	{r3, r4, r5, pc}
 8001ce6:	4604      	mov	r4, r0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ce8:	2002      	movs	r0, #2
 8001cea:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cee:	2000      	movs	r0, #0
 8001cf0:	63a0      	str	r0, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cf2:	6825      	ldr	r5, [r4, #0]
 8001cf4:	6828      	ldr	r0, [r5, #0]
 8001cf6:	f020 0001 	bic.w	r0, r0, #1
 8001cfa:	6028      	str	r0, [r5, #0]
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cfc:	4620      	mov	r0, r4
 8001cfe:	f7ff ff90 	bl	8001c22 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8001d02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d04:	b15b      	cbz	r3, 8001d1e <HAL_DMA_Start_IT+0x5a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d06:	6822      	ldr	r2, [r4, #0]
 8001d08:	6813      	ldr	r3, [r2, #0]
 8001d0a:	f043 030e 	orr.w	r3, r3, #14
 8001d0e:	6013      	str	r3, [r2, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001d10:	6822      	ldr	r2, [r4, #0]
 8001d12:	6813      	ldr	r3, [r2, #0]
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e7e2      	b.n	8001ce4 <HAL_DMA_Start_IT+0x20>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001d1e:	6822      	ldr	r2, [r4, #0]
 8001d20:	6813      	ldr	r3, [r2, #0]
 8001d22:	f043 030a 	orr.w	r3, r3, #10
 8001d26:	6013      	str	r3, [r2, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d28:	6822      	ldr	r2, [r4, #0]
 8001d2a:	6813      	ldr	r3, [r2, #0]
 8001d2c:	f023 0304 	bic.w	r3, r3, #4
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	e7ed      	b.n	8001d10 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001d34:	2002      	movs	r0, #2
 8001d36:	e7d5      	b.n	8001ce4 <HAL_DMA_Start_IT+0x20>

08001d38 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d38:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d006      	beq.n	8001d4e <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d40:	2304      	movs	r3, #4
 8001d42:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001d44:	2300      	movs	r3, #0
 8001d46:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d4e:	6802      	ldr	r2, [r0, #0]
 8001d50:	6813      	ldr	r3, [r2, #0]
 8001d52:	f023 030e 	bic.w	r3, r3, #14
 8001d56:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d58:	6802      	ldr	r2, [r0, #0]
 8001d5a:	6813      	ldr	r3, [r2, #0]
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d62:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d64:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001d66:	2201      	movs	r2, #1
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY; 
 8001d6e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8001d72:	2300      	movs	r3, #0
 8001d74:	f880 3020 	strb.w	r3, [r0, #32]
  return HAL_OK;
 8001d78:	4618      	mov	r0, r3
}
 8001d7a:	4770      	bx	lr

08001d7c <HAL_DMA_Abort_IT>:
{  
 8001d7c:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d7e:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d003      	beq.n	8001d8e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d86:	2304      	movs	r3, #4
 8001d88:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001d8a:	2001      	movs	r0, #1
}
 8001d8c:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d8e:	6802      	ldr	r2, [r0, #0]
 8001d90:	6813      	ldr	r3, [r2, #0]
 8001d92:	f023 030e 	bic.w	r3, r3, #14
 8001d96:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d98:	6802      	ldr	r2, [r0, #0]
 8001d9a:	6813      	ldr	r3, [r2, #0]
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001da2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001da4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001da6:	2201      	movs	r2, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001dae:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001db2:	2300      	movs	r3, #0
 8001db4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001db8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dba:	b113      	cbz	r3, 8001dc2 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8001dbc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	e7e4      	b.n	8001d8c <HAL_DMA_Abort_IT+0x10>
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	e7e2      	b.n	8001d8c <HAL_DMA_Abort_IT+0x10>

08001dc6 <HAL_DMA_IRQHandler>:
{
 8001dc6:	b538      	push	{r3, r4, r5, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001dc8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001dca:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001dcc:	6804      	ldr	r4, [r0, #0]
 8001dce:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001dd0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	408b      	lsls	r3, r1
 8001dd6:	4213      	tst	r3, r2
 8001dd8:	d013      	beq.n	8001e02 <HAL_DMA_IRQHandler+0x3c>
 8001dda:	f015 0f04 	tst.w	r5, #4
 8001dde:	d010      	beq.n	8001e02 <HAL_DMA_IRQHandler+0x3c>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	f013 0f20 	tst.w	r3, #32
 8001de6:	d103      	bne.n	8001df0 <HAL_DMA_IRQHandler+0x2a>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	f023 0304 	bic.w	r3, r3, #4
 8001dee:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001df0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001df2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001df4:	2304      	movs	r3, #4
 8001df6:	408b      	lsls	r3, r1
 8001df8:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001dfa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001dfc:	b103      	cbz	r3, 8001e00 <HAL_DMA_IRQHandler+0x3a>
  		hdma->XferHalfCpltCallback(hdma);
 8001dfe:	4798      	blx	r3
}  
 8001e00:	bd38      	pop	{r3, r4, r5, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001e02:	2302      	movs	r3, #2
 8001e04:	408b      	lsls	r3, r1
 8001e06:	4213      	tst	r3, r2
 8001e08:	d01a      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x7a>
 8001e0a:	f015 0f02 	tst.w	r5, #2
 8001e0e:	d017      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x7a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e10:	6823      	ldr	r3, [r4, #0]
 8001e12:	f013 0f20 	tst.w	r3, #32
 8001e16:	d106      	bne.n	8001e26 <HAL_DMA_IRQHandler+0x60>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001e18:	6823      	ldr	r3, [r4, #0]
 8001e1a:	f023 030a 	bic.w	r3, r3, #10
 8001e1e:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001e26:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001e28:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	408b      	lsls	r3, r1
 8001e2e:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8001e30:	2300      	movs	r3, #0
 8001e32:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001e36:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0e1      	beq.n	8001e00 <HAL_DMA_IRQHandler+0x3a>
  		hdma->XferCpltCallback(hdma);
 8001e3c:	4798      	blx	r3
 8001e3e:	e7df      	b.n	8001e00 <HAL_DMA_IRQHandler+0x3a>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e40:	2308      	movs	r3, #8
 8001e42:	fa03 f101 	lsl.w	r1, r3, r1
 8001e46:	4211      	tst	r1, r2
 8001e48:	d0da      	beq.n	8001e00 <HAL_DMA_IRQHandler+0x3a>
 8001e4a:	f015 0f08 	tst.w	r5, #8
 8001e4e:	d0d7      	beq.n	8001e00 <HAL_DMA_IRQHandler+0x3a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	f023 030e 	bic.w	r3, r3, #14
 8001e56:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e58:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001e5a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	fa03 f202 	lsl.w	r2, r3, r2
 8001e62:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e64:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001e66:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001e70:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d0c4      	beq.n	8001e00 <HAL_DMA_IRQHandler+0x3a>
    	hdma->XferErrorCallback(hdma);
 8001e76:	4798      	blx	r3
}  
 8001e78:	e7c2      	b.n	8001e00 <HAL_DMA_IRQHandler+0x3a>
	...

08001e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e7c:	b4f0      	push	{r4, r5, r6, r7}
 8001e7e:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
 8001e80:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e82:	e036      	b.n	8001ef2 <HAL_GPIO_Init+0x76>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e84:	2403      	movs	r4, #3
 8001e86:	e000      	b.n	8001e8a <HAL_GPIO_Init+0xe>
 8001e88:	2400      	movs	r4, #0
 8001e8a:	40b4      	lsls	r4, r6
 8001e8c:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e8e:	3502      	adds	r5, #2
 8001e90:	4e58      	ldr	r6, [pc, #352]	; (8001ff4 <HAL_GPIO_Init+0x178>)
 8001e92:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e96:	4c58      	ldr	r4, [pc, #352]	; (8001ff8 <HAL_GPIO_Init+0x17c>)
 8001e98:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001e9a:	43d4      	mvns	r4, r2
 8001e9c:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ea0:	684f      	ldr	r7, [r1, #4]
 8001ea2:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001ea6:	d001      	beq.n	8001eac <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8001ea8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001eac:	4d52      	ldr	r5, [pc, #328]	; (8001ff8 <HAL_GPIO_Init+0x17c>)
 8001eae:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001eb0:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001eb2:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eb6:	684f      	ldr	r7, [r1, #4]
 8001eb8:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001ebc:	d001      	beq.n	8001ec2 <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8001ebe:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8001ec2:	4d4d      	ldr	r5, [pc, #308]	; (8001ff8 <HAL_GPIO_Init+0x17c>)
 8001ec4:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ec6:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8001ec8:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ecc:	684f      	ldr	r7, [r1, #4]
 8001ece:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001ed2:	d001      	beq.n	8001ed8 <HAL_GPIO_Init+0x5c>
        {
          temp |= iocurrent;
 8001ed4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001ed8:	4d47      	ldr	r5, [pc, #284]	; (8001ff8 <HAL_GPIO_Init+0x17c>)
 8001eda:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001edc:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001ede:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee0:	684e      	ldr	r6, [r1, #4]
 8001ee2:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001ee6:	d001      	beq.n	8001eec <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8001ee8:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001eec:	4a42      	ldr	r2, [pc, #264]	; (8001ff8 <HAL_GPIO_Init+0x17c>)
 8001eee:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8001ef0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef2:	680a      	ldr	r2, [r1, #0]
 8001ef4:	fa32 f403 	lsrs.w	r4, r2, r3
 8001ef8:	d078      	beq.n	8001fec <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001efa:	2401      	movs	r4, #1
 8001efc:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8001efe:	4022      	ands	r2, r4
 8001f00:	d0f6      	beq.n	8001ef0 <HAL_GPIO_Init+0x74>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f02:	684d      	ldr	r5, [r1, #4]
 8001f04:	2d02      	cmp	r5, #2
 8001f06:	d001      	beq.n	8001f0c <HAL_GPIO_Init+0x90>
 8001f08:	2d12      	cmp	r5, #18
 8001f0a:	d110      	bne.n	8001f2e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3u];
 8001f0c:	08de      	lsrs	r6, r3, #3
 8001f0e:	3608      	adds	r6, #8
 8001f10:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f14:	f003 0507 	and.w	r5, r3, #7
 8001f18:	00af      	lsls	r7, r5, #2
 8001f1a:	250f      	movs	r5, #15
 8001f1c:	40bd      	lsls	r5, r7
 8001f1e:	ea2c 0c05 	bic.w	ip, ip, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f22:	690d      	ldr	r5, [r1, #16]
 8001f24:	40bd      	lsls	r5, r7
 8001f26:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001f2a:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8001f2e:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f30:	005f      	lsls	r7, r3, #1
 8001f32:	2503      	movs	r5, #3
 8001f34:	40bd      	lsls	r5, r7
 8001f36:	43ed      	mvns	r5, r5
 8001f38:	ea05 0c06 	and.w	ip, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f3c:	684e      	ldr	r6, [r1, #4]
 8001f3e:	f006 0603 	and.w	r6, r6, #3
 8001f42:	40be      	lsls	r6, r7
 8001f44:	ea46 060c 	orr.w	r6, r6, ip
      GPIOx->MODER = temp;
 8001f48:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f4a:	684e      	ldr	r6, [r1, #4]
 8001f4c:	f106 3cff 	add.w	ip, r6, #4294967295
 8001f50:	f1bc 0f01 	cmp.w	ip, #1
 8001f54:	d903      	bls.n	8001f5e <HAL_GPIO_Init+0xe2>
 8001f56:	2e11      	cmp	r6, #17
 8001f58:	d001      	beq.n	8001f5e <HAL_GPIO_Init+0xe2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f5a:	2e12      	cmp	r6, #18
 8001f5c:	d110      	bne.n	8001f80 <HAL_GPIO_Init+0x104>
        temp = GPIOx->OSPEEDR;
 8001f5e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f60:	ea05 0c06 	and.w	ip, r5, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f64:	68ce      	ldr	r6, [r1, #12]
 8001f66:	40be      	lsls	r6, r7
 8001f68:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 8001f6c:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001f6e:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f70:	ea26 0404 	bic.w	r4, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001f74:	684e      	ldr	r6, [r1, #4]
 8001f76:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001f7a:	409e      	lsls	r6, r3
 8001f7c:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8001f7e:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001f80:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f82:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f84:	688c      	ldr	r4, [r1, #8]
 8001f86:	40bc      	lsls	r4, r7
 8001f88:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001f8a:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f8c:	684c      	ldr	r4, [r1, #4]
 8001f8e:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001f92:	d0ad      	beq.n	8001ef0 <HAL_GPIO_Init+0x74>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f94:	4c19      	ldr	r4, [pc, #100]	; (8001ffc <HAL_GPIO_Init+0x180>)
 8001f96:	69a5      	ldr	r5, [r4, #24]
 8001f98:	f045 0501 	orr.w	r5, r5, #1
 8001f9c:	61a5      	str	r5, [r4, #24]
 8001f9e:	69a4      	ldr	r4, [r4, #24]
 8001fa0:	f004 0401 	and.w	r4, r4, #1
 8001fa4:	9401      	str	r4, [sp, #4]
 8001fa6:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001fa8:	089d      	lsrs	r5, r3, #2
 8001faa:	1cae      	adds	r6, r5, #2
 8001fac:	4c11      	ldr	r4, [pc, #68]	; (8001ff4 <HAL_GPIO_Init+0x178>)
 8001fae:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fb2:	f003 0403 	and.w	r4, r3, #3
 8001fb6:	00a6      	lsls	r6, r4, #2
 8001fb8:	240f      	movs	r4, #15
 8001fba:	40b4      	lsls	r4, r6
 8001fbc:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fc0:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001fc4:	f43f af60 	beq.w	8001e88 <HAL_GPIO_Init+0xc>
 8001fc8:	4c0d      	ldr	r4, [pc, #52]	; (8002000 <HAL_GPIO_Init+0x184>)
 8001fca:	42a0      	cmp	r0, r4
 8001fcc:	d00a      	beq.n	8001fe4 <HAL_GPIO_Init+0x168>
 8001fce:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001fd2:	42a0      	cmp	r0, r4
 8001fd4:	d008      	beq.n	8001fe8 <HAL_GPIO_Init+0x16c>
 8001fd6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001fda:	42a0      	cmp	r0, r4
 8001fdc:	f43f af52 	beq.w	8001e84 <HAL_GPIO_Init+0x8>
 8001fe0:	2405      	movs	r4, #5
 8001fe2:	e752      	b.n	8001e8a <HAL_GPIO_Init+0xe>
 8001fe4:	2401      	movs	r4, #1
 8001fe6:	e750      	b.n	8001e8a <HAL_GPIO_Init+0xe>
 8001fe8:	2402      	movs	r4, #2
 8001fea:	e74e      	b.n	8001e8a <HAL_GPIO_Init+0xe>
  }
}
 8001fec:	b002      	add	sp, #8
 8001fee:	bcf0      	pop	{r4, r5, r6, r7}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	40010000 	.word	0x40010000
 8001ff8:	40010400 	.word	0x40010400
 8001ffc:	40021000 	.word	0x40021000
 8002000:	48000400 	.word	0x48000400

08002004 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002004:	b90a      	cbnz	r2, 800200a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002006:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002008:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800200a:	6181      	str	r1, [r0, #24]
 800200c:	4770      	bx	lr

0800200e <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800200e:	4770      	bx	lr

08002010 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002010:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002012:	4b05      	ldr	r3, [pc, #20]	; (8002028 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	4203      	tst	r3, r0
 8002018:	d100      	bne.n	800201c <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 800201a:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800201c:	4b02      	ldr	r3, [pc, #8]	; (8002028 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800201e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002020:	f7ff fff5 	bl	800200e <HAL_GPIO_EXTI_Callback>
}
 8002024:	e7f9      	b.n	800201a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002026:	bf00      	nop
 8002028:	40010400 	.word	0x40010400

0800202c <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800202c:	2800      	cmp	r0, #0
 800202e:	f000 830d 	beq.w	800264c <HAL_RCC_OscConfig+0x620>
{
 8002032:	b570      	push	{r4, r5, r6, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002038:	6803      	ldr	r3, [r0, #0]
 800203a:	f013 0f01 	tst.w	r3, #1
 800203e:	d03b      	beq.n	80020b8 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002040:	4bb5      	ldr	r3, [pc, #724]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 030c 	and.w	r3, r3, #12
 8002048:	2b04      	cmp	r3, #4
 800204a:	d01e      	beq.n	800208a <HAL_RCC_OscConfig+0x5e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800204c:	4bb2      	ldr	r3, [pc, #712]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b08      	cmp	r3, #8
 8002056:	d013      	beq.n	8002080 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002058:	6863      	ldr	r3, [r4, #4]
 800205a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800205e:	d068      	beq.n	8002132 <HAL_RCC_OscConfig+0x106>
 8002060:	2b00      	cmp	r3, #0
 8002062:	f040 8092 	bne.w	800218a <HAL_RCC_OscConfig+0x15e>
 8002066:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800206a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	e05d      	b.n	800213c <HAL_RCC_OscConfig+0x110>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002080:	4ba5      	ldr	r3, [pc, #660]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002088:	d0e6      	beq.n	8002058 <HAL_RCC_OscConfig+0x2c>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800208e:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002092:	4ba1      	ldr	r3, [pc, #644]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002094:	6819      	ldr	r1, [r3, #0]
 8002096:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	fab3 f383 	clz	r3, r3
 80020a2:	f003 031f 	and.w	r3, r3, #31
 80020a6:	2201      	movs	r2, #1
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	420b      	tst	r3, r1
 80020ae:	d003      	beq.n	80020b8 <HAL_RCC_OscConfig+0x8c>
 80020b0:	6863      	ldr	r3, [r4, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 82cc 	beq.w	8002650 <HAL_RCC_OscConfig+0x624>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020b8:	6823      	ldr	r3, [r4, #0]
 80020ba:	f013 0f02 	tst.w	r3, #2
 80020be:	f000 80c6 	beq.w	800224e <HAL_RCC_OscConfig+0x222>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020c2:	4b95      	ldr	r3, [pc, #596]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f013 0f0c 	tst.w	r3, #12
 80020ca:	f000 809c 	beq.w	8002206 <HAL_RCC_OscConfig+0x1da>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80020ce:	4b92      	ldr	r3, [pc, #584]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 030c 	and.w	r3, r3, #12
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	f000 808f 	beq.w	80021fa <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020dc:	6923      	ldr	r3, [r4, #16]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 80f3 	beq.w	80022ca <HAL_RCC_OscConfig+0x29e>
 80020e4:	2201      	movs	r2, #1
 80020e6:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020ea:	fab3 f383 	clz	r3, r3
 80020ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020f2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7ff fbc7 	bl	800188c <HAL_GetTick>
 80020fe:	4605      	mov	r5, r0
 8002100:	2302      	movs	r3, #2
 8002102:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002106:	4b84      	ldr	r3, [pc, #528]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002108:	6819      	ldr	r1, [r3, #0]
 800210a:	2302      	movs	r3, #2
 800210c:	fa93 f3a3 	rbit	r3, r3
 8002110:	fab3 f383 	clz	r3, r3
 8002114:	f003 031f 	and.w	r3, r3, #31
 8002118:	2201      	movs	r2, #1
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	420b      	tst	r3, r1
 8002120:	f040 80c4 	bne.w	80022ac <HAL_RCC_OscConfig+0x280>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002124:	f7ff fbb2 	bl	800188c <HAL_GetTick>
 8002128:	1b40      	subs	r0, r0, r5
 800212a:	2802      	cmp	r0, #2
 800212c:	d9e8      	bls.n	8002100 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 800212e:	2003      	movs	r0, #3
 8002130:	e295      	b.n	800265e <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002132:	4a79      	ldr	r2, [pc, #484]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002134:	6813      	ldr	r3, [r2, #0]
 8002136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800213a:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800213c:	4a76      	ldr	r2, [pc, #472]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 800213e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002140:	f023 030f 	bic.w	r3, r3, #15
 8002144:	68a1      	ldr	r1, [r4, #8]
 8002146:	430b      	orrs	r3, r1
 8002148:	62d3      	str	r3, [r2, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800214a:	6863      	ldr	r3, [r4, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d036      	beq.n	80021be <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 8002150:	f7ff fb9c 	bl	800188c <HAL_GetTick>
 8002154:	4605      	mov	r5, r0
 8002156:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800215a:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215e:	4b6e      	ldr	r3, [pc, #440]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002160:	6819      	ldr	r1, [r3, #0]
 8002162:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002166:	fa93 f3a3 	rbit	r3, r3
 800216a:	fab3 f383 	clz	r3, r3
 800216e:	f003 031f 	and.w	r3, r3, #31
 8002172:	2201      	movs	r2, #1
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	420b      	tst	r3, r1
 800217a:	d19d      	bne.n	80020b8 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217c:	f7ff fb86 	bl	800188c <HAL_GetTick>
 8002180:	1b40      	subs	r0, r0, r5
 8002182:	2864      	cmp	r0, #100	; 0x64
 8002184:	d9e7      	bls.n	8002156 <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 8002186:	2003      	movs	r0, #3
 8002188:	e269      	b.n	800265e <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800218a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800218e:	d009      	beq.n	80021a4 <HAL_RCC_OscConfig+0x178>
 8002190:	4b61      	ldr	r3, [pc, #388]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	e7cb      	b.n	800213c <HAL_RCC_OscConfig+0x110>
 80021a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021a8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	e7be      	b.n	800213c <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 80021be:	f7ff fb65 	bl	800188c <HAL_GetTick>
 80021c2:	4605      	mov	r5, r0
 80021c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021c8:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021cc:	4b52      	ldr	r3, [pc, #328]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 80021ce:	6819      	ldr	r1, [r3, #0]
 80021d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021d4:	fa93 f3a3 	rbit	r3, r3
 80021d8:	fab3 f383 	clz	r3, r3
 80021dc:	f003 031f 	and.w	r3, r3, #31
 80021e0:	2201      	movs	r2, #1
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	420b      	tst	r3, r1
 80021e8:	f43f af66 	beq.w	80020b8 <HAL_RCC_OscConfig+0x8c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ec:	f7ff fb4e 	bl	800188c <HAL_GetTick>
 80021f0:	1b40      	subs	r0, r0, r5
 80021f2:	2864      	cmp	r0, #100	; 0x64
 80021f4:	d9e6      	bls.n	80021c4 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 80021f6:	2003      	movs	r0, #3
 80021f8:	e231      	b.n	800265e <HAL_RCC_OscConfig+0x632>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021fa:	4b47      	ldr	r3, [pc, #284]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002202:	f47f af6b 	bne.w	80020dc <HAL_RCC_OscConfig+0xb0>
 8002206:	2302      	movs	r3, #2
 8002208:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220c:	4b42      	ldr	r3, [pc, #264]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 800220e:	6819      	ldr	r1, [r3, #0]
 8002210:	2302      	movs	r3, #2
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	fab3 f383 	clz	r3, r3
 800221a:	f003 031f 	and.w	r3, r3, #31
 800221e:	2201      	movs	r2, #1
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	420b      	tst	r3, r1
 8002226:	d004      	beq.n	8002232 <HAL_RCC_OscConfig+0x206>
 8002228:	6923      	ldr	r3, [r4, #16]
 800222a:	4293      	cmp	r3, r2
 800222c:	d001      	beq.n	8002232 <HAL_RCC_OscConfig+0x206>
        return HAL_ERROR;
 800222e:	2001      	movs	r0, #1
 8002230:	e215      	b.n	800265e <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002232:	4839      	ldr	r0, [pc, #228]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002234:	6803      	ldr	r3, [r0, #0]
 8002236:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800223a:	6961      	ldr	r1, [r4, #20]
 800223c:	22f8      	movs	r2, #248	; 0xf8
 800223e:	fa92 f2a2 	rbit	r2, r2
 8002242:	fab2 f282 	clz	r2, r2
 8002246:	fa01 f202 	lsl.w	r2, r1, r2
 800224a:	4313      	orrs	r3, r2
 800224c:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800224e:	6823      	ldr	r3, [r4, #0]
 8002250:	f013 0f08 	tst.w	r3, #8
 8002254:	f000 808c 	beq.w	8002370 <HAL_RCC_OscConfig+0x344>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002258:	69a3      	ldr	r3, [r4, #24]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d060      	beq.n	8002320 <HAL_RCC_OscConfig+0x2f4>
 800225e:	2101      	movs	r1, #1
 8002260:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002264:	fab2 f282 	clz	r2, r2
 8002268:	4b2c      	ldr	r3, [pc, #176]	; (800231c <HAL_RCC_OscConfig+0x2f0>)
 800226a:	4413      	add	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002270:	f7ff fb0c 	bl	800188c <HAL_GetTick>
 8002274:	4605      	mov	r5, r0
 8002276:	2302      	movs	r3, #2
 8002278:	fa93 f2a3 	rbit	r2, r3
 800227c:	fa93 f2a3 	rbit	r2, r3
 8002280:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002284:	4a24      	ldr	r2, [pc, #144]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 8002286:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002288:	fa93 f3a3 	rbit	r3, r3
 800228c:	fab3 f383 	clz	r3, r3
 8002290:	f003 031f 	and.w	r3, r3, #31
 8002294:	2201      	movs	r2, #1
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	420b      	tst	r3, r1
 800229c:	d168      	bne.n	8002370 <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800229e:	f7ff faf5 	bl	800188c <HAL_GetTick>
 80022a2:	1b40      	subs	r0, r0, r5
 80022a4:	2802      	cmp	r0, #2
 80022a6:	d9e6      	bls.n	8002276 <HAL_RCC_OscConfig+0x24a>
        {
          return HAL_TIMEOUT;
 80022a8:	2003      	movs	r0, #3
 80022aa:	e1d8      	b.n	800265e <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ac:	481a      	ldr	r0, [pc, #104]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 80022ae:	6803      	ldr	r3, [r0, #0]
 80022b0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80022b4:	6961      	ldr	r1, [r4, #20]
 80022b6:	22f8      	movs	r2, #248	; 0xf8
 80022b8:	fa92 f2a2 	rbit	r2, r2
 80022bc:	fab2 f282 	clz	r2, r2
 80022c0:	fa01 f202 	lsl.w	r2, r1, r2
 80022c4:	4313      	orrs	r3, r2
 80022c6:	6003      	str	r3, [r0, #0]
 80022c8:	e7c1      	b.n	800224e <HAL_RCC_OscConfig+0x222>
 80022ca:	2301      	movs	r3, #1
 80022cc:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 80022d0:	fab3 f383 	clz	r3, r3
 80022d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80022d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80022e2:	f7ff fad3 	bl	800188c <HAL_GetTick>
 80022e6:	4605      	mov	r5, r0
 80022e8:	2302      	movs	r3, #2
 80022ea:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ee:	4b0a      	ldr	r3, [pc, #40]	; (8002318 <HAL_RCC_OscConfig+0x2ec>)
 80022f0:	6819      	ldr	r1, [r3, #0]
 80022f2:	2302      	movs	r3, #2
 80022f4:	fa93 f3a3 	rbit	r3, r3
 80022f8:	fab3 f383 	clz	r3, r3
 80022fc:	f003 031f 	and.w	r3, r3, #31
 8002300:	2201      	movs	r2, #1
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	420b      	tst	r3, r1
 8002308:	d0a1      	beq.n	800224e <HAL_RCC_OscConfig+0x222>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800230a:	f7ff fabf 	bl	800188c <HAL_GetTick>
 800230e:	1b40      	subs	r0, r0, r5
 8002310:	2802      	cmp	r0, #2
 8002312:	d9e9      	bls.n	80022e8 <HAL_RCC_OscConfig+0x2bc>
            return HAL_TIMEOUT;
 8002314:	2003      	movs	r0, #3
 8002316:	e1a2      	b.n	800265e <HAL_RCC_OscConfig+0x632>
 8002318:	40021000 	.word	0x40021000
 800231c:	10908120 	.word	0x10908120
 8002320:	2201      	movs	r2, #1
 8002322:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002326:	fab2 f282 	clz	r2, r2
 800232a:	4bbc      	ldr	r3, [pc, #752]	; (800261c <HAL_RCC_OscConfig+0x5f0>)
 800232c:	4413      	add	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002334:	f7ff faaa 	bl	800188c <HAL_GetTick>
 8002338:	4605      	mov	r5, r0
 800233a:	2302      	movs	r3, #2
 800233c:	fa93 f2a3 	rbit	r2, r3
 8002340:	fa93 f2a3 	rbit	r2, r3
 8002344:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002348:	4ab5      	ldr	r2, [pc, #724]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 800234a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800234c:	fa93 f3a3 	rbit	r3, r3
 8002350:	fab3 f383 	clz	r3, r3
 8002354:	f003 031f 	and.w	r3, r3, #31
 8002358:	2201      	movs	r2, #1
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	420b      	tst	r3, r1
 8002360:	d006      	beq.n	8002370 <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002362:	f7ff fa93 	bl	800188c <HAL_GetTick>
 8002366:	1b40      	subs	r0, r0, r5
 8002368:	2802      	cmp	r0, #2
 800236a:	d9e6      	bls.n	800233a <HAL_RCC_OscConfig+0x30e>
        {
          return HAL_TIMEOUT;
 800236c:	2003      	movs	r0, #3
 800236e:	e176      	b.n	800265e <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002370:	6823      	ldr	r3, [r4, #0]
 8002372:	f013 0f04 	tst.w	r3, #4
 8002376:	f000 80b3 	beq.w	80024e0 <HAL_RCC_OscConfig+0x4b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800237a:	4ba9      	ldr	r3, [pc, #676]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002382:	d120      	bne.n	80023c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002384:	4ba6      	ldr	r3, [pc, #664]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002386:	69da      	ldr	r2, [r3, #28]
 8002388:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800238c:	61da      	str	r2, [r3, #28]
 800238e:	69db      	ldr	r3, [r3, #28]
 8002390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002398:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239a:	4ba2      	ldr	r3, [pc, #648]	; (8002624 <HAL_RCC_OscConfig+0x5f8>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023a2:	d012      	beq.n	80023ca <HAL_RCC_OscConfig+0x39e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a4:	68e3      	ldr	r3, [r4, #12]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d023      	beq.n	80023f2 <HAL_RCC_OscConfig+0x3c6>
 80023aa:	bb73      	cbnz	r3, 800240a <HAL_RCC_OscConfig+0x3de>
 80023ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80023b0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80023b4:	6a1a      	ldr	r2, [r3, #32]
 80023b6:	f022 0201 	bic.w	r2, r2, #1
 80023ba:	621a      	str	r2, [r3, #32]
 80023bc:	6a1a      	ldr	r2, [r3, #32]
 80023be:	f022 0204 	bic.w	r2, r2, #4
 80023c2:	621a      	str	r2, [r3, #32]
 80023c4:	e01a      	b.n	80023fc <HAL_RCC_OscConfig+0x3d0>
    FlagStatus       pwrclkchanged = RESET;
 80023c6:	2500      	movs	r5, #0
 80023c8:	e7e7      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ca:	4a96      	ldr	r2, [pc, #600]	; (8002624 <HAL_RCC_OscConfig+0x5f8>)
 80023cc:	6813      	ldr	r3, [r2, #0]
 80023ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80023d4:	f7ff fa5a 	bl	800188c <HAL_GetTick>
 80023d8:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023da:	4b92      	ldr	r3, [pc, #584]	; (8002624 <HAL_RCC_OscConfig+0x5f8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023e2:	d1df      	bne.n	80023a4 <HAL_RCC_OscConfig+0x378>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e4:	f7ff fa52 	bl	800188c <HAL_GetTick>
 80023e8:	1b80      	subs	r0, r0, r6
 80023ea:	2864      	cmp	r0, #100	; 0x64
 80023ec:	d9f5      	bls.n	80023da <HAL_RCC_OscConfig+0x3ae>
          return HAL_TIMEOUT;
 80023ee:	2003      	movs	r0, #3
 80023f0:	e135      	b.n	800265e <HAL_RCC_OscConfig+0x632>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023f2:	4a8b      	ldr	r2, [pc, #556]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 80023f4:	6a13      	ldr	r3, [r2, #32]
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023fc:	68e3      	ldr	r3, [r4, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d041      	beq.n	8002486 <HAL_RCC_OscConfig+0x45a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002402:	f7ff fa43 	bl	800188c <HAL_GetTick>
 8002406:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002408:	e02b      	b.n	8002462 <HAL_RCC_OscConfig+0x436>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800240a:	2b05      	cmp	r3, #5
 800240c:	d009      	beq.n	8002422 <HAL_RCC_OscConfig+0x3f6>
 800240e:	4b84      	ldr	r3, [pc, #528]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002410:	6a1a      	ldr	r2, [r3, #32]
 8002412:	f022 0201 	bic.w	r2, r2, #1
 8002416:	621a      	str	r2, [r3, #32]
 8002418:	6a1a      	ldr	r2, [r3, #32]
 800241a:	f022 0204 	bic.w	r2, r2, #4
 800241e:	621a      	str	r2, [r3, #32]
 8002420:	e7ec      	b.n	80023fc <HAL_RCC_OscConfig+0x3d0>
 8002422:	4b7f      	ldr	r3, [pc, #508]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002424:	6a1a      	ldr	r2, [r3, #32]
 8002426:	f042 0204 	orr.w	r2, r2, #4
 800242a:	621a      	str	r2, [r3, #32]
 800242c:	6a1a      	ldr	r2, [r3, #32]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	621a      	str	r2, [r3, #32]
 8002434:	e7e2      	b.n	80023fc <HAL_RCC_OscConfig+0x3d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002436:	4b7a      	ldr	r3, [pc, #488]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002438:	6a19      	ldr	r1, [r3, #32]
 800243a:	2302      	movs	r3, #2
 800243c:	fa93 f3a3 	rbit	r3, r3
 8002440:	fab3 f383 	clz	r3, r3
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	2201      	movs	r2, #1
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	4219      	tst	r1, r3
 8002450:	d145      	bne.n	80024de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002452:	f7ff fa1b 	bl	800188c <HAL_GetTick>
 8002456:	1b80      	subs	r0, r0, r6
 8002458:	f241 3388 	movw	r3, #5000	; 0x1388
 800245c:	4298      	cmp	r0, r3
 800245e:	f200 80f9 	bhi.w	8002654 <HAL_RCC_OscConfig+0x628>
 8002462:	2302      	movs	r3, #2
 8002464:	fa93 f2a3 	rbit	r2, r3
 8002468:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800246c:	fab3 f383 	clz	r3, r3
 8002470:	095b      	lsrs	r3, r3, #5
 8002472:	f043 0302 	orr.w	r3, r3, #2
 8002476:	2b02      	cmp	r3, #2
 8002478:	d0dd      	beq.n	8002436 <HAL_RCC_OscConfig+0x40a>
 800247a:	2302      	movs	r3, #2
 800247c:	fa93 f3a3 	rbit	r3, r3
 8002480:	4b67      	ldr	r3, [pc, #412]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002482:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002484:	e7d9      	b.n	800243a <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002486:	f7ff fa01 	bl	800188c <HAL_GetTick>
 800248a:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800248c:	e015      	b.n	80024ba <HAL_RCC_OscConfig+0x48e>
 800248e:	4b64      	ldr	r3, [pc, #400]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002490:	6a19      	ldr	r1, [r3, #32]
 8002492:	2302      	movs	r3, #2
 8002494:	fa93 f3a3 	rbit	r3, r3
 8002498:	fab3 f383 	clz	r3, r3
 800249c:	f003 031f 	and.w	r3, r3, #31
 80024a0:	2201      	movs	r2, #1
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	4219      	tst	r1, r3
 80024a8:	d019      	beq.n	80024de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024aa:	f7ff f9ef 	bl	800188c <HAL_GetTick>
 80024ae:	1b80      	subs	r0, r0, r6
 80024b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80024b4:	4298      	cmp	r0, r3
 80024b6:	f200 80cf 	bhi.w	8002658 <HAL_RCC_OscConfig+0x62c>
 80024ba:	2302      	movs	r3, #2
 80024bc:	fa93 f2a3 	rbit	r2, r3
 80024c0:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c4:	fab3 f383 	clz	r3, r3
 80024c8:	095b      	lsrs	r3, r3, #5
 80024ca:	f043 0302 	orr.w	r3, r3, #2
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d0dd      	beq.n	800248e <HAL_RCC_OscConfig+0x462>
 80024d2:	2302      	movs	r3, #2
 80024d4:	fa93 f3a3 	rbit	r3, r3
 80024d8:	4b51      	ldr	r3, [pc, #324]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 80024da:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80024dc:	e7d9      	b.n	8002492 <HAL_RCC_OscConfig+0x466>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024de:	bbb5      	cbnz	r5, 800254e <HAL_RCC_OscConfig+0x522>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e0:	69e3      	ldr	r3, [r4, #28]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 80ba 	beq.w	800265c <HAL_RCC_OscConfig+0x630>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024e8:	4a4d      	ldr	r2, [pc, #308]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 80024ea:	6852      	ldr	r2, [r2, #4]
 80024ec:	f002 020c 	and.w	r2, r2, #12
 80024f0:	2a08      	cmp	r2, #8
 80024f2:	f000 8099 	beq.w	8002628 <HAL_RCC_OscConfig+0x5fc>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d02f      	beq.n	800255a <HAL_RCC_OscConfig+0x52e>
 80024fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024fe:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002502:	fab3 f383 	clz	r3, r3
 8002506:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800250a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7ff f9ba 	bl	800188c <HAL_GetTick>
 8002518:	4604      	mov	r4, r0
 800251a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800251e:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002522:	4b3f      	ldr	r3, [pc, #252]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002524:	6819      	ldr	r1, [r3, #0]
 8002526:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	fab3 f383 	clz	r3, r3
 8002532:	f003 031f 	and.w	r3, r3, #31
 8002536:	2201      	movs	r2, #1
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	4219      	tst	r1, r3
 800253e:	d06b      	beq.n	8002618 <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002540:	f7ff f9a4 	bl	800188c <HAL_GetTick>
 8002544:	1b00      	subs	r0, r0, r4
 8002546:	2802      	cmp	r0, #2
 8002548:	d9e7      	bls.n	800251a <HAL_RCC_OscConfig+0x4ee>
          {
            return HAL_TIMEOUT;
 800254a:	2003      	movs	r0, #3
 800254c:	e087      	b.n	800265e <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PWR_CLK_DISABLE();
 800254e:	4a34      	ldr	r2, [pc, #208]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002550:	69d3      	ldr	r3, [r2, #28]
 8002552:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002556:	61d3      	str	r3, [r2, #28]
 8002558:	e7c2      	b.n	80024e0 <HAL_RCC_OscConfig+0x4b4>
 800255a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800255e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002562:	fab3 f383 	clz	r3, r3
 8002566:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800256a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002574:	f7ff f98a 	bl	800188c <HAL_GetTick>
 8002578:	4605      	mov	r5, r0
 800257a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800257e:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002582:	4b27      	ldr	r3, [pc, #156]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 8002584:	6819      	ldr	r1, [r3, #0]
 8002586:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800258a:	fa93 f3a3 	rbit	r3, r3
 800258e:	fab3 f383 	clz	r3, r3
 8002592:	f003 031f 	and.w	r3, r3, #31
 8002596:	2201      	movs	r2, #1
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	4219      	tst	r1, r3
 800259e:	d006      	beq.n	80025ae <HAL_RCC_OscConfig+0x582>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a0:	f7ff f974 	bl	800188c <HAL_GetTick>
 80025a4:	1b40      	subs	r0, r0, r5
 80025a6:	2802      	cmp	r0, #2
 80025a8:	d9e7      	bls.n	800257a <HAL_RCC_OscConfig+0x54e>
            return HAL_TIMEOUT;
 80025aa:	2003      	movs	r0, #3
 80025ac:	e057      	b.n	800265e <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ae:	491c      	ldr	r1, [pc, #112]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 80025b0:	684b      	ldr	r3, [r1, #4]
 80025b2:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80025b6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025b8:	6a20      	ldr	r0, [r4, #32]
 80025ba:	4302      	orrs	r2, r0
 80025bc:	4313      	orrs	r3, r2
 80025be:	604b      	str	r3, [r1, #4]
 80025c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025c4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80025c8:	fab3 f383 	clz	r3, r3
 80025cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	2201      	movs	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025da:	f7ff f957 	bl	800188c <HAL_GetTick>
 80025de:	4604      	mov	r4, r0
 80025e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025e4:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025e8:	4b0d      	ldr	r3, [pc, #52]	; (8002620 <HAL_RCC_OscConfig+0x5f4>)
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025f0:	fa93 f3a3 	rbit	r3, r3
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	f003 031f 	and.w	r3, r3, #31
 80025fc:	2201      	movs	r2, #1
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	4219      	tst	r1, r3
 8002604:	d106      	bne.n	8002614 <HAL_RCC_OscConfig+0x5e8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002606:	f7ff f941 	bl	800188c <HAL_GetTick>
 800260a:	1b00      	subs	r0, r0, r4
 800260c:	2802      	cmp	r0, #2
 800260e:	d9e7      	bls.n	80025e0 <HAL_RCC_OscConfig+0x5b4>
            return HAL_TIMEOUT;
 8002610:	2003      	movs	r0, #3
 8002612:	e024      	b.n	800265e <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }

  return HAL_OK;
 8002614:	2000      	movs	r0, #0
 8002616:	e022      	b.n	800265e <HAL_RCC_OscConfig+0x632>
 8002618:	2000      	movs	r0, #0
 800261a:	e020      	b.n	800265e <HAL_RCC_OscConfig+0x632>
 800261c:	10908120 	.word	0x10908120
 8002620:	40021000 	.word	0x40021000
 8002624:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002628:	2b01      	cmp	r3, #1
 800262a:	d01a      	beq.n	8002662 <HAL_RCC_OscConfig+0x636>
        pll_config = RCC->CFGR;
 800262c:	4b0f      	ldr	r3, [pc, #60]	; (800266c <HAL_RCC_OscConfig+0x640>)
 800262e:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002630:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002634:	6a22      	ldr	r2, [r4, #32]
 8002636:	4291      	cmp	r1, r2
 8002638:	d001      	beq.n	800263e <HAL_RCC_OscConfig+0x612>
          return HAL_ERROR;
 800263a:	2001      	movs	r0, #1
 800263c:	e00f      	b.n	800265e <HAL_RCC_OscConfig+0x632>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800263e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002642:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002644:	4293      	cmp	r3, r2
 8002646:	d00e      	beq.n	8002666 <HAL_RCC_OscConfig+0x63a>
          return HAL_ERROR;
 8002648:	2001      	movs	r0, #1
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x632>
    return HAL_ERROR;
 800264c:	2001      	movs	r0, #1
}
 800264e:	4770      	bx	lr
        return HAL_ERROR;
 8002650:	2001      	movs	r0, #1
 8002652:	e004      	b.n	800265e <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8002654:	2003      	movs	r0, #3
 8002656:	e002      	b.n	800265e <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8002658:	2003      	movs	r0, #3
 800265a:	e000      	b.n	800265e <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 800265c:	2000      	movs	r0, #0
}
 800265e:	b002      	add	sp, #8
 8002660:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002662:	2001      	movs	r0, #1
 8002664:	e7fb      	b.n	800265e <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 8002666:	2000      	movs	r0, #0
 8002668:	e7f9      	b.n	800265e <HAL_RCC_OscConfig+0x632>
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000

08002670 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002670:	4b16      	ldr	r3, [pc, #88]	; (80026cc <HAL_RCC_GetSysClockFreq+0x5c>)
 8002672:	6859      	ldr	r1, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002674:	f001 030c 	and.w	r3, r1, #12
 8002678:	2b08      	cmp	r3, #8
 800267a:	d124      	bne.n	80026c6 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800267c:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8002680:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002684:	fa93 f3a3 	rbit	r3, r3
 8002688:	fab3 f383 	clz	r3, r3
 800268c:	fa22 f303 	lsr.w	r3, r2, r3
 8002690:	4a0f      	ldr	r2, [pc, #60]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x60>)
 8002692:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002694:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <HAL_RCC_GetSysClockFreq+0x5c>)
 8002696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002698:	f003 030f 	and.w	r3, r3, #15
 800269c:	220f      	movs	r2, #15
 800269e:	fa92 f2a2 	rbit	r2, r2
 80026a2:	fab2 f282 	clz	r2, r2
 80026a6:	40d3      	lsrs	r3, r2
 80026a8:	4a0a      	ldr	r2, [pc, #40]	; (80026d4 <HAL_RCC_GetSysClockFreq+0x64>)
 80026aa:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80026ac:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 80026b0:	d103      	bne.n	80026ba <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80026b2:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <HAL_RCC_GetSysClockFreq+0x68>)
 80026b4:	fb03 f000 	mul.w	r0, r3, r0
 80026b8:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <HAL_RCC_GetSysClockFreq+0x6c>)
 80026bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80026c0:	fb00 f003 	mul.w	r0, r0, r3
 80026c4:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80026c6:	4805      	ldr	r0, [pc, #20]	; (80026dc <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000
 80026d0:	08004980 	.word	0x08004980
 80026d4:	08004990 	.word	0x08004990
 80026d8:	003d0900 	.word	0x003d0900
 80026dc:	007a1200 	.word	0x007a1200

080026e0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80026e0:	2800      	cmp	r0, #0
 80026e2:	f000 80c1 	beq.w	8002868 <HAL_RCC_ClockConfig+0x188>
{
 80026e6:	b570      	push	{r4, r5, r6, lr}
 80026e8:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026ea:	4b61      	ldr	r3, [pc, #388]	; (8002870 <HAL_RCC_ClockConfig+0x190>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	428b      	cmp	r3, r1
 80026f4:	d20c      	bcs.n	8002710 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f6:	4a5e      	ldr	r2, [pc, #376]	; (8002870 <HAL_RCC_ClockConfig+0x190>)
 80026f8:	6813      	ldr	r3, [r2, #0]
 80026fa:	f023 0307 	bic.w	r3, r3, #7
 80026fe:	430b      	orrs	r3, r1
 8002700:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002702:	6813      	ldr	r3, [r2, #0]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	428b      	cmp	r3, r1
 800270a:	d001      	beq.n	8002710 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 800270c:	2001      	movs	r0, #1
}
 800270e:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	f013 0f02 	tst.w	r3, #2
 8002716:	d006      	beq.n	8002726 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002718:	4a56      	ldr	r2, [pc, #344]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 800271a:	6853      	ldr	r3, [r2, #4]
 800271c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002720:	68a0      	ldr	r0, [r4, #8]
 8002722:	4303      	orrs	r3, r0
 8002724:	6053      	str	r3, [r2, #4]
 8002726:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	f013 0f01 	tst.w	r3, #1
 800272e:	d05a      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002730:	6863      	ldr	r3, [r4, #4]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d02d      	beq.n	8002792 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002736:	2b02      	cmp	r3, #2
 8002738:	d040      	beq.n	80027bc <HAL_RCC_ClockConfig+0xdc>
 800273a:	2202      	movs	r2, #2
 800273c:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002740:	4a4c      	ldr	r2, [pc, #304]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 8002742:	6810      	ldr	r0, [r2, #0]
 8002744:	2202      	movs	r2, #2
 8002746:	fa92 f2a2 	rbit	r2, r2
 800274a:	fab2 f282 	clz	r2, r2
 800274e:	f002 021f 	and.w	r2, r2, #31
 8002752:	2101      	movs	r1, #1
 8002754:	fa01 f202 	lsl.w	r2, r1, r2
 8002758:	4210      	tst	r0, r2
 800275a:	f000 8087 	beq.w	800286c <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800275e:	4945      	ldr	r1, [pc, #276]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 8002760:	684a      	ldr	r2, [r1, #4]
 8002762:	f022 0203 	bic.w	r2, r2, #3
 8002766:	4313      	orrs	r3, r2
 8002768:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800276a:	f7ff f88f 	bl	800188c <HAL_GetTick>
 800276e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002770:	4b40      	ldr	r3, [pc, #256]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 030c 	and.w	r3, r3, #12
 8002778:	6862      	ldr	r2, [r4, #4]
 800277a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800277e:	d032      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002780:	f7ff f884 	bl	800188c <HAL_GetTick>
 8002784:	1b80      	subs	r0, r0, r6
 8002786:	f241 3388 	movw	r3, #5000	; 0x1388
 800278a:	4298      	cmp	r0, r3
 800278c:	d9f0      	bls.n	8002770 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800278e:	2003      	movs	r0, #3
 8002790:	e7bd      	b.n	800270e <HAL_RCC_ClockConfig+0x2e>
 8002792:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002796:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279a:	4a36      	ldr	r2, [pc, #216]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 800279c:	6810      	ldr	r0, [r2, #0]
 800279e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027a2:	fa92 f2a2 	rbit	r2, r2
 80027a6:	fab2 f282 	clz	r2, r2
 80027aa:	f002 021f 	and.w	r2, r2, #31
 80027ae:	2101      	movs	r1, #1
 80027b0:	fa01 f202 	lsl.w	r2, r1, r2
 80027b4:	4202      	tst	r2, r0
 80027b6:	d1d2      	bne.n	800275e <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80027b8:	2001      	movs	r0, #1
 80027ba:	e7a8      	b.n	800270e <HAL_RCC_ClockConfig+0x2e>
 80027bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027c0:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c4:	4a2b      	ldr	r2, [pc, #172]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 80027c6:	6810      	ldr	r0, [r2, #0]
 80027c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027cc:	fa92 f2a2 	rbit	r2, r2
 80027d0:	fab2 f282 	clz	r2, r2
 80027d4:	f002 021f 	and.w	r2, r2, #31
 80027d8:	2101      	movs	r1, #1
 80027da:	fa01 f202 	lsl.w	r2, r1, r2
 80027de:	4210      	tst	r0, r2
 80027e0:	d1bd      	bne.n	800275e <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80027e2:	2001      	movs	r0, #1
 80027e4:	e793      	b.n	800270e <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027e6:	4b22      	ldr	r3, [pc, #136]	; (8002870 <HAL_RCC_ClockConfig+0x190>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	42ab      	cmp	r3, r5
 80027f0:	d90c      	bls.n	800280c <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4a1f      	ldr	r2, [pc, #124]	; (8002870 <HAL_RCC_ClockConfig+0x190>)
 80027f4:	6813      	ldr	r3, [r2, #0]
 80027f6:	f023 0307 	bic.w	r3, r3, #7
 80027fa:	432b      	orrs	r3, r5
 80027fc:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	6813      	ldr	r3, [r2, #0]
 8002800:	f003 0307 	and.w	r3, r3, #7
 8002804:	42ab      	cmp	r3, r5
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 8002808:	2001      	movs	r0, #1
 800280a:	e780      	b.n	800270e <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800280c:	6823      	ldr	r3, [r4, #0]
 800280e:	f013 0f04 	tst.w	r3, #4
 8002812:	d006      	beq.n	8002822 <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002814:	4a17      	ldr	r2, [pc, #92]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 8002816:	6853      	ldr	r3, [r2, #4]
 8002818:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800281c:	68e1      	ldr	r1, [r4, #12]
 800281e:	430b      	orrs	r3, r1
 8002820:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002822:	6823      	ldr	r3, [r4, #0]
 8002824:	f013 0f08 	tst.w	r3, #8
 8002828:	d007      	beq.n	800283a <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800282a:	4a12      	ldr	r2, [pc, #72]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 800282c:	6853      	ldr	r3, [r2, #4]
 800282e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002832:	6921      	ldr	r1, [r4, #16]
 8002834:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002838:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800283a:	f7ff ff19 	bl	8002670 <HAL_RCC_GetSysClockFreq>
 800283e:	4b0d      	ldr	r3, [pc, #52]	; (8002874 <HAL_RCC_ClockConfig+0x194>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002846:	22f0      	movs	r2, #240	; 0xf0
 8002848:	fa92 f2a2 	rbit	r2, r2
 800284c:	fab2 f282 	clz	r2, r2
 8002850:	40d3      	lsrs	r3, r2
 8002852:	4a09      	ldr	r2, [pc, #36]	; (8002878 <HAL_RCC_ClockConfig+0x198>)
 8002854:	5cd3      	ldrb	r3, [r2, r3]
 8002856:	40d8      	lsrs	r0, r3
 8002858:	4b08      	ldr	r3, [pc, #32]	; (800287c <HAL_RCC_ClockConfig+0x19c>)
 800285a:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 800285c:	4b08      	ldr	r3, [pc, #32]	; (8002880 <HAL_RCC_ClockConfig+0x1a0>)
 800285e:	6818      	ldr	r0, [r3, #0]
 8002860:	f7fe ffd0 	bl	8001804 <HAL_InitTick>
  return HAL_OK;
 8002864:	2000      	movs	r0, #0
 8002866:	e752      	b.n	800270e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002868:	2001      	movs	r0, #1
}
 800286a:	4770      	bx	lr
        return HAL_ERROR;
 800286c:	2001      	movs	r0, #1
 800286e:	e74e      	b.n	800270e <HAL_RCC_ClockConfig+0x2e>
 8002870:	40022000 	.word	0x40022000
 8002874:	40021000 	.word	0x40021000
 8002878:	08004968 	.word	0x08004968
 800287c:	20000074 	.word	0x20000074
 8002880:	2000007c 	.word	0x2000007c

08002884 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002884:	4b01      	ldr	r3, [pc, #4]	; (800288c <HAL_RCC_GetHCLKFreq+0x8>)
 8002886:	6818      	ldr	r0, [r3, #0]
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	20000074 	.word	0x20000074

08002890 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002890:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002892:	f7ff fff7 	bl	8002884 <HAL_RCC_GetHCLKFreq>
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800289e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80028a2:	fa92 f2a2 	rbit	r2, r2
 80028a6:	fab2 f282 	clz	r2, r2
 80028aa:	40d3      	lsrs	r3, r2
 80028ac:	4a02      	ldr	r2, [pc, #8]	; (80028b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80028ae:	5cd3      	ldrb	r3, [r2, r3]
}    
 80028b0:	40d8      	lsrs	r0, r3
 80028b2:	bd08      	pop	{r3, pc}
 80028b4:	40021000 	.word	0x40021000
 80028b8:	08004978 	.word	0x08004978

080028bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028bc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80028be:	f7ff ffe1 	bl	8002884 <HAL_RCC_GetHCLKFreq>
 80028c2:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80028ca:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80028ce:	fa92 f2a2 	rbit	r2, r2
 80028d2:	fab2 f282 	clz	r2, r2
 80028d6:	40d3      	lsrs	r3, r2
 80028d8:	4a02      	ldr	r2, [pc, #8]	; (80028e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028da:	5cd3      	ldrb	r3, [r2, r3]
} 
 80028dc:	40d8      	lsrs	r0, r3
 80028de:	bd08      	pop	{r3, pc}
 80028e0:	40021000 	.word	0x40021000
 80028e4:	08004978 	.word	0x08004978

080028e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ea:	b083      	sub	sp, #12
 80028ec:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028ee:	6803      	ldr	r3, [r0, #0]
 80028f0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80028f4:	d044      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x98>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028f6:	4b64      	ldr	r3, [pc, #400]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028fe:	d179      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002900:	4b61      	ldr	r3, [pc, #388]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002902:	69da      	ldr	r2, [r3, #28]
 8002904:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002908:	61da      	str	r2, [r3, #28]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002914:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002916:	4b5d      	ldr	r3, [pc, #372]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800291e:	d06b      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002920:	4b59      	ldr	r3, [pc, #356]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002924:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002928:	d021      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x86>
 800292a:	6862      	ldr	r2, [r4, #4]
 800292c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002930:	429a      	cmp	r2, r3
 8002932:	d01c      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002934:	4854      	ldr	r0, [pc, #336]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002936:	6a01      	ldr	r1, [r0, #32]
 8002938:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 800293c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002940:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002944:	fab2 f282 	clz	r2, r2
 8002948:	4f51      	ldr	r7, [pc, #324]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800294a:	443a      	add	r2, r7
 800294c:	0092      	lsls	r2, r2, #2
 800294e:	f04f 0c01 	mov.w	ip, #1
 8002952:	f8c2 c000 	str.w	ip, [r2]
 8002956:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	443b      	add	r3, r7
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002966:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002968:	f011 0f01 	tst.w	r1, #1
 800296c:	d158      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x138>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800296e:	4a46      	ldr	r2, [pc, #280]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002970:	6a13      	ldr	r3, [r2, #32]
 8002972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002976:	6861      	ldr	r1, [r4, #4]
 8002978:	430b      	orrs	r3, r1
 800297a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800297c:	2d00      	cmp	r5, #0
 800297e:	d17a      	bne.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002980:	6823      	ldr	r3, [r4, #0]
 8002982:	f013 0f01 	tst.w	r3, #1
 8002986:	d006      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002988:	4a3f      	ldr	r2, [pc, #252]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 800298a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800298c:	f023 0303 	bic.w	r3, r3, #3
 8002990:	68a1      	ldr	r1, [r4, #8]
 8002992:	430b      	orrs	r3, r1
 8002994:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002996:	6823      	ldr	r3, [r4, #0]
 8002998:	f013 0f20 	tst.w	r3, #32
 800299c:	d006      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800299e:	4a3a      	ldr	r2, [pc, #232]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80029a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029a2:	f023 0310 	bic.w	r3, r3, #16
 80029a6:	68e1      	ldr	r1, [r4, #12]
 80029a8:	430b      	orrs	r3, r1
 80029aa:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	f013 0f80 	tst.w	r3, #128	; 0x80
 80029b2:	d006      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029b4:	4a34      	ldr	r2, [pc, #208]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80029b6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029b8:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80029bc:	6921      	ldr	r1, [r4, #16]
 80029be:	430b      	orrs	r3, r1
 80029c0:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80029c2:	6823      	ldr	r3, [r4, #0]
 80029c4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80029c8:	d006      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80029ca:	4a2f      	ldr	r2, [pc, #188]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80029cc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029d2:	6961      	ldr	r1, [r4, #20]
 80029d4:	430b      	orrs	r3, r1
 80029d6:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80029de:	d051      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80029e0:	4a29      	ldr	r2, [pc, #164]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80029e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029e8:	69a1      	ldr	r1, [r4, #24]
 80029ea:	430b      	orrs	r3, r1
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80029ee:	2000      	movs	r0, #0
}
 80029f0:	b003      	add	sp, #12
 80029f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 80029f4:	2500      	movs	r5, #0
 80029f6:	e78e      	b.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029f8:	4a24      	ldr	r2, [pc, #144]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80029fa:	6813      	ldr	r3, [r2, #0]
 80029fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a00:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002a02:	f7fe ff43 	bl	800188c <HAL_GetTick>
 8002a06:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a08:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002a10:	d186      	bne.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a12:	f7fe ff3b 	bl	800188c <HAL_GetTick>
 8002a16:	1b80      	subs	r0, r0, r6
 8002a18:	2864      	cmp	r0, #100	; 0x64
 8002a1a:	d9f5      	bls.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x120>
          return HAL_TIMEOUT;
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	e7e7      	b.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 8002a20:	f7fe ff34 	bl	800188c <HAL_GetTick>
 8002a24:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a26:	e014      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002a28:	4b17      	ldr	r3, [pc, #92]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002a2a:	6a19      	ldr	r1, [r3, #32]
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	fa93 f3a3 	rbit	r3, r3
 8002a32:	fab3 f383 	clz	r3, r3
 8002a36:	f003 031f 	and.w	r3, r3, #31
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	420b      	tst	r3, r1
 8002a42:	d194      	bne.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x86>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a44:	f7fe ff22 	bl	800188c <HAL_GetTick>
 8002a48:	1b80      	subs	r0, r0, r6
 8002a4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a4e:	4298      	cmp	r0, r3
 8002a50:	d816      	bhi.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002a52:	2302      	movs	r3, #2
 8002a54:	fa93 f2a3 	rbit	r2, r3
 8002a58:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a5c:	fab3 f383 	clz	r3, r3
 8002a60:	095b      	lsrs	r3, r3, #5
 8002a62:	f043 0302 	orr.w	r3, r3, #2
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d0de      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	fa93 f3a3 	rbit	r3, r3
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002a72:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002a74:	e7da      	b.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a76:	69d3      	ldr	r3, [r2, #28]
 8002a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	61d3      	str	r3, [r2, #28]
 8002a7e:	e77f      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
 8002a80:	2003      	movs	r0, #3
 8002a82:	e7b5      	b.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
  return HAL_OK;
 8002a84:	2000      	movs	r0, #0
 8002a86:	e7b3      	b.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40007000 	.word	0x40007000
 8002a90:	10908100 	.word	0x10908100

08002a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a94:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a96:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a98:	6a04      	ldr	r4, [r0, #32]
 8002a9a:	f024 0401 	bic.w	r4, r4, #1
 8002a9e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aa0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002aa2:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002aa6:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aaa:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002aae:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ab0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002ab2:	6203      	str	r3, [r0, #32]
}
 8002ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aba:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002abc:	6a03      	ldr	r3, [r0, #32]
 8002abe:	f023 0310 	bic.w	r3, r3, #16
 8002ac2:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ac4:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002ac6:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ac8:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002acc:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ad0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ad4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ad8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002ada:	6203      	str	r3, [r0, #32]
}
 8002adc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ae2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ae8:	4319      	orrs	r1, r3
 8002aea:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aee:	6081      	str	r1, [r0, #8]
}
 8002af0:	4770      	bx	lr
	...

08002af4 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002af4:	6802      	ldr	r2, [r0, #0]
 8002af6:	68d3      	ldr	r3, [r2, #12]
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002afe:	6802      	ldr	r2, [r0, #0]
 8002b00:	6891      	ldr	r1, [r2, #8]
 8002b02:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <HAL_TIM_Base_Start_IT+0x28>)
 8002b04:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b06:	2b06      	cmp	r3, #6
 8002b08:	d006      	beq.n	8002b18 <HAL_TIM_Base_Start_IT+0x24>
 8002b0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b0e:	d003      	beq.n	8002b18 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8002b10:	6813      	ldr	r3, [r2, #0]
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	6013      	str	r3, [r2, #0]
}
 8002b18:	2000      	movs	r0, #0
 8002b1a:	4770      	bx	lr
 8002b1c:	00010007 	.word	0x00010007

08002b20 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002b20:	6802      	ldr	r2, [r0, #0]
 8002b22:	68d3      	ldr	r3, [r2, #12]
 8002b24:	f023 0301 	bic.w	r3, r3, #1
 8002b28:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8002b2a:	6803      	ldr	r3, [r0, #0]
 8002b2c:	6a19      	ldr	r1, [r3, #32]
 8002b2e:	f241 1211 	movw	r2, #4369	; 0x1111
 8002b32:	4211      	tst	r1, r2
 8002b34:	d108      	bne.n	8002b48 <HAL_TIM_Base_Stop_IT+0x28>
 8002b36:	6a19      	ldr	r1, [r3, #32]
 8002b38:	f240 4244 	movw	r2, #1092	; 0x444
 8002b3c:	4211      	tst	r1, r2
 8002b3e:	d103      	bne.n	8002b48 <HAL_TIM_Base_Stop_IT+0x28>
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	f022 0201 	bic.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
}
 8002b48:	2000      	movs	r0, #0
 8002b4a:	4770      	bx	lr

08002b4c <HAL_TIM_PeriodElapsedCallback>:
}
 8002b4c:	4770      	bx	lr

08002b4e <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002b4e:	4770      	bx	lr

08002b50 <HAL_TIM_IC_CaptureCallback>:
}
 8002b50:	4770      	bx	lr

08002b52 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002b52:	4770      	bx	lr

08002b54 <HAL_TIM_TriggerCallback>:
}
 8002b54:	4770      	bx	lr

08002b56 <HAL_TIM_IRQHandler>:
{
 8002b56:	b510      	push	{r4, lr}
 8002b58:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b5a:	6803      	ldr	r3, [r0, #0]
 8002b5c:	691a      	ldr	r2, [r3, #16]
 8002b5e:	f012 0f02 	tst.w	r2, #2
 8002b62:	d011      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	f012 0f02 	tst.w	r2, #2
 8002b6a:	d00d      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b6c:	f06f 0202 	mvn.w	r2, #2
 8002b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b72:	2301      	movs	r3, #1
 8002b74:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b76:	6803      	ldr	r3, [r0, #0]
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	f013 0f03 	tst.w	r3, #3
 8002b7e:	d079      	beq.n	8002c74 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002b80:	f7ff ffe6 	bl	8002b50 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b84:	2300      	movs	r3, #0
 8002b86:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	f012 0f04 	tst.w	r2, #4
 8002b90:	d012      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	f012 0f04 	tst.w	r2, #4
 8002b98:	d00e      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b9a:	f06f 0204 	mvn.w	r2, #4
 8002b9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ba4:	6823      	ldr	r3, [r4, #0]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002bac:	d068      	beq.n	8002c80 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f7ff ffce 	bl	8002b50 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	691a      	ldr	r2, [r3, #16]
 8002bbc:	f012 0f08 	tst.w	r2, #8
 8002bc0:	d012      	beq.n	8002be8 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	f012 0f08 	tst.w	r2, #8
 8002bc8:	d00e      	beq.n	8002be8 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bca:	f06f 0208 	mvn.w	r2, #8
 8002bce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bd0:	2304      	movs	r3, #4
 8002bd2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	69db      	ldr	r3, [r3, #28]
 8002bd8:	f013 0f03 	tst.w	r3, #3
 8002bdc:	d057      	beq.n	8002c8e <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bde:	4620      	mov	r0, r4
 8002be0:	f7ff ffb6 	bl	8002b50 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be4:	2300      	movs	r3, #0
 8002be6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	691a      	ldr	r2, [r3, #16]
 8002bec:	f012 0f10 	tst.w	r2, #16
 8002bf0:	d012      	beq.n	8002c18 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	f012 0f10 	tst.w	r2, #16
 8002bf8:	d00e      	beq.n	8002c18 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bfa:	f06f 0210 	mvn.w	r2, #16
 8002bfe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c00:	2308      	movs	r3, #8
 8002c02:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c04:	6823      	ldr	r3, [r4, #0]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002c0c:	d046      	beq.n	8002c9c <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c0e:	4620      	mov	r0, r4
 8002c10:	f7ff ff9e 	bl	8002b50 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c14:	2300      	movs	r3, #0
 8002c16:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	f012 0f01 	tst.w	r2, #1
 8002c20:	d003      	beq.n	8002c2a <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c22:	68da      	ldr	r2, [r3, #12]
 8002c24:	f012 0f01 	tst.w	r2, #1
 8002c28:	d13f      	bne.n	8002caa <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002c32:	d003      	beq.n	8002c3c <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002c3a:	d13d      	bne.n	8002cb8 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002c3c:	6823      	ldr	r3, [r4, #0]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002c44:	d003      	beq.n	8002c4e <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002c4c:	d13b      	bne.n	8002cc6 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c4e:	6823      	ldr	r3, [r4, #0]
 8002c50:	691a      	ldr	r2, [r3, #16]
 8002c52:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002c56:	d003      	beq.n	8002c60 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002c5e:	d139      	bne.n	8002cd4 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c60:	6823      	ldr	r3, [r4, #0]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	f012 0f20 	tst.w	r2, #32
 8002c68:	d003      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	f012 0f20 	tst.w	r2, #32
 8002c70:	d137      	bne.n	8002ce2 <HAL_TIM_IRQHandler+0x18c>
}
 8002c72:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c74:	f7ff ff6b 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c78:	4620      	mov	r0, r4
 8002c7a:	f7ff ff6a 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
 8002c7e:	e781      	b.n	8002b84 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c80:	4620      	mov	r0, r4
 8002c82:	f7ff ff64 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c86:	4620      	mov	r0, r4
 8002c88:	f7ff ff63 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
 8002c8c:	e792      	b.n	8002bb4 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8e:	4620      	mov	r0, r4
 8002c90:	f7ff ff5d 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c94:	4620      	mov	r0, r4
 8002c96:	f7ff ff5c 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
 8002c9a:	e7a3      	b.n	8002be4 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	f7ff ff56 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f7ff ff55 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ca8:	e7b4      	b.n	8002c14 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002caa:	f06f 0201 	mvn.w	r2, #1
 8002cae:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	f7ff ff4b 	bl	8002b4c <HAL_TIM_PeriodElapsedCallback>
 8002cb6:	e7b8      	b.n	8002c2a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cbc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	f000 f92f 	bl	8002f22 <HAL_TIMEx_BreakCallback>
 8002cc4:	e7ba      	b.n	8002c3c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002cc6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002cca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002ccc:	4620      	mov	r0, r4
 8002cce:	f000 f929 	bl	8002f24 <HAL_TIMEx_Break2Callback>
 8002cd2:	e7bc      	b.n	8002c4e <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cd4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cd8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002cda:	4620      	mov	r0, r4
 8002cdc:	f7ff ff3a 	bl	8002b54 <HAL_TIM_TriggerCallback>
 8002ce0:	e7be      	b.n	8002c60 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ce2:	f06f 0220 	mvn.w	r2, #32
 8002ce6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002ce8:	4620      	mov	r0, r4
 8002cea:	f000 f919 	bl	8002f20 <HAL_TIMEx_CommutCallback>
}
 8002cee:	e7c0      	b.n	8002c72 <HAL_TIM_IRQHandler+0x11c>

08002cf0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002cf0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cf2:	4a22      	ldr	r2, [pc, #136]	; (8002d7c <TIM_Base_SetConfig+0x8c>)
 8002cf4:	4290      	cmp	r0, r2
 8002cf6:	d006      	beq.n	8002d06 <TIM_Base_SetConfig+0x16>
 8002cf8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002cfc:	d003      	beq.n	8002d06 <TIM_Base_SetConfig+0x16>
 8002cfe:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d02:	4290      	cmp	r0, r2
 8002d04:	d103      	bne.n	8002d0e <TIM_Base_SetConfig+0x1e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d0a:	684a      	ldr	r2, [r1, #4]
 8002d0c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d0e:	4a1b      	ldr	r2, [pc, #108]	; (8002d7c <TIM_Base_SetConfig+0x8c>)
 8002d10:	4290      	cmp	r0, r2
 8002d12:	d012      	beq.n	8002d3a <TIM_Base_SetConfig+0x4a>
 8002d14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d18:	d00f      	beq.n	8002d3a <TIM_Base_SetConfig+0x4a>
 8002d1a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d1e:	4290      	cmp	r0, r2
 8002d20:	d00b      	beq.n	8002d3a <TIM_Base_SetConfig+0x4a>
 8002d22:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8002d26:	4290      	cmp	r0, r2
 8002d28:	d007      	beq.n	8002d3a <TIM_Base_SetConfig+0x4a>
 8002d2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d2e:	4290      	cmp	r0, r2
 8002d30:	d003      	beq.n	8002d3a <TIM_Base_SetConfig+0x4a>
 8002d32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d36:	4290      	cmp	r0, r2
 8002d38:	d103      	bne.n	8002d42 <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d3e:	68ca      	ldr	r2, [r1, #12]
 8002d40:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d46:	694a      	ldr	r2, [r1, #20]
 8002d48:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002d4a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d4c:	688b      	ldr	r3, [r1, #8]
 8002d4e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002d50:	680b      	ldr	r3, [r1, #0]
 8002d52:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d54:	4b09      	ldr	r3, [pc, #36]	; (8002d7c <TIM_Base_SetConfig+0x8c>)
 8002d56:	4298      	cmp	r0, r3
 8002d58:	d00b      	beq.n	8002d72 <TIM_Base_SetConfig+0x82>
 8002d5a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002d5e:	4298      	cmp	r0, r3
 8002d60:	d007      	beq.n	8002d72 <TIM_Base_SetConfig+0x82>
 8002d62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d66:	4298      	cmp	r0, r3
 8002d68:	d003      	beq.n	8002d72 <TIM_Base_SetConfig+0x82>
 8002d6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d6e:	4298      	cmp	r0, r3
 8002d70:	d101      	bne.n	8002d76 <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 8002d72:	690b      	ldr	r3, [r1, #16]
 8002d74:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002d76:	2301      	movs	r3, #1
 8002d78:	6143      	str	r3, [r0, #20]
}
 8002d7a:	4770      	bx	lr
 8002d7c:	40012c00 	.word	0x40012c00

08002d80 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002d80:	b1a8      	cbz	r0, 8002dae <HAL_TIM_Base_Init+0x2e>
{
 8002d82:	b510      	push	{r4, lr}
 8002d84:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002d86:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002d8a:	b15b      	cbz	r3, 8002da4 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d92:	1d21      	adds	r1, r4, #4
 8002d94:	6820      	ldr	r0, [r4, #0]
 8002d96:	f7ff ffab 	bl	8002cf0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002da0:	2000      	movs	r0, #0
}
 8002da2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002da4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002da8:	f7fe fb5c 	bl	8001464 <HAL_TIM_Base_MspInit>
 8002dac:	e7ee      	b.n	8002d8c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002dae:	2001      	movs	r0, #1
}
 8002db0:	4770      	bx	lr

08002db2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002db2:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002db4:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002db6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dba:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002dbe:	430b      	orrs	r3, r1
 8002dc0:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dc2:	6083      	str	r3, [r0, #8]
}
 8002dc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dc8:	4770      	bx	lr
	...

08002dcc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002dcc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d064      	beq.n	8002e9e <HAL_TIM_ConfigClockSource+0xd2>
{
 8002dd4:	b510      	push	{r4, lr}
 8002dd6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002dd8:	2301      	movs	r3, #1
 8002dda:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002dde:	2302      	movs	r3, #2
 8002de0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002de4:	6802      	ldr	r2, [r0, #0]
 8002de6:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002de8:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <HAL_TIM_ConfigClockSource+0xd8>)
 8002dea:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8002dec:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002dee:	680b      	ldr	r3, [r1, #0]
 8002df0:	2b40      	cmp	r3, #64	; 0x40
 8002df2:	d04a      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xbe>
 8002df4:	d913      	bls.n	8002e1e <HAL_TIM_ConfigClockSource+0x52>
 8002df6:	2b60      	cmp	r3, #96	; 0x60
 8002df8:	d03d      	beq.n	8002e76 <HAL_TIM_ConfigClockSource+0xaa>
 8002dfa:	d91e      	bls.n	8002e3a <HAL_TIM_ConfigClockSource+0x6e>
 8002dfc:	2b70      	cmp	r3, #112	; 0x70
 8002dfe:	d028      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x86>
 8002e00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e04:	d130      	bne.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8002e06:	68cb      	ldr	r3, [r1, #12]
 8002e08:	684a      	ldr	r2, [r1, #4]
 8002e0a:	6889      	ldr	r1, [r1, #8]
 8002e0c:	6820      	ldr	r0, [r4, #0]
 8002e0e:	f7ff ffd0 	bl	8002db2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e12:	6822      	ldr	r2, [r4, #0]
 8002e14:	6893      	ldr	r3, [r2, #8]
 8002e16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e1a:	6093      	str	r3, [r2, #8]
      break;
 8002e1c:	e024      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	d006      	beq.n	8002e30 <HAL_TIM_ConfigClockSource+0x64>
 8002e22:	d904      	bls.n	8002e2e <HAL_TIM_ConfigClockSource+0x62>
 8002e24:	2b20      	cmp	r3, #32
 8002e26:	d003      	beq.n	8002e30 <HAL_TIM_ConfigClockSource+0x64>
 8002e28:	2b30      	cmp	r3, #48	; 0x30
 8002e2a:	d001      	beq.n	8002e30 <HAL_TIM_ConfigClockSource+0x64>
 8002e2c:	e01c      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
 8002e2e:	b9db      	cbnz	r3, 8002e68 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e30:	4619      	mov	r1, r3
 8002e32:	6820      	ldr	r0, [r4, #0]
 8002e34:	f7ff fe55 	bl	8002ae2 <TIM_ITRx_SetConfig>
      break;
 8002e38:	e016      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8002e3a:	2b50      	cmp	r3, #80	; 0x50
 8002e3c:	d114      	bne.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e3e:	68ca      	ldr	r2, [r1, #12]
 8002e40:	6849      	ldr	r1, [r1, #4]
 8002e42:	6820      	ldr	r0, [r4, #0]
 8002e44:	f7ff fe26 	bl	8002a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e48:	2150      	movs	r1, #80	; 0x50
 8002e4a:	6820      	ldr	r0, [r4, #0]
 8002e4c:	f7ff fe49 	bl	8002ae2 <TIM_ITRx_SetConfig>
      break;
 8002e50:	e00a      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8002e52:	68cb      	ldr	r3, [r1, #12]
 8002e54:	684a      	ldr	r2, [r1, #4]
 8002e56:	6889      	ldr	r1, [r1, #8]
 8002e58:	6820      	ldr	r0, [r4, #0]
 8002e5a:	f7ff ffaa 	bl	8002db2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e5e:	6822      	ldr	r2, [r4, #0]
 8002e60:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e62:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002e66:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002e6e:	2000      	movs	r0, #0
 8002e70:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002e74:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e76:	68ca      	ldr	r2, [r1, #12]
 8002e78:	6849      	ldr	r1, [r1, #4]
 8002e7a:	6820      	ldr	r0, [r4, #0]
 8002e7c:	f7ff fe1d 	bl	8002aba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e80:	2160      	movs	r1, #96	; 0x60
 8002e82:	6820      	ldr	r0, [r4, #0]
 8002e84:	f7ff fe2d 	bl	8002ae2 <TIM_ITRx_SetConfig>
      break;
 8002e88:	e7ee      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e8a:	68ca      	ldr	r2, [r1, #12]
 8002e8c:	6849      	ldr	r1, [r1, #4]
 8002e8e:	6820      	ldr	r0, [r4, #0]
 8002e90:	f7ff fe00 	bl	8002a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e94:	2140      	movs	r1, #64	; 0x40
 8002e96:	6820      	ldr	r0, [r4, #0]
 8002e98:	f7ff fe23 	bl	8002ae2 <TIM_ITRx_SetConfig>
      break;
 8002e9c:	e7e4      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8002e9e:	2002      	movs	r0, #2
}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	fffe0088 	.word	0xfffe0088

08002ea8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ea8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d033      	beq.n	8002f18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
{
 8002eb0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ebe:	6802      	ldr	r2, [r0, #0]
 8002ec0:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ec2:	6895      	ldr	r5, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ec4:	4c15      	ldr	r4, [pc, #84]	; (8002f1c <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 8002ec6:	42a2      	cmp	r2, r4
 8002ec8:	d021      	beq.n	8002f0e <HAL_TIMEx_MasterConfigSynchronization+0x66>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ece:	680c      	ldr	r4, [r1, #0]
 8002ed0:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ed2:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ed4:	6803      	ldr	r3, [r0, #0]
 8002ed6:	4a11      	ldr	r2, [pc, #68]	; (8002f1c <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d00a      	beq.n	8002ef2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8002edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ee0:	d007      	beq.n	8002ef2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8002ee2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d003      	beq.n	8002ef2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8002eea:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d104      	bne.n	8002efc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ef2:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ef6:	688a      	ldr	r2, [r1, #8]
 8002ef8:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002efa:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002efc:	2301      	movs	r3, #1
 8002efe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f02:	2300      	movs	r3, #0
 8002f04:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002f08:	4618      	mov	r0, r3
}
 8002f0a:	bc30      	pop	{r4, r5}
 8002f0c:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002f0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002f12:	684c      	ldr	r4, [r1, #4]
 8002f14:	4323      	orrs	r3, r4
 8002f16:	e7d8      	b.n	8002eca <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8002f18:	2002      	movs	r0, #2
}
 8002f1a:	4770      	bx	lr
 8002f1c:	40012c00 	.word	0x40012c00

08002f20 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f20:	4770      	bx	lr

08002f22 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f22:	4770      	bx	lr

08002f24 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002f24:	4770      	bx	lr

08002f26 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f26:	6802      	ldr	r2, [r0, #0]
 8002f28:	6813      	ldr	r3, [r2, #0]
 8002f2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f2e:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f30:	6802      	ldr	r2, [r0, #0]
 8002f32:	6893      	ldr	r3, [r2, #8]
 8002f34:	f023 0301 	bic.w	r3, r3, #1
 8002f38:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f3a:	2320      	movs	r3, #32
 8002f3c:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	6603      	str	r3, [r0, #96]	; 0x60
}
 8002f42:	4770      	bx	lr

08002f44 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f44:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002f46:	2b21      	cmp	r3, #33	; 0x21
 8002f48:	d000      	beq.n	8002f4c <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8002f4a:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8002f4c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	b16b      	cbz	r3, 8002f70 <UART_TxISR_8BIT+0x2c>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002f54:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8002f56:	6803      	ldr	r3, [r0, #0]
 8002f58:	7812      	ldrb	r2, [r2, #0]
 8002f5a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8002f5c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002f5e:	3301      	adds	r3, #1
 8002f60:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8002f62:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8002f6e:	e7ec      	b.n	8002f4a <UART_TxISR_8BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002f70:	6802      	ldr	r2, [r0, #0]
 8002f72:	6813      	ldr	r3, [r2, #0]
 8002f74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f78:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002f7a:	6802      	ldr	r2, [r0, #0]
 8002f7c:	6813      	ldr	r3, [r2, #0]
 8002f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f82:	6013      	str	r3, [r2, #0]
 8002f84:	4770      	bx	lr

08002f86 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f86:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002f88:	2b21      	cmp	r3, #33	; 0x21
 8002f8a:	d000      	beq.n	8002f8e <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8002f8c:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8002f8e:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	b17b      	cbz	r3, 8002fb6 <UART_TxISR_16BIT+0x30>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002f96:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002f98:	881b      	ldrh	r3, [r3, #0]
 8002f9a:	6802      	ldr	r2, [r0, #0]
 8002f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa0:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8002fa2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002fa4:	3302      	adds	r3, #2
 8002fa6:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8002fa8:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002fac:	3b01      	subs	r3, #1
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8002fb4:	e7ea      	b.n	8002f8c <UART_TxISR_16BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002fb6:	6802      	ldr	r2, [r0, #0]
 8002fb8:	6813      	ldr	r3, [r2, #0]
 8002fba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fbe:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002fc0:	6802      	ldr	r2, [r0, #0]
 8002fc2:	6813      	ldr	r3, [r2, #0]
 8002fc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fc8:	6013      	str	r3, [r2, #0]
 8002fca:	4770      	bx	lr

08002fcc <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8002fcc:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002fce:	2b20      	cmp	r3, #32
 8002fd0:	d128      	bne.n	8003024 <HAL_UART_Transmit_IT+0x58>
    if ((pData == NULL) || (Size == 0U))
 8002fd2:	b349      	cbz	r1, 8003028 <HAL_UART_Transmit_IT+0x5c>
 8002fd4:	b352      	cbz	r2, 800302c <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 8002fd6:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d028      	beq.n	8003030 <HAL_UART_Transmit_IT+0x64>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8002fe4:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002fe6:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8002fea:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->TxISR       = NULL;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6643      	str	r3, [r0, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff2:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ff4:	2321      	movs	r3, #33	; 0x21
 8002ff6:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ff8:	6883      	ldr	r3, [r0, #8]
 8002ffa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ffe:	d00b      	beq.n	8003018 <HAL_UART_Transmit_IT+0x4c>
      huart->TxISR = UART_TxISR_8BIT;
 8003000:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <HAL_UART_Transmit_IT+0x68>)
 8003002:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 8003004:	2300      	movs	r3, #0
 8003006:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800300a:	6801      	ldr	r1, [r0, #0]
 800300c:	680a      	ldr	r2, [r1, #0]
 800300e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003012:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8003014:	4618      	mov	r0, r3
 8003016:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003018:	6903      	ldr	r3, [r0, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_UART_Transmit_IT+0x34>
      huart->TxISR = UART_TxISR_16BIT;
 800301e:	4b06      	ldr	r3, [pc, #24]	; (8003038 <HAL_UART_Transmit_IT+0x6c>)
 8003020:	6643      	str	r3, [r0, #100]	; 0x64
 8003022:	e7ef      	b.n	8003004 <HAL_UART_Transmit_IT+0x38>
    return HAL_BUSY;
 8003024:	2002      	movs	r0, #2
 8003026:	4770      	bx	lr
      return HAL_ERROR;
 8003028:	2001      	movs	r0, #1
 800302a:	4770      	bx	lr
 800302c:	2001      	movs	r0, #1
 800302e:	4770      	bx	lr
    __HAL_LOCK(huart);
 8003030:	2002      	movs	r0, #2
}
 8003032:	4770      	bx	lr
 8003034:	08002f45 	.word	0x08002f45
 8003038:	08002f87 	.word	0x08002f87

0800303c <HAL_UART_TxCpltCallback>:
}
 800303c:	4770      	bx	lr

0800303e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800303e:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003040:	6801      	ldr	r1, [r0, #0]
 8003042:	680a      	ldr	r2, [r1, #0]
 8003044:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003048:	600a      	str	r2, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800304a:	2220      	movs	r2, #32
 800304c:	6742      	str	r2, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800304e:	2200      	movs	r2, #0
 8003050:	6642      	str	r2, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003052:	f7ff fff3 	bl	800303c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003056:	bd08      	pop	{r3, pc}

08003058 <HAL_UART_ErrorCallback>:
}
 8003058:	4770      	bx	lr
	...

0800305c <HAL_UART_IRQHandler>:
{
 800305c:	b538      	push	{r3, r4, r5, lr}
 800305e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003060:	6801      	ldr	r1, [r0, #0]
 8003062:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003064:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003066:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003068:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 800306c:	401a      	ands	r2, r3
 800306e:	d10c      	bne.n	800308a <HAL_UART_IRQHandler+0x2e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003070:	f013 0f20 	tst.w	r3, #32
 8003074:	d009      	beq.n	800308a <HAL_UART_IRQHandler+0x2e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003076:	f010 0f20 	tst.w	r0, #32
 800307a:	d006      	beq.n	800308a <HAL_UART_IRQHandler+0x2e>
      if (huart->RxISR != NULL)
 800307c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 80a1 	beq.w	80031c6 <HAL_UART_IRQHandler+0x16a>
        huart->RxISR(huart);
 8003084:	4620      	mov	r0, r4
 8003086:	4798      	blx	r3
 8003088:	e09d      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
  if ((errorflags != 0U)
 800308a:	2a00      	cmp	r2, #0
 800308c:	d07d      	beq.n	800318a <HAL_UART_IRQHandler+0x12e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800308e:	f015 0201 	ands.w	r2, r5, #1
 8003092:	d102      	bne.n	800309a <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8003094:	f410 7f90 	tst.w	r0, #288	; 0x120
 8003098:	d077      	beq.n	800318a <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800309a:	f013 0f01 	tst.w	r3, #1
 800309e:	d007      	beq.n	80030b0 <HAL_UART_IRQHandler+0x54>
 80030a0:	f410 7f80 	tst.w	r0, #256	; 0x100
 80030a4:	d004      	beq.n	80030b0 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80030a6:	2501      	movs	r5, #1
 80030a8:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030aa:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80030ac:	4329      	orrs	r1, r5
 80030ae:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030b0:	f013 0f02 	tst.w	r3, #2
 80030b4:	d007      	beq.n	80030c6 <HAL_UART_IRQHandler+0x6a>
 80030b6:	b132      	cbz	r2, 80030c6 <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80030b8:	6821      	ldr	r1, [r4, #0]
 80030ba:	2502      	movs	r5, #2
 80030bc:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030be:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80030c0:	f041 0104 	orr.w	r1, r1, #4
 80030c4:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030c6:	f013 0f04 	tst.w	r3, #4
 80030ca:	d007      	beq.n	80030dc <HAL_UART_IRQHandler+0x80>
 80030cc:	b132      	cbz	r2, 80030dc <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80030ce:	6821      	ldr	r1, [r4, #0]
 80030d0:	2504      	movs	r5, #4
 80030d2:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030d4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80030d6:	f041 0102 	orr.w	r1, r1, #2
 80030da:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80030dc:	f013 0f08 	tst.w	r3, #8
 80030e0:	d009      	beq.n	80030f6 <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030e2:	f010 0f20 	tst.w	r0, #32
 80030e6:	d100      	bne.n	80030ea <HAL_UART_IRQHandler+0x8e>
 80030e8:	b12a      	cbz	r2, 80030f6 <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030ea:	6822      	ldr	r2, [r4, #0]
 80030ec:	2108      	movs	r1, #8
 80030ee:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030f0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80030f2:	430a      	orrs	r2, r1
 80030f4:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80030f6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80030fa:	d00a      	beq.n	8003112 <HAL_UART_IRQHandler+0xb6>
 80030fc:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8003100:	d007      	beq.n	8003112 <HAL_UART_IRQHandler+0xb6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003102:	6822      	ldr	r2, [r4, #0]
 8003104:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003108:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800310a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800310c:	f042 0220 	orr.w	r2, r2, #32
 8003110:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003112:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003114:	2a00      	cmp	r2, #0
 8003116:	d056      	beq.n	80031c6 <HAL_UART_IRQHandler+0x16a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003118:	f013 0f20 	tst.w	r3, #32
 800311c:	d006      	beq.n	800312c <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800311e:	f010 0f20 	tst.w	r0, #32
 8003122:	d003      	beq.n	800312c <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 8003124:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003126:	b10b      	cbz	r3, 800312c <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 8003128:	4620      	mov	r0, r4
 800312a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800312c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800312e:	6823      	ldr	r3, [r4, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003136:	d102      	bne.n	800313e <HAL_UART_IRQHandler+0xe2>
 8003138:	f012 0f28 	tst.w	r2, #40	; 0x28
 800313c:	d01f      	beq.n	800317e <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800313e:	4620      	mov	r0, r4
 8003140:	f7ff fef1 	bl	8002f26 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	f012 0f40 	tst.w	r2, #64	; 0x40
 800314c:	d013      	beq.n	8003176 <HAL_UART_IRQHandler+0x11a>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003154:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003156:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003158:	b14b      	cbz	r3, 800316e <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800315a:	4a1d      	ldr	r2, [pc, #116]	; (80031d0 <HAL_UART_IRQHandler+0x174>)
 800315c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800315e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003160:	f7fe fe0c 	bl	8001d7c <HAL_DMA_Abort_IT>
 8003164:	b378      	cbz	r0, 80031c6 <HAL_UART_IRQHandler+0x16a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003166:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003168:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800316a:	4798      	blx	r3
 800316c:	e02b      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
            HAL_UART_ErrorCallback(huart);
 800316e:	4620      	mov	r0, r4
 8003170:	f7ff ff72 	bl	8003058 <HAL_UART_ErrorCallback>
 8003174:	e027      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
          HAL_UART_ErrorCallback(huart);
 8003176:	4620      	mov	r0, r4
 8003178:	f7ff ff6e 	bl	8003058 <HAL_UART_ErrorCallback>
 800317c:	e023      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
        HAL_UART_ErrorCallback(huart);
 800317e:	4620      	mov	r0, r4
 8003180:	f7ff ff6a 	bl	8003058 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003184:	2300      	movs	r3, #0
 8003186:	67e3      	str	r3, [r4, #124]	; 0x7c
 8003188:	e01d      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800318a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800318e:	d002      	beq.n	8003196 <HAL_UART_IRQHandler+0x13a>
 8003190:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8003194:	d10a      	bne.n	80031ac <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003196:	f013 0f80 	tst.w	r3, #128	; 0x80
 800319a:	d00e      	beq.n	80031ba <HAL_UART_IRQHandler+0x15e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800319c:	f010 0f80 	tst.w	r0, #128	; 0x80
 80031a0:	d00b      	beq.n	80031ba <HAL_UART_IRQHandler+0x15e>
    if (huart->TxISR != NULL)
 80031a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031a4:	b17b      	cbz	r3, 80031c6 <HAL_UART_IRQHandler+0x16a>
      huart->TxISR(huart);
 80031a6:	4620      	mov	r0, r4
 80031a8:	4798      	blx	r3
 80031aa:	e00c      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80031ac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80031b0:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80031b2:	4620      	mov	r0, r4
 80031b4:	f000 fa1e 	bl	80035f4 <HAL_UARTEx_WakeupCallback>
    return;
 80031b8:	e005      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80031ba:	f013 0f40 	tst.w	r3, #64	; 0x40
 80031be:	d002      	beq.n	80031c6 <HAL_UART_IRQHandler+0x16a>
 80031c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80031c4:	d100      	bne.n	80031c8 <HAL_UART_IRQHandler+0x16c>
}
 80031c6:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 80031c8:	4620      	mov	r0, r4
 80031ca:	f7ff ff38 	bl	800303e <UART_EndTransmit_IT>
    return;
 80031ce:	e7fa      	b.n	80031c6 <HAL_UART_IRQHandler+0x16a>
 80031d0:	080031d5 	.word	0x080031d5

080031d4 <UART_DMAAbortOnError>:
{
 80031d4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80031d6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80031de:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 80031e2:	f7ff ff39 	bl	8003058 <HAL_UART_ErrorCallback>
}
 80031e6:	bd08      	pop	{r3, pc}

080031e8 <UART_SetConfig>:
{
 80031e8:	b510      	push	{r4, lr}
 80031ea:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031ec:	6883      	ldr	r3, [r0, #8]
 80031ee:	6902      	ldr	r2, [r0, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	6942      	ldr	r2, [r0, #20]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	69c2      	ldr	r2, [r0, #28]
 80031f8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031fa:	6801      	ldr	r1, [r0, #0]
 80031fc:	6808      	ldr	r0, [r1, #0]
 80031fe:	4a6c      	ldr	r2, [pc, #432]	; (80033b0 <UART_SetConfig+0x1c8>)
 8003200:	4002      	ands	r2, r0
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003206:	6822      	ldr	r2, [r4, #0]
 8003208:	6853      	ldr	r3, [r2, #4]
 800320a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800320e:	68e1      	ldr	r1, [r4, #12]
 8003210:	430b      	orrs	r3, r1
 8003212:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003214:	69a2      	ldr	r2, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8003216:	6a23      	ldr	r3, [r4, #32]
 8003218:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800321a:	6821      	ldr	r1, [r4, #0]
 800321c:	688b      	ldr	r3, [r1, #8]
 800321e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003222:	4313      	orrs	r3, r2
 8003224:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003226:	6823      	ldr	r3, [r4, #0]
 8003228:	4a62      	ldr	r2, [pc, #392]	; (80033b4 <UART_SetConfig+0x1cc>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d015      	beq.n	800325a <UART_SetConfig+0x72>
 800322e:	4a62      	ldr	r2, [pc, #392]	; (80033b8 <UART_SetConfig+0x1d0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d028      	beq.n	8003286 <UART_SetConfig+0x9e>
 8003234:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003238:	4293      	cmp	r3, r2
 800323a:	d020      	beq.n	800327e <UART_SetConfig+0x96>
 800323c:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800323e:	69e2      	ldr	r2, [r4, #28]
 8003240:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003244:	d021      	beq.n	800328a <UART_SetConfig+0xa2>
    switch (clocksource)
 8003246:	2b08      	cmp	r3, #8
 8003248:	f200 80ab 	bhi.w	80033a2 <UART_SetConfig+0x1ba>
 800324c:	e8df f003 	tbb	[pc, r3]
 8003250:	a98b816c 	.word	0xa98b816c
 8003254:	a9a9a996 	.word	0xa9a9a996
 8003258:	a0          	.byte	0xa0
 8003259:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800325a:	4b58      	ldr	r3, [pc, #352]	; (80033bc <UART_SetConfig+0x1d4>)
 800325c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	2b03      	cmp	r3, #3
 8003264:	d809      	bhi.n	800327a <UART_SetConfig+0x92>
 8003266:	e8df f003 	tbb	[pc, r3]
 800326a:	0402      	.short	0x0402
 800326c:	0c06      	.short	0x0c06
 800326e:	2300      	movs	r3, #0
 8003270:	e7e5      	b.n	800323e <UART_SetConfig+0x56>
 8003272:	2304      	movs	r3, #4
 8003274:	e7e3      	b.n	800323e <UART_SetConfig+0x56>
 8003276:	2308      	movs	r3, #8
 8003278:	e7e1      	b.n	800323e <UART_SetConfig+0x56>
 800327a:	2310      	movs	r3, #16
 800327c:	e7df      	b.n	800323e <UART_SetConfig+0x56>
 800327e:	2300      	movs	r3, #0
 8003280:	e7dd      	b.n	800323e <UART_SetConfig+0x56>
 8003282:	2302      	movs	r3, #2
 8003284:	e7db      	b.n	800323e <UART_SetConfig+0x56>
 8003286:	2300      	movs	r3, #0
 8003288:	e7d9      	b.n	800323e <UART_SetConfig+0x56>
    switch (clocksource)
 800328a:	2b08      	cmp	r3, #8
 800328c:	d849      	bhi.n	8003322 <UART_SetConfig+0x13a>
 800328e:	e8df f003 	tbb	[pc, r3]
 8003292:	1e05      	.short	0x1e05
 8003294:	48344829 	.word	0x48344829
 8003298:	4848      	.short	0x4848
 800329a:	3f          	.byte	0x3f
 800329b:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 800329c:	f7ff faf8 	bl	8002890 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032a0:	6862      	ldr	r2, [r4, #4]
 80032a2:	0853      	lsrs	r3, r2, #1
 80032a4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80032a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80032ac:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80032ae:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032b0:	f1a3 0110 	sub.w	r1, r3, #16
 80032b4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80032b8:	4291      	cmp	r1, r2
 80032ba:	d875      	bhi.n	80033a8 <UART_SetConfig+0x1c0>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032bc:	b29a      	uxth	r2, r3
 80032be:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032c2:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80032c6:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 80032c8:	6822      	ldr	r2, [r4, #0]
 80032ca:	60d3      	str	r3, [r2, #12]
 80032cc:	e03d      	b.n	800334a <UART_SetConfig+0x162>
        pclk = HAL_RCC_GetPCLK2Freq();
 80032ce:	f7ff faf5 	bl	80028bc <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032d2:	6862      	ldr	r2, [r4, #4]
 80032d4:	0853      	lsrs	r3, r2, #1
 80032d6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80032da:	fbb3 f3f2 	udiv	r3, r3, r2
 80032de:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80032e0:	2000      	movs	r0, #0
        break;
 80032e2:	e7e5      	b.n	80032b0 <UART_SetConfig+0xc8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80032e4:	6862      	ldr	r2, [r4, #4]
 80032e6:	0853      	lsrs	r3, r2, #1
 80032e8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80032ec:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80032f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80032f4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80032f6:	2000      	movs	r0, #0
        break;
 80032f8:	e7da      	b.n	80032b0 <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetSysClockFreq();
 80032fa:	f7ff f9b9 	bl	8002670 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032fe:	6862      	ldr	r2, [r4, #4]
 8003300:	0853      	lsrs	r3, r2, #1
 8003302:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003306:	fbb3 f3f2 	udiv	r3, r3, r2
 800330a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800330c:	2000      	movs	r0, #0
        break;
 800330e:	e7cf      	b.n	80032b0 <UART_SetConfig+0xc8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003310:	6862      	ldr	r2, [r4, #4]
 8003312:	0853      	lsrs	r3, r2, #1
 8003314:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003318:	fbb3 f3f2 	udiv	r3, r3, r2
 800331c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800331e:	2000      	movs	r0, #0
        break;
 8003320:	e7c6      	b.n	80032b0 <UART_SetConfig+0xc8>
        ret = HAL_ERROR;
 8003322:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003324:	2300      	movs	r3, #0
 8003326:	e7c3      	b.n	80032b0 <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003328:	f7ff fab2 	bl	8002890 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800332c:	6862      	ldr	r2, [r4, #4]
 800332e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003332:	fbb3 f3f2 	udiv	r3, r3, r2
 8003336:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003338:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800333a:	f1a3 0110 	sub.w	r1, r3, #16
 800333e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003342:	4291      	cmp	r1, r2
 8003344:	d832      	bhi.n	80033ac <UART_SetConfig+0x1c4>
      huart->Instance->BRR = usartdiv;
 8003346:	6822      	ldr	r2, [r4, #0]
 8003348:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 800334a:	2300      	movs	r3, #0
 800334c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800334e:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003350:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8003352:	f7ff fab3 	bl	80028bc <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003356:	6862      	ldr	r2, [r4, #4]
 8003358:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800335c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003360:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003362:	2000      	movs	r0, #0
        break;
 8003364:	e7e9      	b.n	800333a <UART_SetConfig+0x152>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003366:	6862      	ldr	r2, [r4, #4]
 8003368:	0853      	lsrs	r3, r2, #1
 800336a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800336e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003372:	fbb3 f3f2 	udiv	r3, r3, r2
 8003376:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003378:	2000      	movs	r0, #0
        break;
 800337a:	e7de      	b.n	800333a <UART_SetConfig+0x152>
        pclk = HAL_RCC_GetSysClockFreq();
 800337c:	f7ff f978 	bl	8002670 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003380:	6862      	ldr	r2, [r4, #4]
 8003382:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003386:	fbb3 f3f2 	udiv	r3, r3, r2
 800338a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800338c:	2000      	movs	r0, #0
        break;
 800338e:	e7d4      	b.n	800333a <UART_SetConfig+0x152>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003390:	6862      	ldr	r2, [r4, #4]
 8003392:	0853      	lsrs	r3, r2, #1
 8003394:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003398:	fbb3 f3f2 	udiv	r3, r3, r2
 800339c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800339e:	2000      	movs	r0, #0
        break;
 80033a0:	e7cb      	b.n	800333a <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 80033a2:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	e7c8      	b.n	800333a <UART_SetConfig+0x152>
      ret = HAL_ERROR;
 80033a8:	2001      	movs	r0, #1
 80033aa:	e7ce      	b.n	800334a <UART_SetConfig+0x162>
      ret = HAL_ERROR;
 80033ac:	2001      	movs	r0, #1
 80033ae:	e7cc      	b.n	800334a <UART_SetConfig+0x162>
 80033b0:	efff69f3 	.word	0xefff69f3
 80033b4:	40013800 	.word	0x40013800
 80033b8:	40004400 	.word	0x40004400
 80033bc:	40021000 	.word	0x40021000

080033c0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80033c2:	f013 0f01 	tst.w	r3, #1
 80033c6:	d006      	beq.n	80033d6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033c8:	6802      	ldr	r2, [r0, #0]
 80033ca:	6853      	ldr	r3, [r2, #4]
 80033cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80033d0:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80033d2:	430b      	orrs	r3, r1
 80033d4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80033d8:	f013 0f02 	tst.w	r3, #2
 80033dc:	d006      	beq.n	80033ec <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033de:	6802      	ldr	r2, [r0, #0]
 80033e0:	6853      	ldr	r3, [r2, #4]
 80033e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033e6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80033e8:	430b      	orrs	r3, r1
 80033ea:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80033ee:	f013 0f04 	tst.w	r3, #4
 80033f2:	d006      	beq.n	8003402 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033f4:	6802      	ldr	r2, [r0, #0]
 80033f6:	6853      	ldr	r3, [r2, #4]
 80033f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033fc:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80033fe:	430b      	orrs	r3, r1
 8003400:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003402:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003404:	f013 0f08 	tst.w	r3, #8
 8003408:	d006      	beq.n	8003418 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800340a:	6802      	ldr	r2, [r0, #0]
 800340c:	6853      	ldr	r3, [r2, #4]
 800340e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003412:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003414:	430b      	orrs	r3, r1
 8003416:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003418:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800341a:	f013 0f10 	tst.w	r3, #16
 800341e:	d006      	beq.n	800342e <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003420:	6802      	ldr	r2, [r0, #0]
 8003422:	6893      	ldr	r3, [r2, #8]
 8003424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003428:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800342a:	430b      	orrs	r3, r1
 800342c:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800342e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003430:	f013 0f20 	tst.w	r3, #32
 8003434:	d006      	beq.n	8003444 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003436:	6802      	ldr	r2, [r0, #0]
 8003438:	6893      	ldr	r3, [r2, #8]
 800343a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800343e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003440:	430b      	orrs	r3, r1
 8003442:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003444:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003446:	f013 0f40 	tst.w	r3, #64	; 0x40
 800344a:	d00a      	beq.n	8003462 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800344c:	6802      	ldr	r2, [r0, #0]
 800344e:	6853      	ldr	r3, [r2, #4]
 8003450:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003454:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003456:	430b      	orrs	r3, r1
 8003458:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800345a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800345c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003460:	d00b      	beq.n	800347a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003462:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003464:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003468:	d006      	beq.n	8003478 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800346a:	6802      	ldr	r2, [r0, #0]
 800346c:	6853      	ldr	r3, [r2, #4]
 800346e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003472:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003474:	430b      	orrs	r3, r1
 8003476:	6053      	str	r3, [r2, #4]
}
 8003478:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800347a:	6802      	ldr	r2, [r0, #0]
 800347c:	6853      	ldr	r3, [r2, #4]
 800347e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003482:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003484:	430b      	orrs	r3, r1
 8003486:	6053      	str	r3, [r2, #4]
 8003488:	e7eb      	b.n	8003462 <UART_AdvFeatureConfig+0xa2>

0800348a <UART_WaitOnFlagUntilTimeout>:
{
 800348a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800348e:	4604      	mov	r4, r0
 8003490:	460f      	mov	r7, r1
 8003492:	4616      	mov	r6, r2
 8003494:	4698      	mov	r8, r3
 8003496:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003498:	6823      	ldr	r3, [r4, #0]
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	ea37 0303 	bics.w	r3, r7, r3
 80034a0:	bf0c      	ite	eq
 80034a2:	2301      	moveq	r3, #1
 80034a4:	2300      	movne	r3, #0
 80034a6:	42b3      	cmp	r3, r6
 80034a8:	d13a      	bne.n	8003520 <UART_WaitOnFlagUntilTimeout+0x96>
    if (Timeout != HAL_MAX_DELAY)
 80034aa:	f1b5 3fff 	cmp.w	r5, #4294967295
 80034ae:	d0f3      	beq.n	8003498 <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b0:	f7fe f9ec 	bl	800188c <HAL_GetTick>
 80034b4:	eba0 0008 	sub.w	r0, r0, r8
 80034b8:	42a8      	cmp	r0, r5
 80034ba:	d81f      	bhi.n	80034fc <UART_WaitOnFlagUntilTimeout+0x72>
 80034bc:	b1f5      	cbz	r5, 80034fc <UART_WaitOnFlagUntilTimeout+0x72>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	f012 0f04 	tst.w	r2, #4
 80034c6:	d0e7      	beq.n	8003498 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034c8:	69da      	ldr	r2, [r3, #28]
 80034ca:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80034ce:	d0e3      	beq.n	8003498 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80034d4:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034d6:	6822      	ldr	r2, [r4, #0]
 80034d8:	6813      	ldr	r3, [r2, #0]
 80034da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80034de:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e0:	6822      	ldr	r2, [r4, #0]
 80034e2:	6893      	ldr	r3, [r2, #8]
 80034e4:	f023 0301 	bic.w	r3, r3, #1
 80034e8:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 80034ea:	2320      	movs	r3, #32
 80034ec:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80034ee:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034f0:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80034f2:	2300      	movs	r3, #0
 80034f4:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 80034f8:	2003      	movs	r0, #3
 80034fa:	e012      	b.n	8003522 <UART_WaitOnFlagUntilTimeout+0x98>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034fc:	6822      	ldr	r2, [r4, #0]
 80034fe:	6813      	ldr	r3, [r2, #0]
 8003500:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003504:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003506:	6822      	ldr	r2, [r4, #0]
 8003508:	6893      	ldr	r3, [r2, #8]
 800350a:	f023 0301 	bic.w	r3, r3, #1
 800350e:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003510:	2320      	movs	r3, #32
 8003512:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003514:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8003516:	2300      	movs	r3, #0
 8003518:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        return HAL_TIMEOUT;
 800351c:	2003      	movs	r0, #3
 800351e:	e000      	b.n	8003522 <UART_WaitOnFlagUntilTimeout+0x98>
  return HAL_OK;
 8003520:	2000      	movs	r0, #0
}
 8003522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003526 <UART_CheckIdleState>:
{
 8003526:	b530      	push	{r4, r5, lr}
 8003528:	b083      	sub	sp, #12
 800352a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800352c:	2300      	movs	r3, #0
 800352e:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003530:	f7fe f9ac 	bl	800188c <HAL_GetTick>
 8003534:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f013 0f08 	tst.w	r3, #8
 800353e:	d10c      	bne.n	800355a <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003540:	6823      	ldr	r3, [r4, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f013 0f04 	tst.w	r3, #4
 8003548:	d115      	bne.n	8003576 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800354a:	2320      	movs	r3, #32
 800354c:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800354e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003550:	2000      	movs	r0, #0
 8003552:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8003556:	b003      	add	sp, #12
 8003558:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800355a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	4603      	mov	r3, r0
 8003562:	2200      	movs	r2, #0
 8003564:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003568:	4620      	mov	r0, r4
 800356a:	f7ff ff8e 	bl	800348a <UART_WaitOnFlagUntilTimeout>
 800356e:	2800      	cmp	r0, #0
 8003570:	d0e6      	beq.n	8003540 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003572:	2003      	movs	r0, #3
 8003574:	e7ef      	b.n	8003556 <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003576:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	462b      	mov	r3, r5
 800357e:	2200      	movs	r2, #0
 8003580:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003584:	4620      	mov	r0, r4
 8003586:	f7ff ff80 	bl	800348a <UART_WaitOnFlagUntilTimeout>
 800358a:	2800      	cmp	r0, #0
 800358c:	d0dd      	beq.n	800354a <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 800358e:	2003      	movs	r0, #3
 8003590:	e7e1      	b.n	8003556 <UART_CheckIdleState+0x30>

08003592 <HAL_UART_Init>:
  if (huart == NULL)
 8003592:	b368      	cbz	r0, 80035f0 <HAL_UART_Init+0x5e>
{
 8003594:	b510      	push	{r4, lr}
 8003596:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003598:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800359a:	b303      	cbz	r3, 80035de <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800359c:	2324      	movs	r3, #36	; 0x24
 800359e:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80035a0:	6822      	ldr	r2, [r4, #0]
 80035a2:	6813      	ldr	r3, [r2, #0]
 80035a4:	f023 0301 	bic.w	r3, r3, #1
 80035a8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035aa:	4620      	mov	r0, r4
 80035ac:	f7ff fe1c 	bl	80031e8 <UART_SetConfig>
 80035b0:	2801      	cmp	r0, #1
 80035b2:	d013      	beq.n	80035dc <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80035b6:	b9bb      	cbnz	r3, 80035e8 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035b8:	6822      	ldr	r2, [r4, #0]
 80035ba:	6853      	ldr	r3, [r2, #4]
 80035bc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80035c0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035c2:	6822      	ldr	r2, [r4, #0]
 80035c4:	6893      	ldr	r3, [r2, #8]
 80035c6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80035ca:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80035cc:	6822      	ldr	r2, [r4, #0]
 80035ce:	6813      	ldr	r3, [r2, #0]
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80035d6:	4620      	mov	r0, r4
 80035d8:	f7ff ffa5 	bl	8003526 <UART_CheckIdleState>
}
 80035dc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80035de:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80035e2:	f7fd ff77 	bl	80014d4 <HAL_UART_MspInit>
 80035e6:	e7d9      	b.n	800359c <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80035e8:	4620      	mov	r0, r4
 80035ea:	f7ff fee9 	bl	80033c0 <UART_AdvFeatureConfig>
 80035ee:	e7e3      	b.n	80035b8 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80035f0:	2001      	movs	r0, #1
}
 80035f2:	4770      	bx	lr

080035f4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80035f4:	4770      	bx	lr
	...

080035f8 <__errno>:
 80035f8:	4b01      	ldr	r3, [pc, #4]	; (8003600 <__errno+0x8>)
 80035fa:	6818      	ldr	r0, [r3, #0]
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	20000080 	.word	0x20000080

08003604 <__libc_init_array>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	4e0d      	ldr	r6, [pc, #52]	; (800363c <__libc_init_array+0x38>)
 8003608:	4c0d      	ldr	r4, [pc, #52]	; (8003640 <__libc_init_array+0x3c>)
 800360a:	1ba4      	subs	r4, r4, r6
 800360c:	10a4      	asrs	r4, r4, #2
 800360e:	2500      	movs	r5, #0
 8003610:	42a5      	cmp	r5, r4
 8003612:	d109      	bne.n	8003628 <__libc_init_array+0x24>
 8003614:	4e0b      	ldr	r6, [pc, #44]	; (8003644 <__libc_init_array+0x40>)
 8003616:	4c0c      	ldr	r4, [pc, #48]	; (8003648 <__libc_init_array+0x44>)
 8003618:	f001 f940 	bl	800489c <_init>
 800361c:	1ba4      	subs	r4, r4, r6
 800361e:	10a4      	asrs	r4, r4, #2
 8003620:	2500      	movs	r5, #0
 8003622:	42a5      	cmp	r5, r4
 8003624:	d105      	bne.n	8003632 <__libc_init_array+0x2e>
 8003626:	bd70      	pop	{r4, r5, r6, pc}
 8003628:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800362c:	4798      	blx	r3
 800362e:	3501      	adds	r5, #1
 8003630:	e7ee      	b.n	8003610 <__libc_init_array+0xc>
 8003632:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003636:	4798      	blx	r3
 8003638:	3501      	adds	r5, #1
 800363a:	e7f2      	b.n	8003622 <__libc_init_array+0x1e>
 800363c:	080049e8 	.word	0x080049e8
 8003640:	080049e8 	.word	0x080049e8
 8003644:	080049e8 	.word	0x080049e8
 8003648:	080049ec 	.word	0x080049ec

0800364c <malloc>:
 800364c:	4b02      	ldr	r3, [pc, #8]	; (8003658 <malloc+0xc>)
 800364e:	4601      	mov	r1, r0
 8003650:	6818      	ldr	r0, [r3, #0]
 8003652:	f000 b861 	b.w	8003718 <_malloc_r>
 8003656:	bf00      	nop
 8003658:	20000080 	.word	0x20000080

0800365c <free>:
 800365c:	4b02      	ldr	r3, [pc, #8]	; (8003668 <free+0xc>)
 800365e:	4601      	mov	r1, r0
 8003660:	6818      	ldr	r0, [r3, #0]
 8003662:	f000 b80b 	b.w	800367c <_free_r>
 8003666:	bf00      	nop
 8003668:	20000080 	.word	0x20000080

0800366c <memset>:
 800366c:	4402      	add	r2, r0
 800366e:	4603      	mov	r3, r0
 8003670:	4293      	cmp	r3, r2
 8003672:	d100      	bne.n	8003676 <memset+0xa>
 8003674:	4770      	bx	lr
 8003676:	f803 1b01 	strb.w	r1, [r3], #1
 800367a:	e7f9      	b.n	8003670 <memset+0x4>

0800367c <_free_r>:
 800367c:	b538      	push	{r3, r4, r5, lr}
 800367e:	4605      	mov	r5, r0
 8003680:	2900      	cmp	r1, #0
 8003682:	d045      	beq.n	8003710 <_free_r+0x94>
 8003684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003688:	1f0c      	subs	r4, r1, #4
 800368a:	2b00      	cmp	r3, #0
 800368c:	bfb8      	it	lt
 800368e:	18e4      	addlt	r4, r4, r3
 8003690:	f000 f8ac 	bl	80037ec <__malloc_lock>
 8003694:	4a1f      	ldr	r2, [pc, #124]	; (8003714 <_free_r+0x98>)
 8003696:	6813      	ldr	r3, [r2, #0]
 8003698:	4610      	mov	r0, r2
 800369a:	b933      	cbnz	r3, 80036aa <_free_r+0x2e>
 800369c:	6063      	str	r3, [r4, #4]
 800369e:	6014      	str	r4, [r2, #0]
 80036a0:	4628      	mov	r0, r5
 80036a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036a6:	f000 b8a2 	b.w	80037ee <__malloc_unlock>
 80036aa:	42a3      	cmp	r3, r4
 80036ac:	d90c      	bls.n	80036c8 <_free_r+0x4c>
 80036ae:	6821      	ldr	r1, [r4, #0]
 80036b0:	1862      	adds	r2, r4, r1
 80036b2:	4293      	cmp	r3, r2
 80036b4:	bf04      	itt	eq
 80036b6:	681a      	ldreq	r2, [r3, #0]
 80036b8:	685b      	ldreq	r3, [r3, #4]
 80036ba:	6063      	str	r3, [r4, #4]
 80036bc:	bf04      	itt	eq
 80036be:	1852      	addeq	r2, r2, r1
 80036c0:	6022      	streq	r2, [r4, #0]
 80036c2:	6004      	str	r4, [r0, #0]
 80036c4:	e7ec      	b.n	80036a0 <_free_r+0x24>
 80036c6:	4613      	mov	r3, r2
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	b10a      	cbz	r2, 80036d0 <_free_r+0x54>
 80036cc:	42a2      	cmp	r2, r4
 80036ce:	d9fa      	bls.n	80036c6 <_free_r+0x4a>
 80036d0:	6819      	ldr	r1, [r3, #0]
 80036d2:	1858      	adds	r0, r3, r1
 80036d4:	42a0      	cmp	r0, r4
 80036d6:	d10b      	bne.n	80036f0 <_free_r+0x74>
 80036d8:	6820      	ldr	r0, [r4, #0]
 80036da:	4401      	add	r1, r0
 80036dc:	1858      	adds	r0, r3, r1
 80036de:	4282      	cmp	r2, r0
 80036e0:	6019      	str	r1, [r3, #0]
 80036e2:	d1dd      	bne.n	80036a0 <_free_r+0x24>
 80036e4:	6810      	ldr	r0, [r2, #0]
 80036e6:	6852      	ldr	r2, [r2, #4]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	4401      	add	r1, r0
 80036ec:	6019      	str	r1, [r3, #0]
 80036ee:	e7d7      	b.n	80036a0 <_free_r+0x24>
 80036f0:	d902      	bls.n	80036f8 <_free_r+0x7c>
 80036f2:	230c      	movs	r3, #12
 80036f4:	602b      	str	r3, [r5, #0]
 80036f6:	e7d3      	b.n	80036a0 <_free_r+0x24>
 80036f8:	6820      	ldr	r0, [r4, #0]
 80036fa:	1821      	adds	r1, r4, r0
 80036fc:	428a      	cmp	r2, r1
 80036fe:	bf04      	itt	eq
 8003700:	6811      	ldreq	r1, [r2, #0]
 8003702:	6852      	ldreq	r2, [r2, #4]
 8003704:	6062      	str	r2, [r4, #4]
 8003706:	bf04      	itt	eq
 8003708:	1809      	addeq	r1, r1, r0
 800370a:	6021      	streq	r1, [r4, #0]
 800370c:	605c      	str	r4, [r3, #4]
 800370e:	e7c7      	b.n	80036a0 <_free_r+0x24>
 8003710:	bd38      	pop	{r3, r4, r5, pc}
 8003712:	bf00      	nop
 8003714:	20000128 	.word	0x20000128

08003718 <_malloc_r>:
 8003718:	b570      	push	{r4, r5, r6, lr}
 800371a:	1ccd      	adds	r5, r1, #3
 800371c:	f025 0503 	bic.w	r5, r5, #3
 8003720:	3508      	adds	r5, #8
 8003722:	2d0c      	cmp	r5, #12
 8003724:	bf38      	it	cc
 8003726:	250c      	movcc	r5, #12
 8003728:	2d00      	cmp	r5, #0
 800372a:	4606      	mov	r6, r0
 800372c:	db01      	blt.n	8003732 <_malloc_r+0x1a>
 800372e:	42a9      	cmp	r1, r5
 8003730:	d903      	bls.n	800373a <_malloc_r+0x22>
 8003732:	230c      	movs	r3, #12
 8003734:	6033      	str	r3, [r6, #0]
 8003736:	2000      	movs	r0, #0
 8003738:	bd70      	pop	{r4, r5, r6, pc}
 800373a:	f000 f857 	bl	80037ec <__malloc_lock>
 800373e:	4a21      	ldr	r2, [pc, #132]	; (80037c4 <_malloc_r+0xac>)
 8003740:	6814      	ldr	r4, [r2, #0]
 8003742:	4621      	mov	r1, r4
 8003744:	b991      	cbnz	r1, 800376c <_malloc_r+0x54>
 8003746:	4c20      	ldr	r4, [pc, #128]	; (80037c8 <_malloc_r+0xb0>)
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	b91b      	cbnz	r3, 8003754 <_malloc_r+0x3c>
 800374c:	4630      	mov	r0, r6
 800374e:	f000 f83d 	bl	80037cc <_sbrk_r>
 8003752:	6020      	str	r0, [r4, #0]
 8003754:	4629      	mov	r1, r5
 8003756:	4630      	mov	r0, r6
 8003758:	f000 f838 	bl	80037cc <_sbrk_r>
 800375c:	1c43      	adds	r3, r0, #1
 800375e:	d124      	bne.n	80037aa <_malloc_r+0x92>
 8003760:	230c      	movs	r3, #12
 8003762:	6033      	str	r3, [r6, #0]
 8003764:	4630      	mov	r0, r6
 8003766:	f000 f842 	bl	80037ee <__malloc_unlock>
 800376a:	e7e4      	b.n	8003736 <_malloc_r+0x1e>
 800376c:	680b      	ldr	r3, [r1, #0]
 800376e:	1b5b      	subs	r3, r3, r5
 8003770:	d418      	bmi.n	80037a4 <_malloc_r+0x8c>
 8003772:	2b0b      	cmp	r3, #11
 8003774:	d90f      	bls.n	8003796 <_malloc_r+0x7e>
 8003776:	600b      	str	r3, [r1, #0]
 8003778:	50cd      	str	r5, [r1, r3]
 800377a:	18cc      	adds	r4, r1, r3
 800377c:	4630      	mov	r0, r6
 800377e:	f000 f836 	bl	80037ee <__malloc_unlock>
 8003782:	f104 000b 	add.w	r0, r4, #11
 8003786:	1d23      	adds	r3, r4, #4
 8003788:	f020 0007 	bic.w	r0, r0, #7
 800378c:	1ac3      	subs	r3, r0, r3
 800378e:	d0d3      	beq.n	8003738 <_malloc_r+0x20>
 8003790:	425a      	negs	r2, r3
 8003792:	50e2      	str	r2, [r4, r3]
 8003794:	e7d0      	b.n	8003738 <_malloc_r+0x20>
 8003796:	428c      	cmp	r4, r1
 8003798:	684b      	ldr	r3, [r1, #4]
 800379a:	bf16      	itet	ne
 800379c:	6063      	strne	r3, [r4, #4]
 800379e:	6013      	streq	r3, [r2, #0]
 80037a0:	460c      	movne	r4, r1
 80037a2:	e7eb      	b.n	800377c <_malloc_r+0x64>
 80037a4:	460c      	mov	r4, r1
 80037a6:	6849      	ldr	r1, [r1, #4]
 80037a8:	e7cc      	b.n	8003744 <_malloc_r+0x2c>
 80037aa:	1cc4      	adds	r4, r0, #3
 80037ac:	f024 0403 	bic.w	r4, r4, #3
 80037b0:	42a0      	cmp	r0, r4
 80037b2:	d005      	beq.n	80037c0 <_malloc_r+0xa8>
 80037b4:	1a21      	subs	r1, r4, r0
 80037b6:	4630      	mov	r0, r6
 80037b8:	f000 f808 	bl	80037cc <_sbrk_r>
 80037bc:	3001      	adds	r0, #1
 80037be:	d0cf      	beq.n	8003760 <_malloc_r+0x48>
 80037c0:	6025      	str	r5, [r4, #0]
 80037c2:	e7db      	b.n	800377c <_malloc_r+0x64>
 80037c4:	20000128 	.word	0x20000128
 80037c8:	2000012c 	.word	0x2000012c

080037cc <_sbrk_r>:
 80037cc:	b538      	push	{r3, r4, r5, lr}
 80037ce:	4c06      	ldr	r4, [pc, #24]	; (80037e8 <_sbrk_r+0x1c>)
 80037d0:	2300      	movs	r3, #0
 80037d2:	4605      	mov	r5, r0
 80037d4:	4608      	mov	r0, r1
 80037d6:	6023      	str	r3, [r4, #0]
 80037d8:	f7fd ff46 	bl	8001668 <_sbrk>
 80037dc:	1c43      	adds	r3, r0, #1
 80037de:	d102      	bne.n	80037e6 <_sbrk_r+0x1a>
 80037e0:	6823      	ldr	r3, [r4, #0]
 80037e2:	b103      	cbz	r3, 80037e6 <_sbrk_r+0x1a>
 80037e4:	602b      	str	r3, [r5, #0]
 80037e6:	bd38      	pop	{r3, r4, r5, pc}
 80037e8:	200006f4 	.word	0x200006f4

080037ec <__malloc_lock>:
 80037ec:	4770      	bx	lr

080037ee <__malloc_unlock>:
 80037ee:	4770      	bx	lr

080037f0 <pow>:
 80037f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037f4:	ed2d 8b04 	vpush	{d8-d9}
 80037f8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8003acc <pow+0x2dc>
 80037fc:	b08d      	sub	sp, #52	; 0x34
 80037fe:	ec57 6b10 	vmov	r6, r7, d0
 8003802:	ec55 4b11 	vmov	r4, r5, d1
 8003806:	f000 f963 	bl	8003ad0 <__ieee754_pow>
 800380a:	f999 3000 	ldrsb.w	r3, [r9]
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	3301      	adds	r3, #1
 8003812:	eeb0 8a40 	vmov.f32	s16, s0
 8003816:	eef0 8a60 	vmov.f32	s17, s1
 800381a:	46c8      	mov	r8, r9
 800381c:	d05f      	beq.n	80038de <pow+0xee>
 800381e:	4622      	mov	r2, r4
 8003820:	462b      	mov	r3, r5
 8003822:	4620      	mov	r0, r4
 8003824:	4629      	mov	r1, r5
 8003826:	f7fd f925 	bl	8000a74 <__aeabi_dcmpun>
 800382a:	4683      	mov	fp, r0
 800382c:	2800      	cmp	r0, #0
 800382e:	d156      	bne.n	80038de <pow+0xee>
 8003830:	4632      	mov	r2, r6
 8003832:	463b      	mov	r3, r7
 8003834:	4630      	mov	r0, r6
 8003836:	4639      	mov	r1, r7
 8003838:	f7fd f91c 	bl	8000a74 <__aeabi_dcmpun>
 800383c:	9001      	str	r0, [sp, #4]
 800383e:	b1e8      	cbz	r0, 800387c <pow+0x8c>
 8003840:	2200      	movs	r2, #0
 8003842:	2300      	movs	r3, #0
 8003844:	4620      	mov	r0, r4
 8003846:	4629      	mov	r1, r5
 8003848:	f7fd f8e2 	bl	8000a10 <__aeabi_dcmpeq>
 800384c:	2800      	cmp	r0, #0
 800384e:	d046      	beq.n	80038de <pow+0xee>
 8003850:	2301      	movs	r3, #1
 8003852:	9302      	str	r3, [sp, #8]
 8003854:	4b96      	ldr	r3, [pc, #600]	; (8003ab0 <pow+0x2c0>)
 8003856:	9303      	str	r3, [sp, #12]
 8003858:	4b96      	ldr	r3, [pc, #600]	; (8003ab4 <pow+0x2c4>)
 800385a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800385e:	2200      	movs	r2, #0
 8003860:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003864:	9b00      	ldr	r3, [sp, #0]
 8003866:	2b02      	cmp	r3, #2
 8003868:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800386c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003870:	d033      	beq.n	80038da <pow+0xea>
 8003872:	a802      	add	r0, sp, #8
 8003874:	f000 fefb 	bl	800466e <matherr>
 8003878:	bb48      	cbnz	r0, 80038ce <pow+0xde>
 800387a:	e05d      	b.n	8003938 <pow+0x148>
 800387c:	f04f 0a00 	mov.w	sl, #0
 8003880:	f04f 0b00 	mov.w	fp, #0
 8003884:	4652      	mov	r2, sl
 8003886:	465b      	mov	r3, fp
 8003888:	4630      	mov	r0, r6
 800388a:	4639      	mov	r1, r7
 800388c:	f7fd f8c0 	bl	8000a10 <__aeabi_dcmpeq>
 8003890:	ec4b ab19 	vmov	d9, sl, fp
 8003894:	2800      	cmp	r0, #0
 8003896:	d054      	beq.n	8003942 <pow+0x152>
 8003898:	4652      	mov	r2, sl
 800389a:	465b      	mov	r3, fp
 800389c:	4620      	mov	r0, r4
 800389e:	4629      	mov	r1, r5
 80038a0:	f7fd f8b6 	bl	8000a10 <__aeabi_dcmpeq>
 80038a4:	4680      	mov	r8, r0
 80038a6:	b318      	cbz	r0, 80038f0 <pow+0x100>
 80038a8:	2301      	movs	r3, #1
 80038aa:	9302      	str	r3, [sp, #8]
 80038ac:	4b80      	ldr	r3, [pc, #512]	; (8003ab0 <pow+0x2c0>)
 80038ae:	9303      	str	r3, [sp, #12]
 80038b0:	9b01      	ldr	r3, [sp, #4]
 80038b2:	930a      	str	r3, [sp, #40]	; 0x28
 80038b4:	9b00      	ldr	r3, [sp, #0]
 80038b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80038ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80038be:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0d5      	beq.n	8003872 <pow+0x82>
 80038c6:	4b7b      	ldr	r3, [pc, #492]	; (8003ab4 <pow+0x2c4>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80038ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038d0:	b11b      	cbz	r3, 80038da <pow+0xea>
 80038d2:	f7ff fe91 	bl	80035f8 <__errno>
 80038d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038d8:	6003      	str	r3, [r0, #0]
 80038da:	ed9d 8b08 	vldr	d8, [sp, #32]
 80038de:	eeb0 0a48 	vmov.f32	s0, s16
 80038e2:	eef0 0a68 	vmov.f32	s1, s17
 80038e6:	b00d      	add	sp, #52	; 0x34
 80038e8:	ecbd 8b04 	vpop	{d8-d9}
 80038ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038f0:	ec45 4b10 	vmov	d0, r4, r5
 80038f4:	f000 feb3 	bl	800465e <finite>
 80038f8:	2800      	cmp	r0, #0
 80038fa:	d0f0      	beq.n	80038de <pow+0xee>
 80038fc:	4652      	mov	r2, sl
 80038fe:	465b      	mov	r3, fp
 8003900:	4620      	mov	r0, r4
 8003902:	4629      	mov	r1, r5
 8003904:	f7fd f88e 	bl	8000a24 <__aeabi_dcmplt>
 8003908:	2800      	cmp	r0, #0
 800390a:	d0e8      	beq.n	80038de <pow+0xee>
 800390c:	2301      	movs	r3, #1
 800390e:	9302      	str	r3, [sp, #8]
 8003910:	4b67      	ldr	r3, [pc, #412]	; (8003ab0 <pow+0x2c0>)
 8003912:	9303      	str	r3, [sp, #12]
 8003914:	f999 3000 	ldrsb.w	r3, [r9]
 8003918:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800391c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003920:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003924:	b913      	cbnz	r3, 800392c <pow+0x13c>
 8003926:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800392a:	e7a2      	b.n	8003872 <pow+0x82>
 800392c:	4962      	ldr	r1, [pc, #392]	; (8003ab8 <pow+0x2c8>)
 800392e:	2000      	movs	r0, #0
 8003930:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003934:	2b02      	cmp	r3, #2
 8003936:	d19c      	bne.n	8003872 <pow+0x82>
 8003938:	f7ff fe5e 	bl	80035f8 <__errno>
 800393c:	2321      	movs	r3, #33	; 0x21
 800393e:	6003      	str	r3, [r0, #0]
 8003940:	e7c5      	b.n	80038ce <pow+0xde>
 8003942:	eeb0 0a48 	vmov.f32	s0, s16
 8003946:	eef0 0a68 	vmov.f32	s1, s17
 800394a:	f000 fe88 	bl	800465e <finite>
 800394e:	9000      	str	r0, [sp, #0]
 8003950:	2800      	cmp	r0, #0
 8003952:	f040 8081 	bne.w	8003a58 <pow+0x268>
 8003956:	ec47 6b10 	vmov	d0, r6, r7
 800395a:	f000 fe80 	bl	800465e <finite>
 800395e:	2800      	cmp	r0, #0
 8003960:	d07a      	beq.n	8003a58 <pow+0x268>
 8003962:	ec45 4b10 	vmov	d0, r4, r5
 8003966:	f000 fe7a 	bl	800465e <finite>
 800396a:	2800      	cmp	r0, #0
 800396c:	d074      	beq.n	8003a58 <pow+0x268>
 800396e:	ec53 2b18 	vmov	r2, r3, d8
 8003972:	ee18 0a10 	vmov	r0, s16
 8003976:	4619      	mov	r1, r3
 8003978:	f7fd f87c 	bl	8000a74 <__aeabi_dcmpun>
 800397c:	f999 9000 	ldrsb.w	r9, [r9]
 8003980:	4b4b      	ldr	r3, [pc, #300]	; (8003ab0 <pow+0x2c0>)
 8003982:	b1b0      	cbz	r0, 80039b2 <pow+0x1c2>
 8003984:	2201      	movs	r2, #1
 8003986:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800398a:	9b00      	ldr	r3, [sp, #0]
 800398c:	930a      	str	r3, [sp, #40]	; 0x28
 800398e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003992:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003996:	f1b9 0f00 	cmp.w	r9, #0
 800399a:	d0c4      	beq.n	8003926 <pow+0x136>
 800399c:	4652      	mov	r2, sl
 800399e:	465b      	mov	r3, fp
 80039a0:	4650      	mov	r0, sl
 80039a2:	4659      	mov	r1, fp
 80039a4:	f7fc fef6 	bl	8000794 <__aeabi_ddiv>
 80039a8:	f1b9 0f02 	cmp.w	r9, #2
 80039ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80039b0:	e7c1      	b.n	8003936 <pow+0x146>
 80039b2:	2203      	movs	r2, #3
 80039b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039b8:	900a      	str	r0, [sp, #40]	; 0x28
 80039ba:	4629      	mov	r1, r5
 80039bc:	4620      	mov	r0, r4
 80039be:	2200      	movs	r2, #0
 80039c0:	4b3e      	ldr	r3, [pc, #248]	; (8003abc <pow+0x2cc>)
 80039c2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80039c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80039ca:	f7fc fdb9 	bl	8000540 <__aeabi_dmul>
 80039ce:	4604      	mov	r4, r0
 80039d0:	460d      	mov	r5, r1
 80039d2:	f1b9 0f00 	cmp.w	r9, #0
 80039d6:	d124      	bne.n	8003a22 <pow+0x232>
 80039d8:	4b39      	ldr	r3, [pc, #228]	; (8003ac0 <pow+0x2d0>)
 80039da:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80039de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80039e2:	4630      	mov	r0, r6
 80039e4:	4652      	mov	r2, sl
 80039e6:	465b      	mov	r3, fp
 80039e8:	4639      	mov	r1, r7
 80039ea:	f7fd f81b 	bl	8000a24 <__aeabi_dcmplt>
 80039ee:	2800      	cmp	r0, #0
 80039f0:	d056      	beq.n	8003aa0 <pow+0x2b0>
 80039f2:	ec45 4b10 	vmov	d0, r4, r5
 80039f6:	f000 fe47 	bl	8004688 <rint>
 80039fa:	4622      	mov	r2, r4
 80039fc:	462b      	mov	r3, r5
 80039fe:	ec51 0b10 	vmov	r0, r1, d0
 8003a02:	f7fd f805 	bl	8000a10 <__aeabi_dcmpeq>
 8003a06:	b920      	cbnz	r0, 8003a12 <pow+0x222>
 8003a08:	4b2e      	ldr	r3, [pc, #184]	; (8003ac4 <pow+0x2d4>)
 8003a0a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003a0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003a12:	f998 3000 	ldrsb.w	r3, [r8]
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d142      	bne.n	8003aa0 <pow+0x2b0>
 8003a1a:	f7ff fded 	bl	80035f8 <__errno>
 8003a1e:	2322      	movs	r3, #34	; 0x22
 8003a20:	e78d      	b.n	800393e <pow+0x14e>
 8003a22:	4b29      	ldr	r3, [pc, #164]	; (8003ac8 <pow+0x2d8>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003a2a:	4630      	mov	r0, r6
 8003a2c:	4652      	mov	r2, sl
 8003a2e:	465b      	mov	r3, fp
 8003a30:	4639      	mov	r1, r7
 8003a32:	f7fc fff7 	bl	8000a24 <__aeabi_dcmplt>
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d0eb      	beq.n	8003a12 <pow+0x222>
 8003a3a:	ec45 4b10 	vmov	d0, r4, r5
 8003a3e:	f000 fe23 	bl	8004688 <rint>
 8003a42:	4622      	mov	r2, r4
 8003a44:	462b      	mov	r3, r5
 8003a46:	ec51 0b10 	vmov	r0, r1, d0
 8003a4a:	f7fc ffe1 	bl	8000a10 <__aeabi_dcmpeq>
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d1df      	bne.n	8003a12 <pow+0x222>
 8003a52:	2200      	movs	r2, #0
 8003a54:	4b18      	ldr	r3, [pc, #96]	; (8003ab8 <pow+0x2c8>)
 8003a56:	e7da      	b.n	8003a0e <pow+0x21e>
 8003a58:	2200      	movs	r2, #0
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	ec51 0b18 	vmov	r0, r1, d8
 8003a60:	f7fc ffd6 	bl	8000a10 <__aeabi_dcmpeq>
 8003a64:	2800      	cmp	r0, #0
 8003a66:	f43f af3a 	beq.w	80038de <pow+0xee>
 8003a6a:	ec47 6b10 	vmov	d0, r6, r7
 8003a6e:	f000 fdf6 	bl	800465e <finite>
 8003a72:	2800      	cmp	r0, #0
 8003a74:	f43f af33 	beq.w	80038de <pow+0xee>
 8003a78:	ec45 4b10 	vmov	d0, r4, r5
 8003a7c:	f000 fdef 	bl	800465e <finite>
 8003a80:	2800      	cmp	r0, #0
 8003a82:	f43f af2c 	beq.w	80038de <pow+0xee>
 8003a86:	2304      	movs	r3, #4
 8003a88:	9302      	str	r3, [sp, #8]
 8003a8a:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <pow+0x2c0>)
 8003a8c:	9303      	str	r3, [sp, #12]
 8003a8e:	2300      	movs	r3, #0
 8003a90:	930a      	str	r3, [sp, #40]	; 0x28
 8003a92:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003a96:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003a9a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8003a9e:	e7b8      	b.n	8003a12 <pow+0x222>
 8003aa0:	a802      	add	r0, sp, #8
 8003aa2:	f000 fde4 	bl	800466e <matherr>
 8003aa6:	2800      	cmp	r0, #0
 8003aa8:	f47f af11 	bne.w	80038ce <pow+0xde>
 8003aac:	e7b5      	b.n	8003a1a <pow+0x22a>
 8003aae:	bf00      	nop
 8003ab0:	080049a0 	.word	0x080049a0
 8003ab4:	3ff00000 	.word	0x3ff00000
 8003ab8:	fff00000 	.word	0xfff00000
 8003abc:	3fe00000 	.word	0x3fe00000
 8003ac0:	47efffff 	.word	0x47efffff
 8003ac4:	c7efffff 	.word	0xc7efffff
 8003ac8:	7ff00000 	.word	0x7ff00000
 8003acc:	200000e4 	.word	0x200000e4

08003ad0 <__ieee754_pow>:
 8003ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad4:	b091      	sub	sp, #68	; 0x44
 8003ad6:	ed8d 1b00 	vstr	d1, [sp]
 8003ada:	e9dd 2900 	ldrd	r2, r9, [sp]
 8003ade:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8003ae2:	ea58 0302 	orrs.w	r3, r8, r2
 8003ae6:	ec57 6b10 	vmov	r6, r7, d0
 8003aea:	f000 84be 	beq.w	800446a <__ieee754_pow+0x99a>
 8003aee:	4b7a      	ldr	r3, [pc, #488]	; (8003cd8 <__ieee754_pow+0x208>)
 8003af0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8003af4:	429c      	cmp	r4, r3
 8003af6:	463d      	mov	r5, r7
 8003af8:	ee10 aa10 	vmov	sl, s0
 8003afc:	dc09      	bgt.n	8003b12 <__ieee754_pow+0x42>
 8003afe:	d103      	bne.n	8003b08 <__ieee754_pow+0x38>
 8003b00:	b93e      	cbnz	r6, 8003b12 <__ieee754_pow+0x42>
 8003b02:	45a0      	cmp	r8, r4
 8003b04:	dc0d      	bgt.n	8003b22 <__ieee754_pow+0x52>
 8003b06:	e001      	b.n	8003b0c <__ieee754_pow+0x3c>
 8003b08:	4598      	cmp	r8, r3
 8003b0a:	dc02      	bgt.n	8003b12 <__ieee754_pow+0x42>
 8003b0c:	4598      	cmp	r8, r3
 8003b0e:	d10e      	bne.n	8003b2e <__ieee754_pow+0x5e>
 8003b10:	b16a      	cbz	r2, 8003b2e <__ieee754_pow+0x5e>
 8003b12:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003b16:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003b1a:	ea54 030a 	orrs.w	r3, r4, sl
 8003b1e:	f000 84a4 	beq.w	800446a <__ieee754_pow+0x99a>
 8003b22:	486e      	ldr	r0, [pc, #440]	; (8003cdc <__ieee754_pow+0x20c>)
 8003b24:	b011      	add	sp, #68	; 0x44
 8003b26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b2a:	f000 bda5 	b.w	8004678 <nan>
 8003b2e:	2d00      	cmp	r5, #0
 8003b30:	da53      	bge.n	8003bda <__ieee754_pow+0x10a>
 8003b32:	4b6b      	ldr	r3, [pc, #428]	; (8003ce0 <__ieee754_pow+0x210>)
 8003b34:	4598      	cmp	r8, r3
 8003b36:	dc4d      	bgt.n	8003bd4 <__ieee754_pow+0x104>
 8003b38:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8003b3c:	4598      	cmp	r8, r3
 8003b3e:	dd4c      	ble.n	8003bda <__ieee754_pow+0x10a>
 8003b40:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003b44:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003b48:	2b14      	cmp	r3, #20
 8003b4a:	dd26      	ble.n	8003b9a <__ieee754_pow+0xca>
 8003b4c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8003b50:	fa22 f103 	lsr.w	r1, r2, r3
 8003b54:	fa01 f303 	lsl.w	r3, r1, r3
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d13e      	bne.n	8003bda <__ieee754_pow+0x10a>
 8003b5c:	f001 0101 	and.w	r1, r1, #1
 8003b60:	f1c1 0b02 	rsb	fp, r1, #2
 8003b64:	2a00      	cmp	r2, #0
 8003b66:	d15b      	bne.n	8003c20 <__ieee754_pow+0x150>
 8003b68:	4b5b      	ldr	r3, [pc, #364]	; (8003cd8 <__ieee754_pow+0x208>)
 8003b6a:	4598      	cmp	r8, r3
 8003b6c:	d124      	bne.n	8003bb8 <__ieee754_pow+0xe8>
 8003b6e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8003b72:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8003b76:	ea53 030a 	orrs.w	r3, r3, sl
 8003b7a:	f000 8476 	beq.w	800446a <__ieee754_pow+0x99a>
 8003b7e:	4b59      	ldr	r3, [pc, #356]	; (8003ce4 <__ieee754_pow+0x214>)
 8003b80:	429c      	cmp	r4, r3
 8003b82:	dd2d      	ble.n	8003be0 <__ieee754_pow+0x110>
 8003b84:	f1b9 0f00 	cmp.w	r9, #0
 8003b88:	f280 8473 	bge.w	8004472 <__ieee754_pow+0x9a2>
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	2100      	movs	r1, #0
 8003b90:	ec41 0b10 	vmov	d0, r0, r1
 8003b94:	b011      	add	sp, #68	; 0x44
 8003b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b9a:	2a00      	cmp	r2, #0
 8003b9c:	d13e      	bne.n	8003c1c <__ieee754_pow+0x14c>
 8003b9e:	f1c3 0314 	rsb	r3, r3, #20
 8003ba2:	fa48 f103 	asr.w	r1, r8, r3
 8003ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8003baa:	4543      	cmp	r3, r8
 8003bac:	f040 8469 	bne.w	8004482 <__ieee754_pow+0x9b2>
 8003bb0:	f001 0101 	and.w	r1, r1, #1
 8003bb4:	f1c1 0b02 	rsb	fp, r1, #2
 8003bb8:	4b4b      	ldr	r3, [pc, #300]	; (8003ce8 <__ieee754_pow+0x218>)
 8003bba:	4598      	cmp	r8, r3
 8003bbc:	d118      	bne.n	8003bf0 <__ieee754_pow+0x120>
 8003bbe:	f1b9 0f00 	cmp.w	r9, #0
 8003bc2:	f280 845a 	bge.w	800447a <__ieee754_pow+0x9aa>
 8003bc6:	4948      	ldr	r1, [pc, #288]	; (8003ce8 <__ieee754_pow+0x218>)
 8003bc8:	4632      	mov	r2, r6
 8003bca:	463b      	mov	r3, r7
 8003bcc:	2000      	movs	r0, #0
 8003bce:	f7fc fde1 	bl	8000794 <__aeabi_ddiv>
 8003bd2:	e7dd      	b.n	8003b90 <__ieee754_pow+0xc0>
 8003bd4:	f04f 0b02 	mov.w	fp, #2
 8003bd8:	e7c4      	b.n	8003b64 <__ieee754_pow+0x94>
 8003bda:	f04f 0b00 	mov.w	fp, #0
 8003bde:	e7c1      	b.n	8003b64 <__ieee754_pow+0x94>
 8003be0:	f1b9 0f00 	cmp.w	r9, #0
 8003be4:	dad2      	bge.n	8003b8c <__ieee754_pow+0xbc>
 8003be6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8003bea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003bee:	e7cf      	b.n	8003b90 <__ieee754_pow+0xc0>
 8003bf0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8003bf4:	d106      	bne.n	8003c04 <__ieee754_pow+0x134>
 8003bf6:	4632      	mov	r2, r6
 8003bf8:	463b      	mov	r3, r7
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	f7fc fc9f 	bl	8000540 <__aeabi_dmul>
 8003c02:	e7c5      	b.n	8003b90 <__ieee754_pow+0xc0>
 8003c04:	4b39      	ldr	r3, [pc, #228]	; (8003cec <__ieee754_pow+0x21c>)
 8003c06:	4599      	cmp	r9, r3
 8003c08:	d10a      	bne.n	8003c20 <__ieee754_pow+0x150>
 8003c0a:	2d00      	cmp	r5, #0
 8003c0c:	db08      	blt.n	8003c20 <__ieee754_pow+0x150>
 8003c0e:	ec47 6b10 	vmov	d0, r6, r7
 8003c12:	b011      	add	sp, #68	; 0x44
 8003c14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c18:	f000 bc68 	b.w	80044ec <__ieee754_sqrt>
 8003c1c:	f04f 0b00 	mov.w	fp, #0
 8003c20:	ec47 6b10 	vmov	d0, r6, r7
 8003c24:	f000 fd12 	bl	800464c <fabs>
 8003c28:	ec51 0b10 	vmov	r0, r1, d0
 8003c2c:	f1ba 0f00 	cmp.w	sl, #0
 8003c30:	d127      	bne.n	8003c82 <__ieee754_pow+0x1b2>
 8003c32:	b124      	cbz	r4, 8003c3e <__ieee754_pow+0x16e>
 8003c34:	4b2c      	ldr	r3, [pc, #176]	; (8003ce8 <__ieee754_pow+0x218>)
 8003c36:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d121      	bne.n	8003c82 <__ieee754_pow+0x1b2>
 8003c3e:	f1b9 0f00 	cmp.w	r9, #0
 8003c42:	da05      	bge.n	8003c50 <__ieee754_pow+0x180>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	2000      	movs	r0, #0
 8003c4a:	4927      	ldr	r1, [pc, #156]	; (8003ce8 <__ieee754_pow+0x218>)
 8003c4c:	f7fc fda2 	bl	8000794 <__aeabi_ddiv>
 8003c50:	2d00      	cmp	r5, #0
 8003c52:	da9d      	bge.n	8003b90 <__ieee754_pow+0xc0>
 8003c54:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003c58:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003c5c:	ea54 030b 	orrs.w	r3, r4, fp
 8003c60:	d108      	bne.n	8003c74 <__ieee754_pow+0x1a4>
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4610      	mov	r0, r2
 8003c68:	4619      	mov	r1, r3
 8003c6a:	f7fc fab1 	bl	80001d0 <__aeabi_dsub>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	e7ac      	b.n	8003bce <__ieee754_pow+0xfe>
 8003c74:	f1bb 0f01 	cmp.w	fp, #1
 8003c78:	d18a      	bne.n	8003b90 <__ieee754_pow+0xc0>
 8003c7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003c7e:	4619      	mov	r1, r3
 8003c80:	e786      	b.n	8003b90 <__ieee754_pow+0xc0>
 8003c82:	0fed      	lsrs	r5, r5, #31
 8003c84:	1e6b      	subs	r3, r5, #1
 8003c86:	930d      	str	r3, [sp, #52]	; 0x34
 8003c88:	ea5b 0303 	orrs.w	r3, fp, r3
 8003c8c:	d102      	bne.n	8003c94 <__ieee754_pow+0x1c4>
 8003c8e:	4632      	mov	r2, r6
 8003c90:	463b      	mov	r3, r7
 8003c92:	e7e8      	b.n	8003c66 <__ieee754_pow+0x196>
 8003c94:	4b16      	ldr	r3, [pc, #88]	; (8003cf0 <__ieee754_pow+0x220>)
 8003c96:	4598      	cmp	r8, r3
 8003c98:	f340 80fe 	ble.w	8003e98 <__ieee754_pow+0x3c8>
 8003c9c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8003ca0:	4598      	cmp	r8, r3
 8003ca2:	dd0a      	ble.n	8003cba <__ieee754_pow+0x1ea>
 8003ca4:	4b0f      	ldr	r3, [pc, #60]	; (8003ce4 <__ieee754_pow+0x214>)
 8003ca6:	429c      	cmp	r4, r3
 8003ca8:	dc0d      	bgt.n	8003cc6 <__ieee754_pow+0x1f6>
 8003caa:	f1b9 0f00 	cmp.w	r9, #0
 8003cae:	f6bf af6d 	bge.w	8003b8c <__ieee754_pow+0xbc>
 8003cb2:	a307      	add	r3, pc, #28	; (adr r3, 8003cd0 <__ieee754_pow+0x200>)
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	e79f      	b.n	8003bfa <__ieee754_pow+0x12a>
 8003cba:	4b0e      	ldr	r3, [pc, #56]	; (8003cf4 <__ieee754_pow+0x224>)
 8003cbc:	429c      	cmp	r4, r3
 8003cbe:	ddf4      	ble.n	8003caa <__ieee754_pow+0x1da>
 8003cc0:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <__ieee754_pow+0x218>)
 8003cc2:	429c      	cmp	r4, r3
 8003cc4:	dd18      	ble.n	8003cf8 <__ieee754_pow+0x228>
 8003cc6:	f1b9 0f00 	cmp.w	r9, #0
 8003cca:	dcf2      	bgt.n	8003cb2 <__ieee754_pow+0x1e2>
 8003ccc:	e75e      	b.n	8003b8c <__ieee754_pow+0xbc>
 8003cce:	bf00      	nop
 8003cd0:	8800759c 	.word	0x8800759c
 8003cd4:	7e37e43c 	.word	0x7e37e43c
 8003cd8:	7ff00000 	.word	0x7ff00000
 8003cdc:	080049a3 	.word	0x080049a3
 8003ce0:	433fffff 	.word	0x433fffff
 8003ce4:	3fefffff 	.word	0x3fefffff
 8003ce8:	3ff00000 	.word	0x3ff00000
 8003cec:	3fe00000 	.word	0x3fe00000
 8003cf0:	41e00000 	.word	0x41e00000
 8003cf4:	3feffffe 	.word	0x3feffffe
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	4b63      	ldr	r3, [pc, #396]	; (8003e88 <__ieee754_pow+0x3b8>)
 8003cfc:	f7fc fa68 	bl	80001d0 <__aeabi_dsub>
 8003d00:	a355      	add	r3, pc, #340	; (adr r3, 8003e58 <__ieee754_pow+0x388>)
 8003d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d06:	4604      	mov	r4, r0
 8003d08:	460d      	mov	r5, r1
 8003d0a:	f7fc fc19 	bl	8000540 <__aeabi_dmul>
 8003d0e:	a354      	add	r3, pc, #336	; (adr r3, 8003e60 <__ieee754_pow+0x390>)
 8003d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d14:	4606      	mov	r6, r0
 8003d16:	460f      	mov	r7, r1
 8003d18:	4620      	mov	r0, r4
 8003d1a:	4629      	mov	r1, r5
 8003d1c:	f7fc fc10 	bl	8000540 <__aeabi_dmul>
 8003d20:	2200      	movs	r2, #0
 8003d22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d26:	4b59      	ldr	r3, [pc, #356]	; (8003e8c <__ieee754_pow+0x3bc>)
 8003d28:	4620      	mov	r0, r4
 8003d2a:	4629      	mov	r1, r5
 8003d2c:	f7fc fc08 	bl	8000540 <__aeabi_dmul>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	a14c      	add	r1, pc, #304	; (adr r1, 8003e68 <__ieee754_pow+0x398>)
 8003d36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d3a:	f7fc fa49 	bl	80001d0 <__aeabi_dsub>
 8003d3e:	4622      	mov	r2, r4
 8003d40:	462b      	mov	r3, r5
 8003d42:	f7fc fbfd 	bl	8000540 <__aeabi_dmul>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	4950      	ldr	r1, [pc, #320]	; (8003e90 <__ieee754_pow+0x3c0>)
 8003d4e:	f7fc fa3f 	bl	80001d0 <__aeabi_dsub>
 8003d52:	4622      	mov	r2, r4
 8003d54:	462b      	mov	r3, r5
 8003d56:	4680      	mov	r8, r0
 8003d58:	4689      	mov	r9, r1
 8003d5a:	4620      	mov	r0, r4
 8003d5c:	4629      	mov	r1, r5
 8003d5e:	f7fc fbef 	bl	8000540 <__aeabi_dmul>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4640      	mov	r0, r8
 8003d68:	4649      	mov	r1, r9
 8003d6a:	f7fc fbe9 	bl	8000540 <__aeabi_dmul>
 8003d6e:	a340      	add	r3, pc, #256	; (adr r3, 8003e70 <__ieee754_pow+0x3a0>)
 8003d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d74:	f7fc fbe4 	bl	8000540 <__aeabi_dmul>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d80:	f7fc fa26 	bl	80001d0 <__aeabi_dsub>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4604      	mov	r4, r0
 8003d8a:	460d      	mov	r5, r1
 8003d8c:	4630      	mov	r0, r6
 8003d8e:	4639      	mov	r1, r7
 8003d90:	f7fc fa20 	bl	80001d4 <__adddf3>
 8003d94:	2000      	movs	r0, #0
 8003d96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d9a:	4632      	mov	r2, r6
 8003d9c:	463b      	mov	r3, r7
 8003d9e:	f7fc fa17 	bl	80001d0 <__aeabi_dsub>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4620      	mov	r0, r4
 8003da8:	4629      	mov	r1, r5
 8003daa:	f7fc fa11 	bl	80001d0 <__aeabi_dsub>
 8003dae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003db0:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003db4:	4313      	orrs	r3, r2
 8003db6:	4606      	mov	r6, r0
 8003db8:	460f      	mov	r7, r1
 8003dba:	f040 81eb 	bne.w	8004194 <__ieee754_pow+0x6c4>
 8003dbe:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8003e78 <__ieee754_pow+0x3a8>
 8003dc2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8003dc6:	2400      	movs	r4, #0
 8003dc8:	4622      	mov	r2, r4
 8003dca:	462b      	mov	r3, r5
 8003dcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003dd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003dd4:	f7fc f9fc 	bl	80001d0 <__aeabi_dsub>
 8003dd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ddc:	f7fc fbb0 	bl	8000540 <__aeabi_dmul>
 8003de0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003de4:	4680      	mov	r8, r0
 8003de6:	4689      	mov	r9, r1
 8003de8:	4630      	mov	r0, r6
 8003dea:	4639      	mov	r1, r7
 8003dec:	f7fc fba8 	bl	8000540 <__aeabi_dmul>
 8003df0:	4602      	mov	r2, r0
 8003df2:	460b      	mov	r3, r1
 8003df4:	4640      	mov	r0, r8
 8003df6:	4649      	mov	r1, r9
 8003df8:	f7fc f9ec 	bl	80001d4 <__adddf3>
 8003dfc:	4622      	mov	r2, r4
 8003dfe:	462b      	mov	r3, r5
 8003e00:	4680      	mov	r8, r0
 8003e02:	4689      	mov	r9, r1
 8003e04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e08:	f7fc fb9a 	bl	8000540 <__aeabi_dmul>
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	4604      	mov	r4, r0
 8003e10:	460d      	mov	r5, r1
 8003e12:	4602      	mov	r2, r0
 8003e14:	4649      	mov	r1, r9
 8003e16:	4640      	mov	r0, r8
 8003e18:	e9cd 4500 	strd	r4, r5, [sp]
 8003e1c:	f7fc f9da 	bl	80001d4 <__adddf3>
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <__ieee754_pow+0x3c4>)
 8003e22:	4299      	cmp	r1, r3
 8003e24:	4606      	mov	r6, r0
 8003e26:	460f      	mov	r7, r1
 8003e28:	468b      	mov	fp, r1
 8003e2a:	f340 82f7 	ble.w	800441c <__ieee754_pow+0x94c>
 8003e2e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8003e32:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8003e36:	4303      	orrs	r3, r0
 8003e38:	f000 81ea 	beq.w	8004210 <__ieee754_pow+0x740>
 8003e3c:	a310      	add	r3, pc, #64	; (adr r3, 8003e80 <__ieee754_pow+0x3b0>)
 8003e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e46:	f7fc fb7b 	bl	8000540 <__aeabi_dmul>
 8003e4a:	a30d      	add	r3, pc, #52	; (adr r3, 8003e80 <__ieee754_pow+0x3b0>)
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	e6d5      	b.n	8003bfe <__ieee754_pow+0x12e>
 8003e52:	bf00      	nop
 8003e54:	f3af 8000 	nop.w
 8003e58:	60000000 	.word	0x60000000
 8003e5c:	3ff71547 	.word	0x3ff71547
 8003e60:	f85ddf44 	.word	0xf85ddf44
 8003e64:	3e54ae0b 	.word	0x3e54ae0b
 8003e68:	55555555 	.word	0x55555555
 8003e6c:	3fd55555 	.word	0x3fd55555
 8003e70:	652b82fe 	.word	0x652b82fe
 8003e74:	3ff71547 	.word	0x3ff71547
 8003e78:	00000000 	.word	0x00000000
 8003e7c:	bff00000 	.word	0xbff00000
 8003e80:	8800759c 	.word	0x8800759c
 8003e84:	7e37e43c 	.word	0x7e37e43c
 8003e88:	3ff00000 	.word	0x3ff00000
 8003e8c:	3fd00000 	.word	0x3fd00000
 8003e90:	3fe00000 	.word	0x3fe00000
 8003e94:	408fffff 	.word	0x408fffff
 8003e98:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8003e9c:	f04f 0200 	mov.w	r2, #0
 8003ea0:	da05      	bge.n	8003eae <__ieee754_pow+0x3de>
 8003ea2:	4bd3      	ldr	r3, [pc, #844]	; (80041f0 <__ieee754_pow+0x720>)
 8003ea4:	f7fc fb4c 	bl	8000540 <__aeabi_dmul>
 8003ea8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8003eac:	460c      	mov	r4, r1
 8003eae:	1523      	asrs	r3, r4, #20
 8003eb0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003eb4:	4413      	add	r3, r2
 8003eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8003eb8:	4bce      	ldr	r3, [pc, #824]	; (80041f4 <__ieee754_pow+0x724>)
 8003eba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003ebe:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8003ec2:	429c      	cmp	r4, r3
 8003ec4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8003ec8:	dd08      	ble.n	8003edc <__ieee754_pow+0x40c>
 8003eca:	4bcb      	ldr	r3, [pc, #812]	; (80041f8 <__ieee754_pow+0x728>)
 8003ecc:	429c      	cmp	r4, r3
 8003ece:	f340 815e 	ble.w	800418e <__ieee754_pow+0x6be>
 8003ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ed8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8003edc:	f04f 0a00 	mov.w	sl, #0
 8003ee0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8003ee4:	930c      	str	r3, [sp, #48]	; 0x30
 8003ee6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003ee8:	4bc4      	ldr	r3, [pc, #784]	; (80041fc <__ieee754_pow+0x72c>)
 8003eea:	4413      	add	r3, r2
 8003eec:	ed93 7b00 	vldr	d7, [r3]
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	ec53 2b17 	vmov	r2, r3, d7
 8003ef6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003efa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003efe:	f7fc f967 	bl	80001d0 <__aeabi_dsub>
 8003f02:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003f06:	4606      	mov	r6, r0
 8003f08:	460f      	mov	r7, r1
 8003f0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f0e:	f7fc f961 	bl	80001d4 <__adddf3>
 8003f12:	4602      	mov	r2, r0
 8003f14:	460b      	mov	r3, r1
 8003f16:	2000      	movs	r0, #0
 8003f18:	49b9      	ldr	r1, [pc, #740]	; (8004200 <__ieee754_pow+0x730>)
 8003f1a:	f7fc fc3b 	bl	8000794 <__aeabi_ddiv>
 8003f1e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	4630      	mov	r0, r6
 8003f28:	4639      	mov	r1, r7
 8003f2a:	f7fc fb09 	bl	8000540 <__aeabi_dmul>
 8003f2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f32:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003f36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	9302      	str	r3, [sp, #8]
 8003f3e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8003f42:	106d      	asrs	r5, r5, #1
 8003f44:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8003f48:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8003f52:	4640      	mov	r0, r8
 8003f54:	4649      	mov	r1, r9
 8003f56:	4614      	mov	r4, r2
 8003f58:	461d      	mov	r5, r3
 8003f5a:	f7fc faf1 	bl	8000540 <__aeabi_dmul>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	4630      	mov	r0, r6
 8003f64:	4639      	mov	r1, r7
 8003f66:	f7fc f933 	bl	80001d0 <__aeabi_dsub>
 8003f6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f6e:	4606      	mov	r6, r0
 8003f70:	460f      	mov	r7, r1
 8003f72:	4620      	mov	r0, r4
 8003f74:	4629      	mov	r1, r5
 8003f76:	f7fc f92b 	bl	80001d0 <__aeabi_dsub>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003f82:	f7fc f925 	bl	80001d0 <__aeabi_dsub>
 8003f86:	4642      	mov	r2, r8
 8003f88:	464b      	mov	r3, r9
 8003f8a:	f7fc fad9 	bl	8000540 <__aeabi_dmul>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	460b      	mov	r3, r1
 8003f92:	4630      	mov	r0, r6
 8003f94:	4639      	mov	r1, r7
 8003f96:	f7fc f91b 	bl	80001d0 <__aeabi_dsub>
 8003f9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003f9e:	f7fc facf 	bl	8000540 <__aeabi_dmul>
 8003fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003fa6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003faa:	4610      	mov	r0, r2
 8003fac:	4619      	mov	r1, r3
 8003fae:	f7fc fac7 	bl	8000540 <__aeabi_dmul>
 8003fb2:	a37b      	add	r3, pc, #492	; (adr r3, 80041a0 <__ieee754_pow+0x6d0>)
 8003fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb8:	4604      	mov	r4, r0
 8003fba:	460d      	mov	r5, r1
 8003fbc:	f7fc fac0 	bl	8000540 <__aeabi_dmul>
 8003fc0:	a379      	add	r3, pc, #484	; (adr r3, 80041a8 <__ieee754_pow+0x6d8>)
 8003fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc6:	f7fc f905 	bl	80001d4 <__adddf3>
 8003fca:	4622      	mov	r2, r4
 8003fcc:	462b      	mov	r3, r5
 8003fce:	f7fc fab7 	bl	8000540 <__aeabi_dmul>
 8003fd2:	a377      	add	r3, pc, #476	; (adr r3, 80041b0 <__ieee754_pow+0x6e0>)
 8003fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd8:	f7fc f8fc 	bl	80001d4 <__adddf3>
 8003fdc:	4622      	mov	r2, r4
 8003fde:	462b      	mov	r3, r5
 8003fe0:	f7fc faae 	bl	8000540 <__aeabi_dmul>
 8003fe4:	a374      	add	r3, pc, #464	; (adr r3, 80041b8 <__ieee754_pow+0x6e8>)
 8003fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fea:	f7fc f8f3 	bl	80001d4 <__adddf3>
 8003fee:	4622      	mov	r2, r4
 8003ff0:	462b      	mov	r3, r5
 8003ff2:	f7fc faa5 	bl	8000540 <__aeabi_dmul>
 8003ff6:	a372      	add	r3, pc, #456	; (adr r3, 80041c0 <__ieee754_pow+0x6f0>)
 8003ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffc:	f7fc f8ea 	bl	80001d4 <__adddf3>
 8004000:	4622      	mov	r2, r4
 8004002:	462b      	mov	r3, r5
 8004004:	f7fc fa9c 	bl	8000540 <__aeabi_dmul>
 8004008:	a36f      	add	r3, pc, #444	; (adr r3, 80041c8 <__ieee754_pow+0x6f8>)
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	f7fc f8e1 	bl	80001d4 <__adddf3>
 8004012:	4622      	mov	r2, r4
 8004014:	4606      	mov	r6, r0
 8004016:	460f      	mov	r7, r1
 8004018:	462b      	mov	r3, r5
 800401a:	4620      	mov	r0, r4
 800401c:	4629      	mov	r1, r5
 800401e:	f7fc fa8f 	bl	8000540 <__aeabi_dmul>
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	4630      	mov	r0, r6
 8004028:	4639      	mov	r1, r7
 800402a:	f7fc fa89 	bl	8000540 <__aeabi_dmul>
 800402e:	4642      	mov	r2, r8
 8004030:	4604      	mov	r4, r0
 8004032:	460d      	mov	r5, r1
 8004034:	464b      	mov	r3, r9
 8004036:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800403a:	f7fc f8cb 	bl	80001d4 <__adddf3>
 800403e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004042:	f7fc fa7d 	bl	8000540 <__aeabi_dmul>
 8004046:	4622      	mov	r2, r4
 8004048:	462b      	mov	r3, r5
 800404a:	f7fc f8c3 	bl	80001d4 <__adddf3>
 800404e:	4642      	mov	r2, r8
 8004050:	4606      	mov	r6, r0
 8004052:	460f      	mov	r7, r1
 8004054:	464b      	mov	r3, r9
 8004056:	4640      	mov	r0, r8
 8004058:	4649      	mov	r1, r9
 800405a:	f7fc fa71 	bl	8000540 <__aeabi_dmul>
 800405e:	2200      	movs	r2, #0
 8004060:	4b68      	ldr	r3, [pc, #416]	; (8004204 <__ieee754_pow+0x734>)
 8004062:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004066:	f7fc f8b5 	bl	80001d4 <__adddf3>
 800406a:	4632      	mov	r2, r6
 800406c:	463b      	mov	r3, r7
 800406e:	f7fc f8b1 	bl	80001d4 <__adddf3>
 8004072:	9802      	ldr	r0, [sp, #8]
 8004074:	460d      	mov	r5, r1
 8004076:	4604      	mov	r4, r0
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4640      	mov	r0, r8
 800407e:	4649      	mov	r1, r9
 8004080:	f7fc fa5e 	bl	8000540 <__aeabi_dmul>
 8004084:	2200      	movs	r2, #0
 8004086:	4680      	mov	r8, r0
 8004088:	4689      	mov	r9, r1
 800408a:	4b5e      	ldr	r3, [pc, #376]	; (8004204 <__ieee754_pow+0x734>)
 800408c:	4620      	mov	r0, r4
 800408e:	4629      	mov	r1, r5
 8004090:	f7fc f89e 	bl	80001d0 <__aeabi_dsub>
 8004094:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004098:	f7fc f89a 	bl	80001d0 <__aeabi_dsub>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4630      	mov	r0, r6
 80040a2:	4639      	mov	r1, r7
 80040a4:	f7fc f894 	bl	80001d0 <__aeabi_dsub>
 80040a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040ac:	f7fc fa48 	bl	8000540 <__aeabi_dmul>
 80040b0:	4622      	mov	r2, r4
 80040b2:	4606      	mov	r6, r0
 80040b4:	460f      	mov	r7, r1
 80040b6:	462b      	mov	r3, r5
 80040b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040bc:	f7fc fa40 	bl	8000540 <__aeabi_dmul>
 80040c0:	4602      	mov	r2, r0
 80040c2:	460b      	mov	r3, r1
 80040c4:	4630      	mov	r0, r6
 80040c6:	4639      	mov	r1, r7
 80040c8:	f7fc f884 	bl	80001d4 <__adddf3>
 80040cc:	4606      	mov	r6, r0
 80040ce:	460f      	mov	r7, r1
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4640      	mov	r0, r8
 80040d6:	4649      	mov	r1, r9
 80040d8:	f7fc f87c 	bl	80001d4 <__adddf3>
 80040dc:	9802      	ldr	r0, [sp, #8]
 80040de:	a33c      	add	r3, pc, #240	; (adr r3, 80041d0 <__ieee754_pow+0x700>)
 80040e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e4:	4604      	mov	r4, r0
 80040e6:	460d      	mov	r5, r1
 80040e8:	f7fc fa2a 	bl	8000540 <__aeabi_dmul>
 80040ec:	4642      	mov	r2, r8
 80040ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80040f2:	464b      	mov	r3, r9
 80040f4:	4620      	mov	r0, r4
 80040f6:	4629      	mov	r1, r5
 80040f8:	f7fc f86a 	bl	80001d0 <__aeabi_dsub>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	4630      	mov	r0, r6
 8004102:	4639      	mov	r1, r7
 8004104:	f7fc f864 	bl	80001d0 <__aeabi_dsub>
 8004108:	a333      	add	r3, pc, #204	; (adr r3, 80041d8 <__ieee754_pow+0x708>)
 800410a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410e:	f7fc fa17 	bl	8000540 <__aeabi_dmul>
 8004112:	a333      	add	r3, pc, #204	; (adr r3, 80041e0 <__ieee754_pow+0x710>)
 8004114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004118:	4606      	mov	r6, r0
 800411a:	460f      	mov	r7, r1
 800411c:	4620      	mov	r0, r4
 800411e:	4629      	mov	r1, r5
 8004120:	f7fc fa0e 	bl	8000540 <__aeabi_dmul>
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4630      	mov	r0, r6
 800412a:	4639      	mov	r1, r7
 800412c:	f7fc f852 	bl	80001d4 <__adddf3>
 8004130:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004132:	4b35      	ldr	r3, [pc, #212]	; (8004208 <__ieee754_pow+0x738>)
 8004134:	4413      	add	r3, r2
 8004136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413a:	f7fc f84b 	bl	80001d4 <__adddf3>
 800413e:	4604      	mov	r4, r0
 8004140:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004142:	460d      	mov	r5, r1
 8004144:	f7fc f992 	bl	800046c <__aeabi_i2d>
 8004148:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800414a:	4b30      	ldr	r3, [pc, #192]	; (800420c <__ieee754_pow+0x73c>)
 800414c:	4413      	add	r3, r2
 800414e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004152:	4606      	mov	r6, r0
 8004154:	460f      	mov	r7, r1
 8004156:	4622      	mov	r2, r4
 8004158:	462b      	mov	r3, r5
 800415a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800415e:	f7fc f839 	bl	80001d4 <__adddf3>
 8004162:	4642      	mov	r2, r8
 8004164:	464b      	mov	r3, r9
 8004166:	f7fc f835 	bl	80001d4 <__adddf3>
 800416a:	4632      	mov	r2, r6
 800416c:	463b      	mov	r3, r7
 800416e:	f7fc f831 	bl	80001d4 <__adddf3>
 8004172:	9802      	ldr	r0, [sp, #8]
 8004174:	4632      	mov	r2, r6
 8004176:	463b      	mov	r3, r7
 8004178:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800417c:	f7fc f828 	bl	80001d0 <__aeabi_dsub>
 8004180:	4642      	mov	r2, r8
 8004182:	464b      	mov	r3, r9
 8004184:	f7fc f824 	bl	80001d0 <__aeabi_dsub>
 8004188:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800418c:	e607      	b.n	8003d9e <__ieee754_pow+0x2ce>
 800418e:	f04f 0a01 	mov.w	sl, #1
 8004192:	e6a5      	b.n	8003ee0 <__ieee754_pow+0x410>
 8004194:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80041e8 <__ieee754_pow+0x718>
 8004198:	e613      	b.n	8003dc2 <__ieee754_pow+0x2f2>
 800419a:	bf00      	nop
 800419c:	f3af 8000 	nop.w
 80041a0:	4a454eef 	.word	0x4a454eef
 80041a4:	3fca7e28 	.word	0x3fca7e28
 80041a8:	93c9db65 	.word	0x93c9db65
 80041ac:	3fcd864a 	.word	0x3fcd864a
 80041b0:	a91d4101 	.word	0xa91d4101
 80041b4:	3fd17460 	.word	0x3fd17460
 80041b8:	518f264d 	.word	0x518f264d
 80041bc:	3fd55555 	.word	0x3fd55555
 80041c0:	db6fabff 	.word	0xdb6fabff
 80041c4:	3fdb6db6 	.word	0x3fdb6db6
 80041c8:	33333303 	.word	0x33333303
 80041cc:	3fe33333 	.word	0x3fe33333
 80041d0:	e0000000 	.word	0xe0000000
 80041d4:	3feec709 	.word	0x3feec709
 80041d8:	dc3a03fd 	.word	0xdc3a03fd
 80041dc:	3feec709 	.word	0x3feec709
 80041e0:	145b01f5 	.word	0x145b01f5
 80041e4:	be3e2fe0 	.word	0xbe3e2fe0
 80041e8:	00000000 	.word	0x00000000
 80041ec:	3ff00000 	.word	0x3ff00000
 80041f0:	43400000 	.word	0x43400000
 80041f4:	0003988e 	.word	0x0003988e
 80041f8:	000bb679 	.word	0x000bb679
 80041fc:	080049a8 	.word	0x080049a8
 8004200:	3ff00000 	.word	0x3ff00000
 8004204:	40080000 	.word	0x40080000
 8004208:	080049c8 	.word	0x080049c8
 800420c:	080049b8 	.word	0x080049b8
 8004210:	a3b4      	add	r3, pc, #720	; (adr r3, 80044e4 <__ieee754_pow+0xa14>)
 8004212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004216:	4640      	mov	r0, r8
 8004218:	4649      	mov	r1, r9
 800421a:	f7fb ffdb 	bl	80001d4 <__adddf3>
 800421e:	4622      	mov	r2, r4
 8004220:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004224:	462b      	mov	r3, r5
 8004226:	4630      	mov	r0, r6
 8004228:	4639      	mov	r1, r7
 800422a:	f7fb ffd1 	bl	80001d0 <__aeabi_dsub>
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004236:	f7fc fc13 	bl	8000a60 <__aeabi_dcmpgt>
 800423a:	2800      	cmp	r0, #0
 800423c:	f47f adfe 	bne.w	8003e3c <__ieee754_pow+0x36c>
 8004240:	4aa3      	ldr	r2, [pc, #652]	; (80044d0 <__ieee754_pow+0xa00>)
 8004242:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004246:	4293      	cmp	r3, r2
 8004248:	f340 810a 	ble.w	8004460 <__ieee754_pow+0x990>
 800424c:	151b      	asrs	r3, r3, #20
 800424e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004252:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004256:	fa4a f303 	asr.w	r3, sl, r3
 800425a:	445b      	add	r3, fp
 800425c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004260:	4e9c      	ldr	r6, [pc, #624]	; (80044d4 <__ieee754_pow+0xa04>)
 8004262:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004266:	4116      	asrs	r6, r2
 8004268:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800426c:	2000      	movs	r0, #0
 800426e:	ea23 0106 	bic.w	r1, r3, r6
 8004272:	f1c2 0214 	rsb	r2, r2, #20
 8004276:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800427a:	fa4a fa02 	asr.w	sl, sl, r2
 800427e:	f1bb 0f00 	cmp.w	fp, #0
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	4620      	mov	r0, r4
 8004288:	4629      	mov	r1, r5
 800428a:	bfb8      	it	lt
 800428c:	f1ca 0a00 	rsblt	sl, sl, #0
 8004290:	f7fb ff9e 	bl	80001d0 <__aeabi_dsub>
 8004294:	e9cd 0100 	strd	r0, r1, [sp]
 8004298:	4642      	mov	r2, r8
 800429a:	464b      	mov	r3, r9
 800429c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80042a0:	f7fb ff98 	bl	80001d4 <__adddf3>
 80042a4:	2000      	movs	r0, #0
 80042a6:	a378      	add	r3, pc, #480	; (adr r3, 8004488 <__ieee754_pow+0x9b8>)
 80042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ac:	4604      	mov	r4, r0
 80042ae:	460d      	mov	r5, r1
 80042b0:	f7fc f946 	bl	8000540 <__aeabi_dmul>
 80042b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80042b8:	4606      	mov	r6, r0
 80042ba:	460f      	mov	r7, r1
 80042bc:	4620      	mov	r0, r4
 80042be:	4629      	mov	r1, r5
 80042c0:	f7fb ff86 	bl	80001d0 <__aeabi_dsub>
 80042c4:	4602      	mov	r2, r0
 80042c6:	460b      	mov	r3, r1
 80042c8:	4640      	mov	r0, r8
 80042ca:	4649      	mov	r1, r9
 80042cc:	f7fb ff80 	bl	80001d0 <__aeabi_dsub>
 80042d0:	a36f      	add	r3, pc, #444	; (adr r3, 8004490 <__ieee754_pow+0x9c0>)
 80042d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d6:	f7fc f933 	bl	8000540 <__aeabi_dmul>
 80042da:	a36f      	add	r3, pc, #444	; (adr r3, 8004498 <__ieee754_pow+0x9c8>)
 80042dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e0:	4680      	mov	r8, r0
 80042e2:	4689      	mov	r9, r1
 80042e4:	4620      	mov	r0, r4
 80042e6:	4629      	mov	r1, r5
 80042e8:	f7fc f92a 	bl	8000540 <__aeabi_dmul>
 80042ec:	4602      	mov	r2, r0
 80042ee:	460b      	mov	r3, r1
 80042f0:	4640      	mov	r0, r8
 80042f2:	4649      	mov	r1, r9
 80042f4:	f7fb ff6e 	bl	80001d4 <__adddf3>
 80042f8:	4604      	mov	r4, r0
 80042fa:	460d      	mov	r5, r1
 80042fc:	4602      	mov	r2, r0
 80042fe:	460b      	mov	r3, r1
 8004300:	4630      	mov	r0, r6
 8004302:	4639      	mov	r1, r7
 8004304:	f7fb ff66 	bl	80001d4 <__adddf3>
 8004308:	4632      	mov	r2, r6
 800430a:	463b      	mov	r3, r7
 800430c:	4680      	mov	r8, r0
 800430e:	4689      	mov	r9, r1
 8004310:	f7fb ff5e 	bl	80001d0 <__aeabi_dsub>
 8004314:	4602      	mov	r2, r0
 8004316:	460b      	mov	r3, r1
 8004318:	4620      	mov	r0, r4
 800431a:	4629      	mov	r1, r5
 800431c:	f7fb ff58 	bl	80001d0 <__aeabi_dsub>
 8004320:	4642      	mov	r2, r8
 8004322:	4606      	mov	r6, r0
 8004324:	460f      	mov	r7, r1
 8004326:	464b      	mov	r3, r9
 8004328:	4640      	mov	r0, r8
 800432a:	4649      	mov	r1, r9
 800432c:	f7fc f908 	bl	8000540 <__aeabi_dmul>
 8004330:	a35b      	add	r3, pc, #364	; (adr r3, 80044a0 <__ieee754_pow+0x9d0>)
 8004332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004336:	4604      	mov	r4, r0
 8004338:	460d      	mov	r5, r1
 800433a:	f7fc f901 	bl	8000540 <__aeabi_dmul>
 800433e:	a35a      	add	r3, pc, #360	; (adr r3, 80044a8 <__ieee754_pow+0x9d8>)
 8004340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004344:	f7fb ff44 	bl	80001d0 <__aeabi_dsub>
 8004348:	4622      	mov	r2, r4
 800434a:	462b      	mov	r3, r5
 800434c:	f7fc f8f8 	bl	8000540 <__aeabi_dmul>
 8004350:	a357      	add	r3, pc, #348	; (adr r3, 80044b0 <__ieee754_pow+0x9e0>)
 8004352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004356:	f7fb ff3d 	bl	80001d4 <__adddf3>
 800435a:	4622      	mov	r2, r4
 800435c:	462b      	mov	r3, r5
 800435e:	f7fc f8ef 	bl	8000540 <__aeabi_dmul>
 8004362:	a355      	add	r3, pc, #340	; (adr r3, 80044b8 <__ieee754_pow+0x9e8>)
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	f7fb ff32 	bl	80001d0 <__aeabi_dsub>
 800436c:	4622      	mov	r2, r4
 800436e:	462b      	mov	r3, r5
 8004370:	f7fc f8e6 	bl	8000540 <__aeabi_dmul>
 8004374:	a352      	add	r3, pc, #328	; (adr r3, 80044c0 <__ieee754_pow+0x9f0>)
 8004376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437a:	f7fb ff2b 	bl	80001d4 <__adddf3>
 800437e:	4622      	mov	r2, r4
 8004380:	462b      	mov	r3, r5
 8004382:	f7fc f8dd 	bl	8000540 <__aeabi_dmul>
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	4640      	mov	r0, r8
 800438c:	4649      	mov	r1, r9
 800438e:	f7fb ff1f 	bl	80001d0 <__aeabi_dsub>
 8004392:	4604      	mov	r4, r0
 8004394:	460d      	mov	r5, r1
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4640      	mov	r0, r8
 800439c:	4649      	mov	r1, r9
 800439e:	f7fc f8cf 	bl	8000540 <__aeabi_dmul>
 80043a2:	2200      	movs	r2, #0
 80043a4:	e9cd 0100 	strd	r0, r1, [sp]
 80043a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80043ac:	4620      	mov	r0, r4
 80043ae:	4629      	mov	r1, r5
 80043b0:	f7fb ff0e 	bl	80001d0 <__aeabi_dsub>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043bc:	f7fc f9ea 	bl	8000794 <__aeabi_ddiv>
 80043c0:	4632      	mov	r2, r6
 80043c2:	4604      	mov	r4, r0
 80043c4:	460d      	mov	r5, r1
 80043c6:	463b      	mov	r3, r7
 80043c8:	4640      	mov	r0, r8
 80043ca:	4649      	mov	r1, r9
 80043cc:	f7fc f8b8 	bl	8000540 <__aeabi_dmul>
 80043d0:	4632      	mov	r2, r6
 80043d2:	463b      	mov	r3, r7
 80043d4:	f7fb fefe 	bl	80001d4 <__adddf3>
 80043d8:	4602      	mov	r2, r0
 80043da:	460b      	mov	r3, r1
 80043dc:	4620      	mov	r0, r4
 80043de:	4629      	mov	r1, r5
 80043e0:	f7fb fef6 	bl	80001d0 <__aeabi_dsub>
 80043e4:	4642      	mov	r2, r8
 80043e6:	464b      	mov	r3, r9
 80043e8:	f7fb fef2 	bl	80001d0 <__aeabi_dsub>
 80043ec:	4602      	mov	r2, r0
 80043ee:	460b      	mov	r3, r1
 80043f0:	2000      	movs	r0, #0
 80043f2:	4939      	ldr	r1, [pc, #228]	; (80044d8 <__ieee754_pow+0xa08>)
 80043f4:	f7fb feec 	bl	80001d0 <__aeabi_dsub>
 80043f8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80043fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	da2f      	bge.n	8004466 <__ieee754_pow+0x996>
 8004406:	4650      	mov	r0, sl
 8004408:	ec43 2b10 	vmov	d0, r2, r3
 800440c:	f000 f9c0 	bl	8004790 <scalbn>
 8004410:	ec51 0b10 	vmov	r0, r1, d0
 8004414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004418:	f7ff bbf1 	b.w	8003bfe <__ieee754_pow+0x12e>
 800441c:	4b2f      	ldr	r3, [pc, #188]	; (80044dc <__ieee754_pow+0xa0c>)
 800441e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004422:	429e      	cmp	r6, r3
 8004424:	f77f af0c 	ble.w	8004240 <__ieee754_pow+0x770>
 8004428:	4b2d      	ldr	r3, [pc, #180]	; (80044e0 <__ieee754_pow+0xa10>)
 800442a:	440b      	add	r3, r1
 800442c:	4303      	orrs	r3, r0
 800442e:	d00b      	beq.n	8004448 <__ieee754_pow+0x978>
 8004430:	a325      	add	r3, pc, #148	; (adr r3, 80044c8 <__ieee754_pow+0x9f8>)
 8004432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800443a:	f7fc f881 	bl	8000540 <__aeabi_dmul>
 800443e:	a322      	add	r3, pc, #136	; (adr r3, 80044c8 <__ieee754_pow+0x9f8>)
 8004440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004444:	f7ff bbdb 	b.w	8003bfe <__ieee754_pow+0x12e>
 8004448:	4622      	mov	r2, r4
 800444a:	462b      	mov	r3, r5
 800444c:	f7fb fec0 	bl	80001d0 <__aeabi_dsub>
 8004450:	4642      	mov	r2, r8
 8004452:	464b      	mov	r3, r9
 8004454:	f7fc fafa 	bl	8000a4c <__aeabi_dcmpge>
 8004458:	2800      	cmp	r0, #0
 800445a:	f43f aef1 	beq.w	8004240 <__ieee754_pow+0x770>
 800445e:	e7e7      	b.n	8004430 <__ieee754_pow+0x960>
 8004460:	f04f 0a00 	mov.w	sl, #0
 8004464:	e718      	b.n	8004298 <__ieee754_pow+0x7c8>
 8004466:	4621      	mov	r1, r4
 8004468:	e7d4      	b.n	8004414 <__ieee754_pow+0x944>
 800446a:	2000      	movs	r0, #0
 800446c:	491a      	ldr	r1, [pc, #104]	; (80044d8 <__ieee754_pow+0xa08>)
 800446e:	f7ff bb8f 	b.w	8003b90 <__ieee754_pow+0xc0>
 8004472:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004476:	f7ff bb8b 	b.w	8003b90 <__ieee754_pow+0xc0>
 800447a:	4630      	mov	r0, r6
 800447c:	4639      	mov	r1, r7
 800447e:	f7ff bb87 	b.w	8003b90 <__ieee754_pow+0xc0>
 8004482:	4693      	mov	fp, r2
 8004484:	f7ff bb98 	b.w	8003bb8 <__ieee754_pow+0xe8>
 8004488:	00000000 	.word	0x00000000
 800448c:	3fe62e43 	.word	0x3fe62e43
 8004490:	fefa39ef 	.word	0xfefa39ef
 8004494:	3fe62e42 	.word	0x3fe62e42
 8004498:	0ca86c39 	.word	0x0ca86c39
 800449c:	be205c61 	.word	0xbe205c61
 80044a0:	72bea4d0 	.word	0x72bea4d0
 80044a4:	3e663769 	.word	0x3e663769
 80044a8:	c5d26bf1 	.word	0xc5d26bf1
 80044ac:	3ebbbd41 	.word	0x3ebbbd41
 80044b0:	af25de2c 	.word	0xaf25de2c
 80044b4:	3f11566a 	.word	0x3f11566a
 80044b8:	16bebd93 	.word	0x16bebd93
 80044bc:	3f66c16c 	.word	0x3f66c16c
 80044c0:	5555553e 	.word	0x5555553e
 80044c4:	3fc55555 	.word	0x3fc55555
 80044c8:	c2f8f359 	.word	0xc2f8f359
 80044cc:	01a56e1f 	.word	0x01a56e1f
 80044d0:	3fe00000 	.word	0x3fe00000
 80044d4:	000fffff 	.word	0x000fffff
 80044d8:	3ff00000 	.word	0x3ff00000
 80044dc:	4090cbff 	.word	0x4090cbff
 80044e0:	3f6f3400 	.word	0x3f6f3400
 80044e4:	652b82fe 	.word	0x652b82fe
 80044e8:	3c971547 	.word	0x3c971547

080044ec <__ieee754_sqrt>:
 80044ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044f0:	4955      	ldr	r1, [pc, #340]	; (8004648 <__ieee754_sqrt+0x15c>)
 80044f2:	ec55 4b10 	vmov	r4, r5, d0
 80044f6:	43a9      	bics	r1, r5
 80044f8:	462b      	mov	r3, r5
 80044fa:	462a      	mov	r2, r5
 80044fc:	d112      	bne.n	8004524 <__ieee754_sqrt+0x38>
 80044fe:	ee10 2a10 	vmov	r2, s0
 8004502:	ee10 0a10 	vmov	r0, s0
 8004506:	4629      	mov	r1, r5
 8004508:	f7fc f81a 	bl	8000540 <__aeabi_dmul>
 800450c:	4602      	mov	r2, r0
 800450e:	460b      	mov	r3, r1
 8004510:	4620      	mov	r0, r4
 8004512:	4629      	mov	r1, r5
 8004514:	f7fb fe5e 	bl	80001d4 <__adddf3>
 8004518:	4604      	mov	r4, r0
 800451a:	460d      	mov	r5, r1
 800451c:	ec45 4b10 	vmov	d0, r4, r5
 8004520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004524:	2d00      	cmp	r5, #0
 8004526:	ee10 0a10 	vmov	r0, s0
 800452a:	4621      	mov	r1, r4
 800452c:	dc0f      	bgt.n	800454e <__ieee754_sqrt+0x62>
 800452e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004532:	4330      	orrs	r0, r6
 8004534:	d0f2      	beq.n	800451c <__ieee754_sqrt+0x30>
 8004536:	b155      	cbz	r5, 800454e <__ieee754_sqrt+0x62>
 8004538:	ee10 2a10 	vmov	r2, s0
 800453c:	4620      	mov	r0, r4
 800453e:	4629      	mov	r1, r5
 8004540:	f7fb fe46 	bl	80001d0 <__aeabi_dsub>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	f7fc f924 	bl	8000794 <__aeabi_ddiv>
 800454c:	e7e4      	b.n	8004518 <__ieee754_sqrt+0x2c>
 800454e:	151b      	asrs	r3, r3, #20
 8004550:	d073      	beq.n	800463a <__ieee754_sqrt+0x14e>
 8004552:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004556:	07dd      	lsls	r5, r3, #31
 8004558:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800455c:	bf48      	it	mi
 800455e:	0fc8      	lsrmi	r0, r1, #31
 8004560:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004564:	bf44      	itt	mi
 8004566:	0049      	lslmi	r1, r1, #1
 8004568:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800456c:	2500      	movs	r5, #0
 800456e:	1058      	asrs	r0, r3, #1
 8004570:	0fcb      	lsrs	r3, r1, #31
 8004572:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8004576:	0049      	lsls	r1, r1, #1
 8004578:	2316      	movs	r3, #22
 800457a:	462c      	mov	r4, r5
 800457c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004580:	19a7      	adds	r7, r4, r6
 8004582:	4297      	cmp	r7, r2
 8004584:	bfde      	ittt	le
 8004586:	19bc      	addle	r4, r7, r6
 8004588:	1bd2      	suble	r2, r2, r7
 800458a:	19ad      	addle	r5, r5, r6
 800458c:	0fcf      	lsrs	r7, r1, #31
 800458e:	3b01      	subs	r3, #1
 8004590:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8004594:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004598:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800459c:	d1f0      	bne.n	8004580 <__ieee754_sqrt+0x94>
 800459e:	f04f 0c20 	mov.w	ip, #32
 80045a2:	469e      	mov	lr, r3
 80045a4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80045a8:	42a2      	cmp	r2, r4
 80045aa:	eb06 070e 	add.w	r7, r6, lr
 80045ae:	dc02      	bgt.n	80045b6 <__ieee754_sqrt+0xca>
 80045b0:	d112      	bne.n	80045d8 <__ieee754_sqrt+0xec>
 80045b2:	428f      	cmp	r7, r1
 80045b4:	d810      	bhi.n	80045d8 <__ieee754_sqrt+0xec>
 80045b6:	2f00      	cmp	r7, #0
 80045b8:	eb07 0e06 	add.w	lr, r7, r6
 80045bc:	da42      	bge.n	8004644 <__ieee754_sqrt+0x158>
 80045be:	f1be 0f00 	cmp.w	lr, #0
 80045c2:	db3f      	blt.n	8004644 <__ieee754_sqrt+0x158>
 80045c4:	f104 0801 	add.w	r8, r4, #1
 80045c8:	1b12      	subs	r2, r2, r4
 80045ca:	428f      	cmp	r7, r1
 80045cc:	bf88      	it	hi
 80045ce:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80045d2:	1bc9      	subs	r1, r1, r7
 80045d4:	4433      	add	r3, r6
 80045d6:	4644      	mov	r4, r8
 80045d8:	0052      	lsls	r2, r2, #1
 80045da:	f1bc 0c01 	subs.w	ip, ip, #1
 80045de:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80045e2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80045e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80045ea:	d1dd      	bne.n	80045a8 <__ieee754_sqrt+0xbc>
 80045ec:	430a      	orrs	r2, r1
 80045ee:	d006      	beq.n	80045fe <__ieee754_sqrt+0x112>
 80045f0:	1c5c      	adds	r4, r3, #1
 80045f2:	bf13      	iteet	ne
 80045f4:	3301      	addne	r3, #1
 80045f6:	3501      	addeq	r5, #1
 80045f8:	4663      	moveq	r3, ip
 80045fa:	f023 0301 	bicne.w	r3, r3, #1
 80045fe:	106a      	asrs	r2, r5, #1
 8004600:	085b      	lsrs	r3, r3, #1
 8004602:	07e9      	lsls	r1, r5, #31
 8004604:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004608:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800460c:	bf48      	it	mi
 800460e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004612:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8004616:	461c      	mov	r4, r3
 8004618:	e780      	b.n	800451c <__ieee754_sqrt+0x30>
 800461a:	0aca      	lsrs	r2, r1, #11
 800461c:	3815      	subs	r0, #21
 800461e:	0549      	lsls	r1, r1, #21
 8004620:	2a00      	cmp	r2, #0
 8004622:	d0fa      	beq.n	800461a <__ieee754_sqrt+0x12e>
 8004624:	02d6      	lsls	r6, r2, #11
 8004626:	d50a      	bpl.n	800463e <__ieee754_sqrt+0x152>
 8004628:	f1c3 0420 	rsb	r4, r3, #32
 800462c:	fa21 f404 	lsr.w	r4, r1, r4
 8004630:	1e5d      	subs	r5, r3, #1
 8004632:	4099      	lsls	r1, r3
 8004634:	4322      	orrs	r2, r4
 8004636:	1b43      	subs	r3, r0, r5
 8004638:	e78b      	b.n	8004552 <__ieee754_sqrt+0x66>
 800463a:	4618      	mov	r0, r3
 800463c:	e7f0      	b.n	8004620 <__ieee754_sqrt+0x134>
 800463e:	0052      	lsls	r2, r2, #1
 8004640:	3301      	adds	r3, #1
 8004642:	e7ef      	b.n	8004624 <__ieee754_sqrt+0x138>
 8004644:	46a0      	mov	r8, r4
 8004646:	e7bf      	b.n	80045c8 <__ieee754_sqrt+0xdc>
 8004648:	7ff00000 	.word	0x7ff00000

0800464c <fabs>:
 800464c:	ec51 0b10 	vmov	r0, r1, d0
 8004650:	ee10 2a10 	vmov	r2, s0
 8004654:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004658:	ec43 2b10 	vmov	d0, r2, r3
 800465c:	4770      	bx	lr

0800465e <finite>:
 800465e:	ee10 3a90 	vmov	r3, s1
 8004662:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8004666:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800466a:	0fc0      	lsrs	r0, r0, #31
 800466c:	4770      	bx	lr

0800466e <matherr>:
 800466e:	2000      	movs	r0, #0
 8004670:	4770      	bx	lr
 8004672:	0000      	movs	r0, r0
 8004674:	0000      	movs	r0, r0
	...

08004678 <nan>:
 8004678:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004680 <nan+0x8>
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	00000000 	.word	0x00000000
 8004684:	7ff80000 	.word	0x7ff80000

08004688 <rint>:
 8004688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800468a:	ec51 0b10 	vmov	r0, r1, d0
 800468e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004692:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8004696:	2e13      	cmp	r6, #19
 8004698:	460b      	mov	r3, r1
 800469a:	ee10 4a10 	vmov	r4, s0
 800469e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80046a2:	dc56      	bgt.n	8004752 <rint+0xca>
 80046a4:	2e00      	cmp	r6, #0
 80046a6:	da2b      	bge.n	8004700 <rint+0x78>
 80046a8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80046ac:	4302      	orrs	r2, r0
 80046ae:	d023      	beq.n	80046f8 <rint+0x70>
 80046b0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80046b4:	4302      	orrs	r2, r0
 80046b6:	4254      	negs	r4, r2
 80046b8:	4314      	orrs	r4, r2
 80046ba:	0c4b      	lsrs	r3, r1, #17
 80046bc:	0b24      	lsrs	r4, r4, #12
 80046be:	045b      	lsls	r3, r3, #17
 80046c0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80046c4:	ea44 0103 	orr.w	r1, r4, r3
 80046c8:	460b      	mov	r3, r1
 80046ca:	492f      	ldr	r1, [pc, #188]	; (8004788 <rint+0x100>)
 80046cc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80046d0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80046d4:	4602      	mov	r2, r0
 80046d6:	4639      	mov	r1, r7
 80046d8:	4630      	mov	r0, r6
 80046da:	f7fb fd7b 	bl	80001d4 <__adddf3>
 80046de:	e9cd 0100 	strd	r0, r1, [sp]
 80046e2:	463b      	mov	r3, r7
 80046e4:	4632      	mov	r2, r6
 80046e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046ea:	f7fb fd71 	bl	80001d0 <__aeabi_dsub>
 80046ee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80046f2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80046f6:	4639      	mov	r1, r7
 80046f8:	ec41 0b10 	vmov	d0, r0, r1
 80046fc:	b003      	add	sp, #12
 80046fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004700:	4a22      	ldr	r2, [pc, #136]	; (800478c <rint+0x104>)
 8004702:	4132      	asrs	r2, r6
 8004704:	ea01 0702 	and.w	r7, r1, r2
 8004708:	4307      	orrs	r7, r0
 800470a:	d0f5      	beq.n	80046f8 <rint+0x70>
 800470c:	0852      	lsrs	r2, r2, #1
 800470e:	4011      	ands	r1, r2
 8004710:	430c      	orrs	r4, r1
 8004712:	d00b      	beq.n	800472c <rint+0xa4>
 8004714:	ea23 0202 	bic.w	r2, r3, r2
 8004718:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800471c:	2e13      	cmp	r6, #19
 800471e:	fa43 f306 	asr.w	r3, r3, r6
 8004722:	bf0c      	ite	eq
 8004724:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8004728:	2400      	movne	r4, #0
 800472a:	4313      	orrs	r3, r2
 800472c:	4916      	ldr	r1, [pc, #88]	; (8004788 <rint+0x100>)
 800472e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8004732:	4622      	mov	r2, r4
 8004734:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004738:	4620      	mov	r0, r4
 800473a:	4629      	mov	r1, r5
 800473c:	f7fb fd4a 	bl	80001d4 <__adddf3>
 8004740:	e9cd 0100 	strd	r0, r1, [sp]
 8004744:	4622      	mov	r2, r4
 8004746:	462b      	mov	r3, r5
 8004748:	e9dd 0100 	ldrd	r0, r1, [sp]
 800474c:	f7fb fd40 	bl	80001d0 <__aeabi_dsub>
 8004750:	e7d2      	b.n	80046f8 <rint+0x70>
 8004752:	2e33      	cmp	r6, #51	; 0x33
 8004754:	dd07      	ble.n	8004766 <rint+0xde>
 8004756:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800475a:	d1cd      	bne.n	80046f8 <rint+0x70>
 800475c:	ee10 2a10 	vmov	r2, s0
 8004760:	f7fb fd38 	bl	80001d4 <__adddf3>
 8004764:	e7c8      	b.n	80046f8 <rint+0x70>
 8004766:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800476a:	f04f 32ff 	mov.w	r2, #4294967295
 800476e:	40f2      	lsrs	r2, r6
 8004770:	4210      	tst	r0, r2
 8004772:	d0c1      	beq.n	80046f8 <rint+0x70>
 8004774:	0852      	lsrs	r2, r2, #1
 8004776:	4210      	tst	r0, r2
 8004778:	bf1f      	itttt	ne
 800477a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800477e:	ea20 0202 	bicne.w	r2, r0, r2
 8004782:	4134      	asrne	r4, r6
 8004784:	4314      	orrne	r4, r2
 8004786:	e7d1      	b.n	800472c <rint+0xa4>
 8004788:	080049d8 	.word	0x080049d8
 800478c:	000fffff 	.word	0x000fffff

08004790 <scalbn>:
 8004790:	b570      	push	{r4, r5, r6, lr}
 8004792:	ec55 4b10 	vmov	r4, r5, d0
 8004796:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800479a:	4606      	mov	r6, r0
 800479c:	462b      	mov	r3, r5
 800479e:	b9aa      	cbnz	r2, 80047cc <scalbn+0x3c>
 80047a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80047a4:	4323      	orrs	r3, r4
 80047a6:	d03b      	beq.n	8004820 <scalbn+0x90>
 80047a8:	4b31      	ldr	r3, [pc, #196]	; (8004870 <scalbn+0xe0>)
 80047aa:	4629      	mov	r1, r5
 80047ac:	2200      	movs	r2, #0
 80047ae:	ee10 0a10 	vmov	r0, s0
 80047b2:	f7fb fec5 	bl	8000540 <__aeabi_dmul>
 80047b6:	4b2f      	ldr	r3, [pc, #188]	; (8004874 <scalbn+0xe4>)
 80047b8:	429e      	cmp	r6, r3
 80047ba:	4604      	mov	r4, r0
 80047bc:	460d      	mov	r5, r1
 80047be:	da12      	bge.n	80047e6 <scalbn+0x56>
 80047c0:	a327      	add	r3, pc, #156	; (adr r3, 8004860 <scalbn+0xd0>)
 80047c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c6:	f7fb febb 	bl	8000540 <__aeabi_dmul>
 80047ca:	e009      	b.n	80047e0 <scalbn+0x50>
 80047cc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80047d0:	428a      	cmp	r2, r1
 80047d2:	d10c      	bne.n	80047ee <scalbn+0x5e>
 80047d4:	ee10 2a10 	vmov	r2, s0
 80047d8:	4620      	mov	r0, r4
 80047da:	4629      	mov	r1, r5
 80047dc:	f7fb fcfa 	bl	80001d4 <__adddf3>
 80047e0:	4604      	mov	r4, r0
 80047e2:	460d      	mov	r5, r1
 80047e4:	e01c      	b.n	8004820 <scalbn+0x90>
 80047e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80047ea:	460b      	mov	r3, r1
 80047ec:	3a36      	subs	r2, #54	; 0x36
 80047ee:	4432      	add	r2, r6
 80047f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80047f4:	428a      	cmp	r2, r1
 80047f6:	dd0b      	ble.n	8004810 <scalbn+0x80>
 80047f8:	ec45 4b11 	vmov	d1, r4, r5
 80047fc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8004868 <scalbn+0xd8>
 8004800:	f000 f83c 	bl	800487c <copysign>
 8004804:	a318      	add	r3, pc, #96	; (adr r3, 8004868 <scalbn+0xd8>)
 8004806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480a:	ec51 0b10 	vmov	r0, r1, d0
 800480e:	e7da      	b.n	80047c6 <scalbn+0x36>
 8004810:	2a00      	cmp	r2, #0
 8004812:	dd08      	ble.n	8004826 <scalbn+0x96>
 8004814:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004818:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800481c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004820:	ec45 4b10 	vmov	d0, r4, r5
 8004824:	bd70      	pop	{r4, r5, r6, pc}
 8004826:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800482a:	da0d      	bge.n	8004848 <scalbn+0xb8>
 800482c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004830:	429e      	cmp	r6, r3
 8004832:	ec45 4b11 	vmov	d1, r4, r5
 8004836:	dce1      	bgt.n	80047fc <scalbn+0x6c>
 8004838:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8004860 <scalbn+0xd0>
 800483c:	f000 f81e 	bl	800487c <copysign>
 8004840:	a307      	add	r3, pc, #28	; (adr r3, 8004860 <scalbn+0xd0>)
 8004842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004846:	e7e0      	b.n	800480a <scalbn+0x7a>
 8004848:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800484c:	3236      	adds	r2, #54	; 0x36
 800484e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004852:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004856:	4620      	mov	r0, r4
 8004858:	4629      	mov	r1, r5
 800485a:	2200      	movs	r2, #0
 800485c:	4b06      	ldr	r3, [pc, #24]	; (8004878 <scalbn+0xe8>)
 800485e:	e7b2      	b.n	80047c6 <scalbn+0x36>
 8004860:	c2f8f359 	.word	0xc2f8f359
 8004864:	01a56e1f 	.word	0x01a56e1f
 8004868:	8800759c 	.word	0x8800759c
 800486c:	7e37e43c 	.word	0x7e37e43c
 8004870:	43500000 	.word	0x43500000
 8004874:	ffff3cb0 	.word	0xffff3cb0
 8004878:	3c900000 	.word	0x3c900000

0800487c <copysign>:
 800487c:	ec51 0b10 	vmov	r0, r1, d0
 8004880:	ee11 0a90 	vmov	r0, s3
 8004884:	ee10 2a10 	vmov	r2, s0
 8004888:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800488c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8004890:	ea41 0300 	orr.w	r3, r1, r0
 8004894:	ec43 2b10 	vmov	d0, r2, r3
 8004898:	4770      	bx	lr
	...

0800489c <_init>:
 800489c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489e:	bf00      	nop
 80048a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048a2:	bc08      	pop	{r3}
 80048a4:	469e      	mov	lr, r3
 80048a6:	4770      	bx	lr

080048a8 <_fini>:
 80048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048aa:	bf00      	nop
 80048ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ae:	bc08      	pop	{r3}
 80048b0:	469e      	mov	lr, r3
 80048b2:	4770      	bx	lr
