Item(by='namibj', descendants=None, kids=None, score=None, time=1610075154, title=None, item_type='comment', url=None, parent=25666500, text='All recent Intel Core-i microarchitectures require using full vector width loads to max out L1d bandwidth, because the load&#x2F;store units don&#x27;t actually care about the width of a load, as long as it doesn&#x27;t cross a cache line (in which case the typical penalty is an additional cycle).<p>Only using 128 bit wide instructions on a core that has 512 bit hardware results in 4x less L1d bandwidth.')