{"vcs1":{"timestamp_begin":1758854352.508315178, "rt":169.71, "ut":83.67, "st":7.45}}
{"vcselab":{"timestamp_begin":1758854522.323827708, "rt":50.79, "ut":0.31, "st":0.31}}
{"link":{"timestamp_begin":1758854573.173571771, "rt":0.64, "ut":0.50, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1758854352.131347473}
{"VCS_COMP_START_TIME": 1758854352.131347473}
{"VCS_COMP_END_TIME": 1758854574.039907300}
{"VCS_USER_OPTIONS": "-l com.log -timescale=1ns/1ps -sverilog -ntb_opts uvm-1.2 -debug_access+all -cm line+cond+tgl+fsm -cm_dir ./cov_case -cm_hier coverage_hierarchy.cfg -full64 -j8 -kdb -lca -f /home/EDA/ic_projs/HW_ICS/veri/flist/tb1.f +define+ICS_CASE1"}
{"vcs1": {"peak_mem": 781232}}
{"stitch_vcselab": {"peak_mem": 393800}}
