{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557527435268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557527435268 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ut_SpikeDriver_SPI 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ut_SpikeDriver_SPI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557527435289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557527435362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557527435362 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557527436039 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557527436081 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557527436576 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557527436621 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 81 " "No exact pin location assignment(s) for 19 pins of 81 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557527436996 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557527453385 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 448 global CLKCTRL_G5 " "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 with 448 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557527453798 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[7\]~CLKENA0 3 global CLKCTRL_G7 " "snand_pll:pll_U1\|snand_pll_0002:snand_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[7\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557527453798 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lsck~inputCLKENA0 169 global CLKCTRL_G4 " "lsck~inputCLKENA0 with 169 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557527453798 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "lnss~inputCLKENA0 144 global CLKCTRL_G6 " "lnss~inputCLKENA0 with 144 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557527453798 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver lsck~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver lsck~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad lsck PIN_AK19 " "Refclk input I/O pad lsck is placed onto PIN_AK19" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1557527453798 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver lnss~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver lnss~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad lnss PIN_AK16 " "Refclk input I/O pad lnss is placed onto PIN_AK16" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1557527453798 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1557527453798 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557527453799 ""}
{ "Info" "ISTA_SDC_FOUND" "ut_SpikeDriver_SPI.sdc " "Reading SDC File: 'ut_SpikeDriver_SPI.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557527455457 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 250 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadein\} -divide_by 250 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557527455463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|vco0ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557527455463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557527455463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|cascadein\} -divide_by 6 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|cascadein\} -divide_by 6 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557527455463 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557527455463 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1557527455463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ut_SpikeDriver_SPI.sdc 21 Positional argument: object_list targets with value \[all_inputs\] contains no output ports " "Ignored set_output_delay at ut_SpikeDriver_SPI.sdc(21): Positional argument: object_list targets with value \[all_inputs\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock CLK_50 -max 3 \[all_inputs\] " "set_output_delay -clock CLK_50 -max 3 \[all_inputs\]" {  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557527455464 ""}  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557527455464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ut_SpikeDriver_SPI.sdc 23 Positional argument: object_list targets with value \[all_inputs\] contains no output ports " "Ignored set_output_delay at ut_SpikeDriver_SPI.sdc(23): Positional argument: object_list targets with value \[all_inputs\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock CLK_50 -min 2 \[all_inputs\] " "set_output_delay -clock CLK_50 -min 2 \[all_inputs\]" {  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557527455465 ""}  } { { "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" "" { Text "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557527455465 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lsck " "Node: lsck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] lsck " "Register SpikeDriver_SPI:SpkDrv_U1\|SPI_slv_dpRAM_256x16:slv_U1\|SRout\[15\] is being clocked by lsck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557527455471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557527455471 "|ut_SpikeDriver_SPI|lsck"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557527455473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557527455473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557527455473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557527455473 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557527455473 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557527455485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557527455486 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557527455487 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_50 " "  20.000       CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " " 100.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout " " 333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[5\].output_counter\|cascadeout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "83333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout " "83333.333 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[6\].output_counter\|cascadeout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "500000.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk " "500000.000 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[7\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.666 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.666 pll_U1\|snand_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557527455487 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557527455487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557527455542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557527455545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557527455550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557527455555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557527455555 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557527455558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557527455747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557527455750 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557527455750 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557527455915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557527466744 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557527467463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557527488731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557527508227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557527509697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557527509697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557527512445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557527522727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557527522727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557527523647 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557527523647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557527523647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557527523652 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557527527336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557527527405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557527529041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557527529042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557527530626 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557527538113 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557527538619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/output_files/ut_SpikeDriver_SPI.fit.smsg " "Generated suppressed messages file C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/output_files/ut_SpikeDriver_SPI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557527538806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6394 " "Peak virtual memory: 6394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557527540149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:32:20 2019 " "Processing ended: Fri May 10 19:32:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557527540149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557527540149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557527540149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557527540149 ""}
