#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  4 09:52:18 2020
# Process ID: 12936
# Current directory: E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9400 E:\Exercise\FPGA\v3edu\test05_ddr_user_ctrl\design\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/ddr3_hdmi.xpr
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/ddr3_hdmi.srcs/sources_1/new/user_wr_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/ddr3_hdmi.srcs/sources_1/new/user_wr_ctrl.v
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/ddr3_hdmi.srcs/sources_1/new/user_rd_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/ddr3_hdmi.srcs/sources_1/new/user_rd_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
