library ieee;
use ieee.std_logic_1164.all;

entity d_ff is

	port(
		d : in std_logic;
		clk : in std_logic;
		reset : in std_logic;
		q : out std_logic
		);

end entity d_ff;

architecture behavioural of d_ff is
begin
	
	process(clk, reset)
	begin
		
		if reset = '1' then
			q <= '0';
		else if falling_edge(clk) then
			q <= d;
		end if;
		end if;
	
	end process;

end behavioural;