// Seed: 4105448603
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  wire id_6;
  assign module_2.id_4 = 0;
endmodule
module module_0 (
    input uwire module_1,
    output wand id_1,
    input supply0 id_2,
    output supply0 id_3
);
  not primCall (id_3, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2,
    output logic id_3,
    output wire  id_4,
    input  wor   id_5
);
  wand id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_4,
      id_4
  );
  assign id_7#(.id_5(1)) = 1'd0;
  initial begin : LABEL_0
    id_3 <= id_0;
    id_2 <= id_1;
  end
  assign id_4 = 1 * 1 - ~id_0;
  assign id_7 = 1;
endmodule
