/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_2z;
  reg [16:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[107] | in_data[129]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z | celloutsig_1_5z[4]);
  assign celloutsig_0_1z = ~((in_data[70] | in_data[45]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[46] ^ in_data[74];
  assign celloutsig_1_13z = celloutsig_1_4z ^ celloutsig_1_8z;
  assign celloutsig_1_15z = celloutsig_1_5z[7] ^ celloutsig_1_8z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ celloutsig_0_6z;
  assign celloutsig_1_0z = in_data[136:124] + in_data[175:163];
  assign celloutsig_1_6z = celloutsig_1_0z[8:4] + { celloutsig_1_0z[7:4], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[127:112] & { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_5z[7:5], celloutsig_1_9z, celloutsig_1_15z } & { celloutsig_1_2z[1], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_16z = celloutsig_0_14z[12:10] / { 1'h1, celloutsig_0_2z[8], celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_2z === in_data[141:139];
  assign celloutsig_0_3z = celloutsig_0_2z[5:1] === celloutsig_0_2z[8:4];
  assign celloutsig_1_11z = { celloutsig_1_0z[6:5], celloutsig_1_7z[6], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z[6], celloutsig_1_4z, celloutsig_1_0z } === in_data[160:140];
  assign celloutsig_0_6z = { celloutsig_0_2z[8:6], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } === in_data[17:10];
  assign celloutsig_1_8z = ! { celloutsig_1_0z[10:7], celloutsig_1_2z };
  assign celloutsig_0_5z = ! celloutsig_0_2z[11:1];
  assign celloutsig_1_12z = { in_data[121:114], celloutsig_1_8z, celloutsig_1_7z[6] } < { celloutsig_1_0z[8:5], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_2z = celloutsig_1_0z[12:10] % { 1'h1, in_data[144:143] };
  assign celloutsig_0_23z = { celloutsig_0_16z[2], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z } % { 1'h1, celloutsig_0_2z[4:1] };
  assign celloutsig_0_2z = { in_data[59:50], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[24:16], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_5z ? { 3'h0, celloutsig_0_8z } : in_data[74:65];
  assign celloutsig_0_9z = { in_data[20:16], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z } != celloutsig_0_2z;
  assign celloutsig_0_12z = { celloutsig_0_11z[9:1], celloutsig_0_6z } != { 4'h0, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = { in_data[87:82], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } != { celloutsig_0_2z[10:8], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z, 7'h00, celloutsig_0_10z[0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_7z = ~ { celloutsig_1_0z[5:3], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_8z = ~ in_data[59:53];
  assign celloutsig_0_33z = ~^ { celloutsig_0_8z[5:0], celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_32z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_7z[6:2], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z[6], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_15z = ~^ celloutsig_0_11z[6:1];
  assign celloutsig_0_4z = in_data[65:61] >> celloutsig_0_2z[5:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_32z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_32z = { in_data[64:49], celloutsig_0_1z };
  assign celloutsig_0_10z[0] = celloutsig_0_9z ^ celloutsig_0_3z;
  assign { celloutsig_0_14z[0], celloutsig_0_14z[9], celloutsig_0_14z[12], celloutsig_0_14z[13], celloutsig_0_14z[11:10] } = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z } & { celloutsig_0_10z[0], celloutsig_0_7z, celloutsig_0_4z[3], celloutsig_0_4z[4], celloutsig_0_4z[2], celloutsig_0_3z };
  assign celloutsig_0_10z[7:1] = 7'h00;
  assign celloutsig_0_14z[8:1] = 8'h00;
  assign { out_data[128], out_data[100:96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
