mips_core
pipelinedregs
decode_pipe
decoder
rf_stage
ctl_FSM
mips_sys
mips_dvc
ext
ext_ctl_reg_clr_cls
assert_ctl_fsm
r32_reg_clr_cls
wb_mux
reg_array
alu_muxb
exec_stage
fwd_mux
mips_alu
alu_muxa
alu_func_reg_clr_cls
alu
muldiv_ff
shifter_tak
rf_stage/input_pause
mips_core/input_pause
mips_sys/input_pause
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
mips_core/input_rst
rf_stage/input_rst_i
mips_sys/input_rst
ctl_FSM/input_rst
ctl_FSM/input_pause
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1
mips_core/inst_iRF_stage
reg_array/always_1
reg_array/always_1/if_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
mips_sys/inst_i_mips_core
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/always_1/block_1/case_1/block_16
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
rf_stage/input_id_cmd
mips_core/wire_BUS197
mips_core/inst_decoder_pipe
ctl_FSM/input_id_cmd
decoder/reg_fsm_dly
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_6
decoder/always_1/block_1/case_1/block_10
decoder/assign_2_inst_func
decoder/wire_inst_func
decoder/always_1/block_1/case_1/block_1/case_1/block_27
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_28
rf_stage/input_ins_i
rf_stage/input_ext_ctl_i
mips_core/wire_BUS117
pipelinedregs/input_ext_ctl_i
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext/input_ctl
fwd_mux/always_1
fwd_mux/always_1/case_1
fwd_mux/reg_dout
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/wire_inst_op
decoder/assign_1_inst_op
shifter_tak/always_1/case_1/stmt_1
decode_pipe/wire_BUS2072
decoder/reg_ext_ctl
decoder/always_1/block_1/case_1/block_10/stmt_1
decoder/always_1/block_1/case_1/block_14
decode_pipe/inst_pipereg
exec_stage/input_ext_i
exec_stage/wire_BUS468
exec_stage/inst_i_alu_muxb
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/input_irq
ctl_FSM/inst_chk_ctl_fsm
ctl_FSM/reg_ra2exec_ctl_clr
reg_array/input_data
reg_array/always_1/if_1/block_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_1/case_1/block_16/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/stmt_1
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
mips_dvc/always_6/stmt_1
rf_stage/input_irq_i
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_5/if_1
mips_dvc/always_5
mips_dvc/reg_cmd
mips_dvc/always_6
mips_dvc/reg_irq_req_o
muldiv_ff/assign_2_res
alu_muxb/reg_b_o
ctl_FSM/always_6/block_1/case_1/block_2/stmt_5
ctl_FSM/always_6/block_1/case_1/block_2
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_20
assert_ctl_fsm/wire_ra_out
assert_ctl_fsm/assign_1_ra_out
assert_ctl_fsm/input_ra2exec_ctl_clr
assert_ctl_fsm/input_CurrState
ext/input_ins_i
alu_muxb/input_ext
exec_stage/inst_MIPS_alu
exec_stage/wire_alu_ur_o
mips_alu/wire_mul_div_c
mips_alu/inst_muldiv_ff
alu_muxa/always_1/block_1/case_1/stmt_1
wb_mux/input_alu_i
ext/always_1/case_1/stmt_1
ext/assign_1_instr25_0
ext/wire_instr25_0
rf_stage/wire_BUS6061
mips_core/input_irq_i
rf_stage/input_wb_din_i
reg_array/reg_r_data
reg_array/wire_qa
mips_core/wire_BUS15471
mips_core/inst_wb_mux
rf_stage/inst_reg_bank
exec_stage/input_rs_i
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext/always_1/case_1
ext/always_1
ext/reg_res
shifter_tak/reg_shift_out
shifter_tak/always_1/case_1
shifter_tak/always_1
mips_alu/wire_shift_c
mips_alu/inst_mips_shifter
mips_core/wire_BUS7219
mips_core/wire_BUS7231
mips_core/inst_ext_reg
alu_muxb/always_1/case_1/stmt_1
ext_ctl_reg_clr_cls/input_cls
decode_pipe/wire_ext_ctl_o
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
rf_stage/wire_BUS2085
alu_muxa/always_1/block_1/case_1
exec_stage/inst_i_alu_muxa
mips_core/inst_alu_pass0
fwd_mux/input_din
alu_func_reg_clr_cls/always_1
pipelinedregs/inst_U26
alu/always_1
mips_core/inst_alu_pass1
mips_core/wire_BUS24839
alu/always_1/block_1
exec_stage/wire_BUS476
alu_func_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1
wb_mux/always_1
mips_core/wire_BUS422
wb_mux/always_1/if_1
alu_func_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/wire_BUS5674
r32_reg_clr_cls/always_1/if_1
mips_core/inst_iexec_stage
alu/always_1/block_1/case_1
mips_core/wire_cop_addr_o
pipelinedregs/wire_alu_func_o
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/reg_alu_func
wb_mux/always_1/if_1/stmt_2
mips_alu/assign_1_c
rf_stage/wire_ext_o
exec_stage/input_alu_func
alu_func_reg_clr_cls/input_alu_func_i
r32_reg_clr_cls/input_cls
alu/always_1/block_1/case_1/stmt_3
mips_alu/input_a
rf_stage/inst_i_ext
r32_reg_clr_cls/reg_r32_o
mips_alu/input_b
wb_mux/reg_wb_o
alu_muxa/input_rs
mips_core/wire_BUS6275
ext_ctl_reg_clr_cls/always_1/if_1
rf_stage/inst_ins_reg
reg_array/always_1/if_1
mips_alu/input_ctl
pipelinedregs/inst_U16
decode_pipe/wire_BUS2040
alu_muxa/reg_a_o
mips_core/wire_BUS7101
mips_core/inst_rs_reg
alu/input_a
ext_ctl_reg_clr_cls/always_1/if_1/if_1
muldiv_ff/wire_res
mips_core/wire_BUS9589
mips_alu/inst_mips_alu
alu_muxb/always_1
alu_func_reg_clr_cls/reg_alu_func_o
decode_pipe/wire_alu_func_o
alu/input_b
alu_muxb/always_1/case_1
pipelinedregs/input_alu_func_i
rf_stage/wire_rs_o
mips_alu/wire_alu_c
alu_muxa/always_1
rf_stage/inst_rs_fwd_rs
fwd_mux/always_1/case_1/stmt_3
alu_muxa/always_1/block_1
mips_alu/wire_c
alu/reg_alu_out
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
mips_alu/assign_1_c/expr_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext/always_1/case_1/cond
mips_dvc/always_6/stmt_1/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
muldiv_ff/assign_2_res/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
alu/always_1/block_1/case_1/stmt_3/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
mips_alu/assign_1_c/expr_1
assert_ctl_fsm/property_state_MUL
assert_ctl_fsm/assert__a_state_MUL
