<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='258' type='void llvm::MachineSchedStrategy::releaseBottomNode(llvm::SUnit * SU)'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='974' c='_ZN4llvm16GenericScheduler17releaseBottomNodeEPNS_5SUnitE'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1062' c='_ZN4llvm20PostGenericScheduler17releaseBottomNodeEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='698' u='c' c='_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='881' u='c' c='_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3703' c='_ZN12_GLOBAL__N_112ILPScheduler17releaseBottomNodeEPN4llvm5SUnitE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='256'>/// When all successor dependencies have been resolved, free this node for
  /// bottom-up scheduling.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='217' c='_ZN12_GLOBAL__N_117SchedStrategyStub17releaseBottomNodeEPN4llvm5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='188' c='_ZN4llvm17R600SchedStrategy17releaseBottomNodeEPNS_5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='304' c='_ZN4llvm23ConvergingVLIWScheduler17releaseBottomNodeEPNS_5SUnitE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.h' l='150' c='_ZN4llvm26SystemZPostRASchedStrategy17releaseBottomNodeEPNS_5SUnitE'/>
