// Seed: 293591393
module module_0 (
    input tri0 id_0
);
  bit id_2;
  always begin : LABEL_0
    @(posedge id_0) #1 id_3 <= {id_2{id_2, id_3 == -1'b0 !== id_3}};
  end
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri id_5,
    input tri1 id_6,
    output uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    id_12
);
  assign id_4 = -1;
  assign id_0 = 1;
  wire id_13;
  module_0 modCall_1 (id_8);
  assign id_4 = 1;
endmodule
