INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ball
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'counter_jump' is not allowed [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:275]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contra_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contra_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_people_11_1_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contra_people_11_1_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_people_2_1_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contra_people_2_1_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player_1_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_1_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player_2_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_2_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_top
