Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 11:15:21 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[10].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[11].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[12].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[13].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[14].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[15].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[16].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[17].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[18].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[19].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[1].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[20].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[21].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[22].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[23].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[24].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[25].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[26].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[2].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[3].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[4].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[5].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[6].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[7].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[8].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[9].dff_inst/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_inst0/Q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   57          inf        0.000                      0                   57           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff_gen_label[27].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 4.005ns (67.812%)  route 1.901ns (32.188%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE                         0.000     0.000 r  dff_gen_label[27].dff_inst/Q_reg[0]/C
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dff_gen_label[27].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           1.901     2.357    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.906 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.906    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[26].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.583ns (42.232%)  route 2.165ns (57.768%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.165     3.748    dff_gen_label[26].dff_inst/btn_IBUF[0]
    SLICE_X42Y27         FDCE                                         f  dff_gen_label[26].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[27].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.583ns (42.232%)  route 2.165ns (57.768%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.165     3.748    dff_gen_label[27].dff_inst/btn_IBUF[0]
    SLICE_X43Y27         FDCE                                         f  dff_gen_label[27].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[25].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.641ns  (logic 1.583ns (43.467%)  route 2.059ns (56.533%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.059     3.641    dff_gen_label[25].dff_inst/btn_IBUF[0]
    SLICE_X41Y27         FDCE                                         f  dff_gen_label[25].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[23].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.604ns  (logic 1.583ns (43.916%)  route 2.021ns (56.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.021     3.604    dff_gen_label[23].dff_inst/btn_IBUF[0]
    SLICE_X40Y28         FDCE                                         f  dff_gen_label[23].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[24].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.600ns  (logic 1.583ns (43.969%)  route 2.017ns (56.031%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.017     3.600    dff_gen_label[24].dff_inst/btn_IBUF[0]
    SLICE_X41Y28         FDCE                                         f  dff_gen_label[24].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[21].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.597ns  (logic 1.583ns (44.004%)  route 2.014ns (55.996%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.014     3.597    dff_gen_label[21].dff_inst/btn_IBUF[0]
    SLICE_X38Y28         FDCE                                         f  dff_gen_label[21].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[22].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.597ns  (logic 1.583ns (44.004%)  route 2.014ns (55.996%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          2.014     3.597    dff_gen_label[22].dff_inst/btn_IBUF[0]
    SLICE_X39Y28         FDCE                                         f  dff_gen_label[22].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[16].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.298ns  (logic 1.583ns (47.991%)  route 1.715ns (52.009%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          1.715     3.298    dff_gen_label[16].dff_inst/btn_IBUF[0]
    SLICE_X40Y29         FDCE                                         f  dff_gen_label[16].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[15].dff_inst/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.294ns  (logic 1.583ns (48.055%)  route 1.711ns (51.945%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=28, routed)          1.711     3.294    dff_gen_label[15].dff_inst/btn_IBUF[0]
    SLICE_X41Y29         FDCE                                         f  dff_gen_label[15].dff_inst/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff_gen_label[15].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[15].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE                         0.000     0.000 r  dff_gen_label[15].dff_inst/Q_reg[0]/C
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[15].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[15].dff_inst/Q_reg[0]_0
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[15].dff_inst/Q[0]_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[15].dff_inst/Q[0]_i_1__14_n_0
    SLICE_X41Y29         FDCE                                         r  dff_gen_label[15].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[18].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[18].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE                         0.000     0.000 r  dff_gen_label[18].dff_inst/Q_reg[0]/C
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[18].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[18].dff_inst/Q_reg[0]_0
    SLICE_X41Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[18].dff_inst/Q[0]_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[18].dff_inst/Q[0]_i_1__17_n_0
    SLICE_X41Y30         FDCE                                         r  dff_gen_label[18].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[19].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[19].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE                         0.000     0.000 r  dff_gen_label[19].dff_inst/Q_reg[0]/C
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[19].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[19].dff_inst/Q_reg[0]_0
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[19].dff_inst/Q[0]_i_1__18/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[19].dff_inst/Q[0]_i_1__18_n_0
    SLICE_X39Y30         FDCE                                         r  dff_gen_label[19].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[1].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[1].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE                         0.000     0.000 r  dff_gen_label[1].dff_inst/Q_reg[0]/C
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[1].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[1].dff_inst/Q[0]
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[1].dff_inst/Q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[1].dff_inst/Q0
    SLICE_X41Y33         FDCE                                         r  dff_gen_label[1].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[22].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[22].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDCE                         0.000     0.000 r  dff_gen_label[22].dff_inst/Q_reg[0]/C
    SLICE_X39Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[22].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[22].dff_inst/Q_reg[0]_0
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[22].dff_inst/Q[0]_i_1__21/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[22].dff_inst/Q[0]_i_1__21_n_0
    SLICE_X39Y28         FDCE                                         r  dff_gen_label[22].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[24].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[24].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE                         0.000     0.000 r  dff_gen_label[24].dff_inst/Q_reg[0]/C
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[24].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[24].dff_inst/Q_reg[0]_0
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[24].dff_inst/Q[0]_i_1__23/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[24].dff_inst/Q[0]_i_1__23_n_0
    SLICE_X41Y28         FDCE                                         r  dff_gen_label[24].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[25].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[25].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE                         0.000     0.000 r  dff_gen_label[25].dff_inst/Q_reg[0]/C
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[25].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[25].dff_inst/Q_reg[0]_0
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[25].dff_inst/Q[0]_i_1__24/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[25].dff_inst/Q[0]_i_1__24_n_0
    SLICE_X41Y27         FDCE                                         r  dff_gen_label[25].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[3].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[3].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE                         0.000     0.000 r  dff_gen_label[3].dff_inst/Q_reg[0]/C
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[3].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[3].dff_inst/Q_reg[0]_0
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[3].dff_inst/Q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[3].dff_inst/Q[0]_i_1__2_n_0
    SLICE_X39Y33         FDCE                                         r  dff_gen_label[3].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[4].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[4].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE                         0.000     0.000 r  dff_gen_label[4].dff_inst/Q_reg[0]/C
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[4].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[4].dff_inst/Q_reg[0]_0
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[4].dff_inst/Q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[4].dff_inst/Q[0]_i_1__3_n_0
    SLICE_X39Y32         FDCE                                         r  dff_gen_label[4].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[6].dff_inst/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[6].dff_inst/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE                         0.000     0.000 r  dff_gen_label[6].dff_inst/Q_reg[0]/C
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[6].dff_inst/Q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[6].dff_inst/Q_reg[0]_0
    SLICE_X41Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[6].dff_inst/Q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[6].dff_inst/Q[0]_i_1__5_n_0
    SLICE_X41Y32         FDCE                                         r  dff_gen_label[6].dff_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------





