-- SYSTEM ET device
-- date 2019-02-21T08:33:02
-- ====================================================================================================

prefix IC
appearance pcb
value 7400
[VARIANTS BEGIN]
	[VARIANT BEGIN]
		name D
		package_model $HOME/git/BEL/ET_component_library/packages/S_SO14.pac
		[TERMINAL_PORT_MAP BEGIN]
			terminal 1 unit 1 port I1A
			terminal 10 unit 3 port I3A
			terminal 11 unit 4 port O1
			terminal 12 unit 4 port I1A
			terminal 13 unit 4 port I4A
			terminal 14 unit 5 port VCC
			terminal 2 unit 1 port I1B
			terminal 3 unit 1 port O1
			terminal 4 unit 2 port I1A
			terminal 5 unit 2 port I2B
			terminal 6 unit 2 port O1
			terminal 7 unit 5 port GND
			terminal 8 unit 3 port O1
			terminal 9 unit 3 port I1A
		[TERMINAL_PORT_MAP END]
	[VARIANT END]
[VARIANTS END]

[UNITS_EXTERNAL BEGIN]
	[UNIT BEGIN]
		name A
		position x 0.00 y 0.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]

	[UNIT BEGIN]
		name B
		position x 100.00 y 0.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]

	[UNIT BEGIN]
		name C
		position x 0.00 y 100.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]

	[UNIT BEGIN]
		name D
		position x 100.00 y 100.00
		swap_level 0
		add_level next
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/NAND.sym
	[UNIT END]
	
	[UNIT BEGIN]
		name P
		position x 200.00 y 100.00
		swap_level 0
		add_level request
		symbol_model $HOME/git/BEL/ET_component_library/symbols/logic/pwr.sym
	[UNIT END]
	
[UNITS_EXTERNAL END]


-- ====================================================================================================
-- device model file end

