ARM GAS  /tmp/ccYtcJ7h.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccYtcJ7h.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_SPI1_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /tmp/ccYtcJ7h.s 			page 3


  91:Core/Src/main.c ****   MX_SPI1_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /**
 108:Core/Src/main.c ****   * @brief System Clock Configuration
 109:Core/Src/main.c ****   * @retval None
 110:Core/Src/main.c ****   */
 111:Core/Src/main.c **** void SystemClock_Config(void)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     Error_Handler();
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 145:Core/Src/main.c ****   * @param None
 146:Core/Src/main.c ****   * @retval None
 147:Core/Src/main.c ****   */
ARM GAS  /tmp/ccYtcJ7h.s 			page 4


 148:Core/Src/main.c **** static void MX_SPI1_Init(void)
 149:Core/Src/main.c **** {
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 158:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 159:Core/Src/main.c ****   hspi1.Instance = SPI1;
 160:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 161:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 162:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 163:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 164:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 165:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 166:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 167:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 168:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 169:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 170:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 171:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /**
 182:Core/Src/main.c ****   * @brief GPIO Initialization Function
 183:Core/Src/main.c ****   * @param None
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** static void MX_GPIO_Init(void)
 187:Core/Src/main.c **** {
  26              		.loc 1 187 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 188:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 188 3 view .LVU1
  40              		.loc 1 188 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
ARM GAS  /tmp/ccYtcJ7h.s 			page 5


  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 189:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 194:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 194 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 194 3 view .LVU4
  49              		.loc 1 194 3 view .LVU5
  50 000e 144B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 194 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F01002 		and	r2, r2, #16
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 194 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 194 3 view .LVU8
 195:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 195 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 195 3 view .LVU10
  65              		.loc 1 195 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F00402 		orr	r2, r2, #4
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 195 3 view .LVU12
  70 002a 9B69     		ldr	r3, [r3, #24]
  71 002c 03F00403 		and	r3, r3, #4
  72 0030 0193     		str	r3, [sp, #4]
  73              		.loc 1 195 3 view .LVU13
  74 0032 019B     		ldr	r3, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 195 3 view .LVU14
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 198:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  77              		.loc 1 198 3 view .LVU15
  78 0034 0B4D     		ldr	r5, .L3+4
  79 0036 2246     		mov	r2, r4
  80 0038 4FF40051 		mov	r1, #8192
  81 003c 2846     		mov	r0, r5
  82 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 201:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  84              		.loc 1 201 3 view .LVU16
  85              		.loc 1 201 23 is_stmt 0 view .LVU17
ARM GAS  /tmp/ccYtcJ7h.s 			page 6


  86 0042 4FF40053 		mov	r3, #8192
  87 0046 0293     		str	r3, [sp, #8]
 202:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  88              		.loc 1 202 3 is_stmt 1 view .LVU18
  89              		.loc 1 202 24 is_stmt 0 view .LVU19
  90 0048 0123     		movs	r3, #1
  91 004a 0393     		str	r3, [sp, #12]
 203:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 203 3 is_stmt 1 view .LVU20
  93              		.loc 1 203 24 is_stmt 0 view .LVU21
  94 004c 0494     		str	r4, [sp, #16]
 204:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95              		.loc 1 204 3 is_stmt 1 view .LVU22
  96              		.loc 1 204 25 is_stmt 0 view .LVU23
  97 004e 0223     		movs	r3, #2
  98 0050 0593     		str	r3, [sp, #20]
 205:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  99              		.loc 1 205 3 is_stmt 1 view .LVU24
 100 0052 02A9     		add	r1, sp, #8
 101 0054 2846     		mov	r0, r5
 102 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 103              	.LVL1:
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 210:Core/Src/main.c **** }
 104              		.loc 1 210 1 is_stmt 0 view .LVU25
 105 005a 07B0     		add	sp, sp, #28
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 12
 108              		@ sp needed
 109 005c 30BD     		pop	{r4, r5, pc}
 110              	.L4:
 111 005e 00BF     		.align	2
 112              	.L3:
 113 0060 00100240 		.word	1073876992
 114 0064 00100140 		.word	1073811456
 115              		.cfi_endproc
 116              	.LFE68:
 118              		.section	.text.Error_Handler,"ax",%progbits
 119              		.align	1
 120              		.global	Error_Handler
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 125              	Error_Handler:
 126              	.LFB69:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /* USER CODE END 4 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
ARM GAS  /tmp/ccYtcJ7h.s 			page 7


 220:Core/Src/main.c **** void Error_Handler(void)
 221:Core/Src/main.c **** {
 127              		.loc 1 221 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ Volatile: function does not return.
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
 222:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 223:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 224:Core/Src/main.c ****   __disable_irq();
 133              		.loc 1 224 3 view .LVU27
 134              	.LBB6:
 135              	.LBI6:
 136              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccYtcJ7h.s 			page 8


  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccYtcJ7h.s 			page 9


 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 137              		.loc 2 140 27 view .LVU28
 138              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 139              		.loc 2 142 3 view .LVU29
 140              		.syntax unified
 141              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 142 0000 72B6     		cpsid i
 143              	@ 0 "" 2
 144              		.thumb
 145              		.syntax unified
 146              	.L6:
 147              	.LBE7:
 148              	.LBE6:
 225:Core/Src/main.c ****   while (1)
 149              		.loc 1 225 3 view .LVU30
ARM GAS  /tmp/ccYtcJ7h.s 			page 10


 226:Core/Src/main.c ****   {
 227:Core/Src/main.c ****   }
 150              		.loc 1 227 3 view .LVU31
 225:Core/Src/main.c ****   while (1)
 151              		.loc 1 225 9 view .LVU32
 152 0002 FEE7     		b	.L6
 153              		.cfi_endproc
 154              	.LFE69:
 156              		.section	.text.MX_SPI1_Init,"ax",%progbits
 157              		.align	1
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	MX_SPI1_Init:
 163              	.LFB67:
 149:Core/Src/main.c **** 
 164              		.loc 1 149 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168 0000 08B5     		push	{r3, lr}
 169              	.LCFI3:
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 3, -8
 172              		.cfi_offset 14, -4
 159:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 173              		.loc 1 159 3 view .LVU34
 159:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 174              		.loc 1 159 18 is_stmt 0 view .LVU35
 175 0002 0D48     		ldr	r0, .L11
 176 0004 0D4B     		ldr	r3, .L11+4
 177 0006 0360     		str	r3, [r0]
 160:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 178              		.loc 1 160 3 is_stmt 1 view .LVU36
 160:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 179              		.loc 1 160 19 is_stmt 0 view .LVU37
 180 0008 4FF48273 		mov	r3, #260
 181 000c 4360     		str	r3, [r0, #4]
 161:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 182              		.loc 1 161 3 is_stmt 1 view .LVU38
 161:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 183              		.loc 1 161 24 is_stmt 0 view .LVU39
 184 000e 0023     		movs	r3, #0
 185 0010 8360     		str	r3, [r0, #8]
 162:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 186              		.loc 1 162 3 is_stmt 1 view .LVU40
 162:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 187              		.loc 1 162 23 is_stmt 0 view .LVU41
 188 0012 C360     		str	r3, [r0, #12]
 163:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 189              		.loc 1 163 3 is_stmt 1 view .LVU42
 163:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 190              		.loc 1 163 26 is_stmt 0 view .LVU43
 191 0014 0361     		str	r3, [r0, #16]
 164:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 192              		.loc 1 164 3 is_stmt 1 view .LVU44
 164:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
ARM GAS  /tmp/ccYtcJ7h.s 			page 11


 193              		.loc 1 164 23 is_stmt 0 view .LVU45
 194 0016 4361     		str	r3, [r0, #20]
 165:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 195              		.loc 1 165 3 is_stmt 1 view .LVU46
 165:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 196              		.loc 1 165 18 is_stmt 0 view .LVU47
 197 0018 4FF40072 		mov	r2, #512
 198 001c 8261     		str	r2, [r0, #24]
 166:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 199              		.loc 1 166 3 is_stmt 1 view .LVU48
 166:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 200              		.loc 1 166 32 is_stmt 0 view .LVU49
 201 001e C361     		str	r3, [r0, #28]
 167:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 202              		.loc 1 167 3 is_stmt 1 view .LVU50
 167:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 203              		.loc 1 167 23 is_stmt 0 view .LVU51
 204 0020 0362     		str	r3, [r0, #32]
 168:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 205              		.loc 1 168 3 is_stmt 1 view .LVU52
 168:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 206              		.loc 1 168 21 is_stmt 0 view .LVU53
 207 0022 4362     		str	r3, [r0, #36]
 169:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 208              		.loc 1 169 3 is_stmt 1 view .LVU54
 169:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 209              		.loc 1 169 29 is_stmt 0 view .LVU55
 210 0024 8362     		str	r3, [r0, #40]
 170:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 211              		.loc 1 170 3 is_stmt 1 view .LVU56
 170:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 212              		.loc 1 170 28 is_stmt 0 view .LVU57
 213 0026 0A23     		movs	r3, #10
 214 0028 C362     		str	r3, [r0, #44]
 171:Core/Src/main.c ****   {
 215              		.loc 1 171 3 is_stmt 1 view .LVU58
 171:Core/Src/main.c ****   {
 216              		.loc 1 171 7 is_stmt 0 view .LVU59
 217 002a FFF7FEFF 		bl	HAL_SPI_Init
 218              	.LVL2:
 171:Core/Src/main.c ****   {
 219              		.loc 1 171 6 discriminator 1 view .LVU60
 220 002e 00B9     		cbnz	r0, .L10
 179:Core/Src/main.c **** 
 221              		.loc 1 179 1 view .LVU61
 222 0030 08BD     		pop	{r3, pc}
 223              	.L10:
 173:Core/Src/main.c ****   }
 224              		.loc 1 173 5 is_stmt 1 view .LVU62
 225 0032 FFF7FEFF 		bl	Error_Handler
 226              	.LVL3:
 227              	.L12:
 228 0036 00BF     		.align	2
 229              	.L11:
 230 0038 00000000 		.word	hspi1
 231 003c 00300140 		.word	1073819648
 232              		.cfi_endproc
ARM GAS  /tmp/ccYtcJ7h.s 			page 12


 233              	.LFE67:
 235              		.section	.text.SystemClock_Config,"ax",%progbits
 236              		.align	1
 237              		.global	SystemClock_Config
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	SystemClock_Config:
 243              	.LFB66:
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 244              		.loc 1 112 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 64
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248 0000 00B5     		push	{lr}
 249              	.LCFI4:
 250              		.cfi_def_cfa_offset 4
 251              		.cfi_offset 14, -4
 252 0002 91B0     		sub	sp, sp, #68
 253              	.LCFI5:
 254              		.cfi_def_cfa_offset 72
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 255              		.loc 1 113 3 view .LVU64
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 256              		.loc 1 113 22 is_stmt 0 view .LVU65
 257 0004 2822     		movs	r2, #40
 258 0006 0021     		movs	r1, #0
 259 0008 06A8     		add	r0, sp, #24
 260 000a FFF7FEFF 		bl	memset
 261              	.LVL4:
 114:Core/Src/main.c **** 
 262              		.loc 1 114 3 is_stmt 1 view .LVU66
 114:Core/Src/main.c **** 
 263              		.loc 1 114 22 is_stmt 0 view .LVU67
 264 000e 0023     		movs	r3, #0
 265 0010 0193     		str	r3, [sp, #4]
 266 0012 0293     		str	r3, [sp, #8]
 267 0014 0393     		str	r3, [sp, #12]
 268 0016 0493     		str	r3, [sp, #16]
 269 0018 0593     		str	r3, [sp, #20]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 270              		.loc 1 119 3 is_stmt 1 view .LVU68
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 271              		.loc 1 119 36 is_stmt 0 view .LVU69
 272 001a 0223     		movs	r3, #2
 273 001c 0693     		str	r3, [sp, #24]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 274              		.loc 1 120 3 is_stmt 1 view .LVU70
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 275              		.loc 1 120 30 is_stmt 0 view .LVU71
 276 001e 0123     		movs	r3, #1
 277 0020 0A93     		str	r3, [sp, #40]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 278              		.loc 1 121 3 is_stmt 1 view .LVU72
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 279              		.loc 1 121 41 is_stmt 0 view .LVU73
 280 0022 1023     		movs	r3, #16
ARM GAS  /tmp/ccYtcJ7h.s 			page 13


 281 0024 0B93     		str	r3, [sp, #44]
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 282              		.loc 1 122 3 is_stmt 1 view .LVU74
 123:Core/Src/main.c ****   {
 283              		.loc 1 123 3 view .LVU75
 123:Core/Src/main.c ****   {
 284              		.loc 1 123 7 is_stmt 0 view .LVU76
 285 0026 06A8     		add	r0, sp, #24
 286 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 287              	.LVL5:
 123:Core/Src/main.c ****   {
 288              		.loc 1 123 6 discriminator 1 view .LVU77
 289 002c 68B9     		cbnz	r0, .L17
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 290              		.loc 1 130 3 is_stmt 1 view .LVU78
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 291              		.loc 1 130 31 is_stmt 0 view .LVU79
 292 002e 0F23     		movs	r3, #15
 293 0030 0193     		str	r3, [sp, #4]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 294              		.loc 1 132 3 is_stmt 1 view .LVU80
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 295              		.loc 1 132 34 is_stmt 0 view .LVU81
 296 0032 0021     		movs	r1, #0
 297 0034 0291     		str	r1, [sp, #8]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 298              		.loc 1 133 3 is_stmt 1 view .LVU82
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 299              		.loc 1 133 35 is_stmt 0 view .LVU83
 300 0036 0391     		str	r1, [sp, #12]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 301              		.loc 1 134 3 is_stmt 1 view .LVU84
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 302              		.loc 1 134 36 is_stmt 0 view .LVU85
 303 0038 0491     		str	r1, [sp, #16]
 135:Core/Src/main.c **** 
 304              		.loc 1 135 3 is_stmt 1 view .LVU86
 135:Core/Src/main.c **** 
 305              		.loc 1 135 36 is_stmt 0 view .LVU87
 306 003a 0591     		str	r1, [sp, #20]
 137:Core/Src/main.c ****   {
 307              		.loc 1 137 3 is_stmt 1 view .LVU88
 137:Core/Src/main.c ****   {
 308              		.loc 1 137 7 is_stmt 0 view .LVU89
 309 003c 01A8     		add	r0, sp, #4
 310 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 311              	.LVL6:
 137:Core/Src/main.c ****   {
 312              		.loc 1 137 6 discriminator 1 view .LVU90
 313 0042 20B9     		cbnz	r0, .L18
 141:Core/Src/main.c **** 
 314              		.loc 1 141 1 view .LVU91
 315 0044 11B0     		add	sp, sp, #68
 316              	.LCFI6:
 317              		.cfi_remember_state
 318              		.cfi_def_cfa_offset 4
 319              		@ sp needed
ARM GAS  /tmp/ccYtcJ7h.s 			page 14


 320 0046 5DF804FB 		ldr	pc, [sp], #4
 321              	.L17:
 322              	.LCFI7:
 323              		.cfi_restore_state
 125:Core/Src/main.c ****   }
 324              		.loc 1 125 5 is_stmt 1 view .LVU92
 325 004a FFF7FEFF 		bl	Error_Handler
 326              	.LVL7:
 327              	.L18:
 139:Core/Src/main.c ****   }
 328              		.loc 1 139 5 view .LVU93
 329 004e FFF7FEFF 		bl	Error_Handler
 330              	.LVL8:
 331              		.cfi_endproc
 332              	.LFE66:
 334              		.section	.text.main,"ax",%progbits
 335              		.align	1
 336              		.global	main
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	main:
 342              	.LFB65:
  67:Core/Src/main.c **** 
 343              		.loc 1 67 1 view -0
 344              		.cfi_startproc
 345              		@ Volatile: function does not return.
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348 0000 08B5     		push	{r3, lr}
 349              	.LCFI8:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 3, -8
 352              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 353              		.loc 1 76 3 view .LVU95
 354 0002 FFF7FEFF 		bl	HAL_Init
 355              	.LVL9:
  83:Core/Src/main.c **** 
 356              		.loc 1 83 3 view .LVU96
 357 0006 FFF7FEFF 		bl	SystemClock_Config
 358              	.LVL10:
  90:Core/Src/main.c ****   MX_SPI1_Init();
 359              		.loc 1 90 3 view .LVU97
 360 000a FFF7FEFF 		bl	MX_GPIO_Init
 361              	.LVL11:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 362              		.loc 1 91 3 view .LVU98
 363 000e FFF7FEFF 		bl	MX_SPI1_Init
 364              	.LVL12:
 365              	.L20:
  98:Core/Src/main.c ****   {
 366              		.loc 1 98 3 view .LVU99
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 367              		.loc 1 103 3 view .LVU100
  98:Core/Src/main.c ****   {
 368              		.loc 1 98 9 view .LVU101
ARM GAS  /tmp/ccYtcJ7h.s 			page 15


 369 0012 FEE7     		b	.L20
 370              		.cfi_endproc
 371              	.LFE65:
 373              		.global	hspi1
 374              		.section	.bss.hspi1,"aw",%nobits
 375              		.align	2
 378              	hspi1:
 379 0000 00000000 		.space	88
 379      00000000 
 379      00000000 
 379      00000000 
 379      00000000 
 380              		.text
 381              	.Letext0:
 382              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 383              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 384              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 385              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 386              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 387              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 388              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 389              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 390              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 391              		.file 12 "<built-in>"
ARM GAS  /tmp/ccYtcJ7h.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccYtcJ7h.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccYtcJ7h.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccYtcJ7h.s:113    .text.MX_GPIO_Init:00000060 $d
     /tmp/ccYtcJ7h.s:119    .text.Error_Handler:00000000 $t
     /tmp/ccYtcJ7h.s:125    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccYtcJ7h.s:157    .text.MX_SPI1_Init:00000000 $t
     /tmp/ccYtcJ7h.s:162    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccYtcJ7h.s:230    .text.MX_SPI1_Init:00000038 $d
     /tmp/ccYtcJ7h.s:378    .bss.hspi1:00000000 hspi1
     /tmp/ccYtcJ7h.s:236    .text.SystemClock_Config:00000000 $t
     /tmp/ccYtcJ7h.s:242    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccYtcJ7h.s:335    .text.main:00000000 $t
     /tmp/ccYtcJ7h.s:341    .text.main:00000000 main
     /tmp/ccYtcJ7h.s:375    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
