{"Source Block": ["serv/rtl/serv_state.v@84:94@HdlStmAssign", "\n   reg \tpending_irq;\n\n   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !mem_misalign;\n\n   assign o_rf_rreq = i_ibus_ack;\n\n   always @(posedge i_clk) begin\n      if (state == INIT)\n\to_ctrl_jump <= i_take_branch;\n      if (state == IDLE)\n"], "Clone Blocks": [["serv/rtl/serv_state.v@82:92", "\n   reg \tstage_two_pending;\n\n   reg \tpending_irq;\n\n   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !mem_misalign;\n\n   assign o_rf_rreq = i_ibus_ack;\n\n   always @(posedge i_clk) begin\n      if (state == INIT)\n"]], "Diff Content": {"Delete": [[89, "   assign o_rf_rreq = i_ibus_ack;\n"]], "Add": [[89, "   wire trap_pending = (o_ctrl_jump & i_ctrl_misalign) | mem_misalign;\n"], [89, "   assign o_rf_rreq = i_ibus_ack | (stage_two_req & trap_pending);\n"], [89, "   assign o_rf_wreq = ((i_shift_op & i_alu_sh_done & stage_two_pending) | (i_mem_op & i_dbus_ack) | (stage_two_req & (i_slt_op | i_branch_op))) & !trap_pending;\n"], [89, "   assign o_bufreg_hold = !cnt_en & (stage_two_req | ~i_shift_op);\n"]]}}