<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L59'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------- SIFrameLowering.cpp --------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//==-----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIFrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegUnits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterScavenging.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;frame-info&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableSpillVGPRToAGPR(</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  &quot;amdgpu-spill-vgpr-to-agpr&quot;,</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::desc(&quot;Enable spilling VGPRs to AGPRs&quot;),</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::ReallyHidden,</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::init(true));</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Find a register matching \p RC from \p LiveUnits which is unused and</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// available throughout the function. On failure, returns AMDGPU::NoRegister.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: Rewrite the loop here to iterate over MCRegUnits instead of</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MCRegisters. This should reduce the number of iterations and avoid redundant</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// checking.</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCRegister findUnusedRegister(MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const LiveRegUnits &amp;LiveUnits,</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>                                     const TargetRegisterClass &amp;RC) {</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  for (MCRegister Reg : RC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L37' href='#L37'><span>37:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>820</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>    if (!MRI.isPhysRegUsed(Reg) &amp;&amp; <div class='tooltip'>LiveUnits.available(Reg)<span class='tooltip-content'>65.9k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L38' href='#L38'><span>38:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.9k</span>, <span class='None'>False</span>: <span class='covered-line'>57.4k</span>]
  Branch (<span class='line-number'><a name='L38' href='#L38'><span>38:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.16k</span>, <span class='None'>False</span>: <span class='covered-line'>56.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>        <div class='tooltip'>!MRI.isReserved(Reg)<span class='tooltip-content'>9.16k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L39' href='#L39'><span>39:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>259</span>, <span class='None'>False</span>: <span class='covered-line'>8.90k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L38'><span>38:9</span></a></span>) to (<span class='line-number'><a href='#L38'><span>39:29</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (38:9)
     Condition C2 --> (38:36)
     Condition C3 --> (39:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>      return Reg;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>  return MCRegister();</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Find a scratch register that we can use in the prologue. We avoid using</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// callee-save registers since they may appear to be free when this is called</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// from canUseAsPrologue (during shrink wrapping), but then no longer be free</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// when this is called from emitPrologue.</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCRegister findScratchNonCalleeSaveRegister(</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI, LiveRegUnits &amp;LiveUnits,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>    const TargetRegisterClass &amp;RC, bool Unused = false) {</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark callee saved registers as used so we will not choose them.</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>  const MCPhysReg *CSRegs = MRI.getCalleeSavedRegs();</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>753k</pre></td><td class='code'><pre>  for (unsigned i = 0; CSRegs[i]; <div class='tooltip'>++i<span class='tooltip-content'>749k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>749k</span>, <span class='None'>False</span>: <span class='covered-line'>4.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>749k</pre></td><td class='code'><pre>    LiveUnits.addReg(CSRegs[i]);</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are looking for a register that can be used throughout the entire</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // function, so any use is unacceptable.</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>  if (Unused)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return findUnusedRegister(MRI, LiveUnits, RC)</span>;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  <div class='tooltip'>for (MCRegister Reg : RC)<span class='tooltip-content'>4.01k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    if (LiveUnits.available(Reg) &amp;&amp; <div class='tooltip'>!MRI.isReserved(Reg)<span class='tooltip-content'>14.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.3k</span>, <span class='None'>False</span>: <span class='covered-line'>35.1k</span>]
  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.01k</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L63'><span>63:9</span></a></span>) to (<span class='line-number'><a href='#L63'><span>63:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (63:9)
     Condition C2 --> (63:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>      return Reg;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return MCRegister()</span>;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Query target location for spilling SGPRs</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p IncludeScratchCopy : Also look for free scratch SGPRs</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void getVGPRSpillLaneOrTempRegister(</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, LiveRegUnits &amp;LiveUnits, Register SGPR,</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetRegisterClass &amp;RC = AMDGPU::SReg_32_XM0_XEXECRegClass,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    bool IncludeScratchCopy = true) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  unsigned Size = TRI-&gt;getSpillSize(RC);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  Align Alignment = TRI-&gt;getSpillAlign(RC);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need to save and restore the given SGPR.</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  Register ScratchSGPR;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1: Try to save the given register into an unused scratch SGPR. The</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LiveUnits should have all the callee saved registers marked as used. For</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // certain cases we skip copy to scratch SGPR.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  if (IncludeScratchCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    ScratchSGPR = findUnusedRegister(MF.getRegInfo(), LiveUnits, RC);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  if (!ScratchSGPR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>820</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>    int FI = FrameInfo.CreateStackObject(Size, Alignment, true, nullptr,</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>                                         TargetStackID::SGPRSpill);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>    if (TRI-&gt;spillSGPRToVGPR() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>819</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>        MFI-&gt;allocateSGPRSpillToVGPRLane(MF, FI, /*SpillToPhysVGPRLane=*/true,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>807</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>819</pre></td><td class='code'><pre>                                         /*IsPrologEpilog=*/true)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L97'><span>97:9</span></a></span>) to (<span class='line-number'><a href='#L97'><span>99:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (97:9)
     Condition C2 --> (98:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 2: There&apos;s no free lane to spill, and no free register to save the</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // SGPR, so we&apos;re forced to take another VGPR to use for the spill.</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      MFI-&gt;addToPrologEpilogSGPRSpills(</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>          SGPR, PrologEpilogSGPRSaveRestoreInfo(</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>                    SGPRSaveKind::SPILL_TO_VGPR_LANE, FI));</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(auto Spill = MFI-&gt;getSGPRSpillToPhysicalVGPRLanes(FI).front();</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>                 dbgs() &lt;&lt; printReg(SGPR, TRI) &lt;&lt; &quot; requires fallback spill to &quot;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>                        &lt;&lt; printReg(Spill.VGPR, TRI) &lt;&lt; &apos;:&apos; &lt;&lt; Spill.Lane</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>                        &lt;&lt; &apos;\n&apos;;);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Remove dead &lt;FI&gt; index</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      MF.getFrameInfo().RemoveStackObject(FI);</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 3: If all else fails, spill the register to memory.</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      FI = FrameInfo.CreateSpillStackObject(Size, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      MFI-&gt;addToPrologEpilogSGPRSpills(</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          SGPR,</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          PrologEpilogSGPRSaveRestoreInfo(SGPRSaveKind::SPILL_TO_MEM, FI));</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Reserved FI &quot; &lt;&lt; FI &lt;&lt; &quot; for spilling &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                        &lt;&lt; printReg(SGPR, TRI) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>820</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    MFI-&gt;addToPrologEpilogSGPRSpills(</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>        SGPR, PrologEpilogSGPRSaveRestoreInfo(</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>                  SGPRSaveKind::COPY_TO_SCRATCH_SGPR, ScratchSGPR));</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    LiveUnits.addReg(ScratchSGPR);</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Saving &quot; &lt;&lt; printReg(SGPR, TRI) &lt;&lt; &quot; with copy to &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>                      &lt;&lt; printReg(ScratchSGPR, TRI) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We need to specially emit stack operations here because a different frame</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register is used than in the rest of the function, as getFrameRegister would</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// use.</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void buildPrologSpill(const GCNSubtarget &amp;ST, const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const SIMachineFunctionInfo &amp;FuncInfo,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             LiveRegUnits &amp;LiveUnits, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock::iterator I, const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             Register SpillReg, int FI, Register FrameReg,</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>                             int64_t DwordOff = 0) {</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  unsigned Opc = ST.enableFlatScratch() ? <div class='tooltip'>AMDGPU::SCRATCH_STORE_DWORD_SADDR<span class='tooltip-content'>356</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>356</span>, <span class='None'>False</span>: <span class='covered-line'>949</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>                                        : <div class='tooltip'>AMDGPU::BUFFER_STORE_DWORD_OFFSET<span class='tooltip-content'>949</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  MachinePointerInfo PtrInfo = MachinePointerInfo::getFixedStack(MF, FI);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      PtrInfo, MachineMemOperand::MOStore, FrameInfo.getObjectSize(FI),</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      FrameInfo.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  LiveUnits.addReg(SpillReg);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  bool IsKill = !MBB.isLiveIn(SpillReg);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  TRI.buildSpillLoadStore(MBB, I, DL, Opc, FI, SpillReg, IsKill, FrameReg,</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>                          DwordOff, MMO, nullptr, &amp;LiveUnits);</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  if (IsKill)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>1.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    LiveUnits.removeReg(SpillReg);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void buildEpilogRestore(const GCNSubtarget &amp;ST,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const SIMachineFunctionInfo &amp;FuncInfo,</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               LiveRegUnits &amp;LiveUnits, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const DebugLoc &amp;DL, Register SpillReg, int FI,</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>                               Register FrameReg, int64_t DwordOff = 0) {</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  unsigned Opc = ST.enableFlatScratch() ? <div class='tooltip'>AMDGPU::SCRATCH_LOAD_DWORD_SADDR<span class='tooltip-content'>356</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>356</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>                                        : <div class='tooltip'>AMDGPU::BUFFER_LOAD_DWORD_OFFSET<span class='tooltip-content'>938</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  MachinePointerInfo PtrInfo = MachinePointerInfo::getFixedStack(MF, FI);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>      PtrInfo, MachineMemOperand::MOLoad, FrameInfo.getObjectSize(FI),</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>      FrameInfo.getObjectAlign(FI));</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  TRI.buildSpillLoadStore(MBB, I, DL, Opc, FI, SpillReg, false, FrameReg,</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>                          DwordOff, MMO, nullptr, &amp;LiveUnits);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void buildGitPtr(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const DebugLoc &amp;DL, const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>                        Register TargetReg) {</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  MachineFunction *MF = MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF-&gt;getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  const MCInstrDesc &amp;SMovB32 = TII-&gt;get(AMDGPU::S_MOV_B32);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  Register TargetLo = TRI-&gt;getSubReg(TargetReg, AMDGPU::sub0);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  Register TargetHi = TRI-&gt;getSubReg(TargetReg, AMDGPU::sub1);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  if (MFI-&gt;getGITPtrHigh() != 0xffffffff) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, SMovB32, TargetHi)</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addImm(MFI-&gt;getGITPtrHigh())</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addReg(TargetReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    const MCInstrDesc &amp;GetPC64 = TII-&gt;get(AMDGPU::S_GETPC_B64_pseudo);</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, GetPC64, TargetReg);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  Register GitPtrLo = MFI-&gt;getGITPtrLoReg(*MF);</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  MF-&gt;getRegInfo().addLiveIn(GitPtrLo);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  MBB.addLiveIn(GitPtrLo);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, SMovB32, TargetLo)</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    .addReg(GitPtrLo);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void initLiveUnits(LiveRegUnits &amp;LiveUnits, const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const SIMachineFunctionInfo *FuncInfo,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineFunction &amp;MF, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>4.48k</pre></td><td class='code'><pre>                          MachineBasicBlock::iterator MBBI, bool IsProlog) {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>4.48k</pre></td><td class='code'><pre>  if (LiveUnits.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52k</span>, <span class='None'>False</span>: <span class='covered-line'>1.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>    LiveUnits.init(TRI);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>    if (IsProlog) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>1.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>      LiveUnits.addLiveIns(MBB);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In epilog.</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>      LiveUnits.addLiveOuts(MBB);</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>      LiveUnits.stepBackward(*MBBI);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>4.48k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SpillBuilder to save/restore special SGPR spills like the one needed for FP,</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// BP, etc. These spills are delayed until the current function&apos;s frame is</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// finalized. For a given register, the builder uses the</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// PrologEpilogSGPRSaveRestoreInfo to decide the spill method.</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class PrologEpilogSGPRSpillBuilder {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock::iterator MI;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock &amp;MBB;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction &amp;MF;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const GCNSubtarget &amp;ST;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFrameInfo &amp;MFI;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register SuperReg;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const PrologEpilogSGPRSaveRestoreInfo SI;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveRegUnits &amp;LiveUnits;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const DebugLoc &amp;DL;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register FrameReg;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ArrayRef&lt;int16_t&gt; SplitParts;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned NumSubRegs;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned EltSize = 4;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  void saveToMemory(const int FI) const {</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    assert(!MFI.isDeadObjectIndex(FI));</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    initLiveUnits(LiveUnits, TRI, FuncInfo, MF, MBB, MI, /*IsProlog*/ true);</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MCPhysReg TmpVGPR = findScratchNonCalleeSaveRegister(</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        MRI, LiveUnits, AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    if (!TmpVGPR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;failed to find free scratch register&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    for (unsigned I = 0, DwordOff = 0; I &lt; NumSubRegs; <div class='tooltip'>++I<span class='tooltip-content'>14</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Register SubReg = NumSubRegs == 1</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                            ? <div class='tooltip'>SuperReg<span class='tooltip-content'>12</span></div></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                            : <div class='tooltip'>Register(TRI.getSubReg(SuperReg, SplitParts[I]))<span class='tooltip-content'>2</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      BuildMI(MBB, MI, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), TmpVGPR)</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          .addReg(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      buildPrologSpill(ST, TRI, *FuncInfo, LiveUnits, MF, MBB, MI, DL, TmpVGPR,</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                       FI, FrameReg, DwordOff);</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      DwordOff += 4;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>  void saveToVGPRLane(const int FI) const {</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    assert(!MFI.isDeadObjectIndex(FI));</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    assert(MFI.getStackID(FI) == TargetStackID::SGPRSpill);</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    ArrayRef&lt;SIRegisterInfo::SpilledReg&gt; Spill =</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>        FuncInfo-&gt;getSGPRSpillToPhysicalVGPRLanes(FI);</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    assert(Spill.size() == NumSubRegs);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>1.62k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned I = 0; <span class='tooltip-content'>807</span></div>I &lt; NumSubRegs; <div class='tooltip'>++I<span class='tooltip-content'>813</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>813</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>      Register SubReg = NumSubRegs == 1</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>                            ? <div class='tooltip'>SuperReg<span class='tooltip-content'>801</span></div></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>                            : <div class='tooltip'>Register(TRI.getSubReg(SuperReg, SplitParts[I]))<span class='tooltip-content'>12</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>      BuildMI(MBB, MI, DL, TII-&gt;get(AMDGPU::SI_SPILL_S32_TO_VGPR),</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>              Spill[I].VGPR)</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>          .addReg(SubReg)</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>          .addImm(Spill[I].Lane)</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>          .addReg(Spill[I].VGPR, RegState::Undef);</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>813</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  void copyToScratchSGPR(Register DstReg) const {</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    BuildMI(MBB, MI, DL, TII-&gt;get(AMDGPU::COPY), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>        .addReg(SuperReg)</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameSetup);</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  void restoreFromMemory(const int FI) {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    initLiveUnits(LiveUnits, TRI, FuncInfo, MF, MBB, MI, /*IsProlog*/ false);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MCPhysReg TmpVGPR = findScratchNonCalleeSaveRegister(</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        MRI, LiveUnits, AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    if (!TmpVGPR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;failed to find free scratch register&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    for (unsigned I = 0, DwordOff = 0; I &lt; NumSubRegs; <div class='tooltip'>++I<span class='tooltip-content'>14</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Register SubReg = NumSubRegs == 1</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                            ? <div class='tooltip'>SuperReg<span class='tooltip-content'>12</span></div></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                            : <div class='tooltip'>Register(TRI.getSubReg(SuperReg, SplitParts[I]))<span class='tooltip-content'>2</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      buildEpilogRestore(ST, TRI, *FuncInfo, LiveUnits, MF, MBB, MI, DL,</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                         TmpVGPR, FI, FrameReg, DwordOff);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      BuildMI(MBB, MI, DL, TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), SubReg)</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          .addReg(TmpVGPR, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      DwordOff += 4;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>  void restoreFromVGPRLane(const int FI) {</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    assert(MFI.getStackID(FI) == TargetStackID::SGPRSpill);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    ArrayRef&lt;SIRegisterInfo::SpilledReg&gt; Spill =</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>        FuncInfo-&gt;getSGPRSpillToPhysicalVGPRLanes(FI);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    assert(Spill.size() == NumSubRegs);</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned I = 0; <span class='tooltip-content'>801</span></div>I &lt; NumSubRegs; <div class='tooltip'>++I<span class='tooltip-content'>806</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L320' href='#L320'><span>320:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>806</span>, <span class='None'>False</span>: <span class='covered-line'>801</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>      Register SubReg = NumSubRegs == 1</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>796</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>                            ? <div class='tooltip'>SuperReg<span class='tooltip-content'>796</span></div></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>                            : <div class='tooltip'>Register(TRI.getSubReg(SuperReg, SplitParts[I]))<span class='tooltip-content'>10</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>      BuildMI(MBB, MI, DL, TII-&gt;get(AMDGPU::SI_RESTORE_S32_FROM_VGPR), SubReg)</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>          .addReg(Spill[I].VGPR)</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>          .addImm(Spill[I].Lane);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  void copyFromScratchSGPR(Register SrcReg) const {</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    BuildMI(MBB, MI, DL, TII-&gt;get(AMDGPU::COPY), SuperReg)</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameDestroy);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PrologEpilogSGPRSpillBuilder(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const PrologEpilogSGPRSaveRestoreInfo SI,</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const DebugLoc &amp;DL, const SIInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               LiveRegUnits &amp;LiveUnits, Register FrameReg)</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>      : MI(MI), MBB(MBB), MF(*MBB.getParent()),</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>        ST(MF.getSubtarget&lt;GCNSubtarget&gt;()), MFI(MF.getFrameInfo()),</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>        FuncInfo(MF.getInfo&lt;SIMachineFunctionInfo&gt;()), TII(TII), TRI(TRI),</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>        SuperReg(Reg), SI(SI), LiveUnits(LiveUnits), DL(DL),</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>        FrameReg(FrameReg) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = TRI.getPhysRegBaseClass(SuperReg);</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    SplitParts = TRI.getRegSplitParts(RC, EltSize);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    NumSubRegs = SplitParts.empty() ? <div class='tooltip'><span class='red'>1</span><span class='tooltip-content'>0</span></div> : SplitParts.size();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L351' href='#L351'><span>351:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    assert(SuperReg != AMDGPU::M0 &amp;&amp; &quot;m0 should never spill&quot;);</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  void save() {</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    switch (SI.getKind()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    case SGPRSaveKind::SPILL_TO_MEM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return saveToMemory(SI.getIndex());</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>    case SGPRSaveKind::SPILL_TO_VGPR_LANE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>807</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>807</pre></td><td class='code'><pre>      return saveToVGPRLane(SI.getIndex());</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    case SGPRSaveKind::COPY_TO_SCRATCH_SGPR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236</span>, <span class='None'>False</span>: <span class='covered-line'>820</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>      return copyToScratchSGPR(SI.getReg());</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  void restore() {</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    switch (SI.getKind()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    case SGPRSaveKind::SPILL_TO_MEM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>802</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return restoreFromMemory(SI.getIndex());</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    case SGPRSaveKind::SPILL_TO_VGPR_LANE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L371' href='#L371'><span>371:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>      return restoreFromVGPRLane(SI.getIndex());</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SGPRSaveKind::COPY_TO_SCRATCH_SGPR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>814</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return copyFromScratchSGPR(SI.getReg());</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Emit flat scratch setup code, assuming `MFI-&gt;hasFlatScratchInit()`</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitEntryFunctionFlatScratchInit(</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>    const DebugLoc &amp;DL, Register ScratchWaveOffsetReg) const {</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t need this if we only have spills since there is no user facing</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scratch.</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: If we know we don&apos;t have flat instructions earlier, we can omit</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this from the input registers.</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: We only need to know if we access scratch space through a flat</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pointer. Because we only detect if flat instructions are used at all,</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this will be used more often than necessary on VI.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  Register FlatScrInitLo;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  Register FlatScrInitHi;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  if (ST.isAmdPalOS()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L403' href='#L403'><span>403:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>849</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Extract the scratch offset from the descriptor in the GIT</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    LiveRegUnits LiveUnits;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    LiveUnits.init(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    LiveUnits.addLiveIns(MBB);</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find unused reg to load flat scratch init into</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    Register FlatScrInit = AMDGPU::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    ArrayRef&lt;MCPhysReg&gt; AllSGPR64s = TRI-&gt;getAllSGPR64(MF);</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    unsigned NumPreloaded = (MFI-&gt;getNumPreloadedSGPRs() + 1) / 2;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    AllSGPR64s = AllSGPR64s.slice(</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        std::min(static_cast&lt;unsigned&gt;(AllSGPR64s.size()), NumPreloaded));</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    Register GITPtrLoReg = MFI-&gt;getGITPtrLoReg(MF);</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    for (MCPhysReg Reg : AllSGPR64s) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      if (LiveUnits.available(Reg) &amp;&amp; <div class='tooltip'>!MRI.isReserved(Reg)<span class='tooltip-content'>60</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>          <div class='tooltip'>MRI.isAllocatable(Reg)<span class='tooltip-content'>60</span></div> &amp;&amp; <div class='tooltip'>!TRI-&gt;isSubRegisterEq(Reg, GITPtrLoReg)<span class='tooltip-content'>60</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L418'><span>418:11</span></a></span>) to (<span class='line-number'><a href='#L418'><span>419:76</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (418:11)
     Condition C2 --> (418:39)
     Condition C3 --> (419:11)
     Condition C4 --> (419:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        FlatScrInit = Reg;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    assert(FlatScrInit &amp;&amp; &quot;Failed to find free register for scratch init&quot;);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    FlatScrInitLo = TRI-&gt;getSubReg(FlatScrInit, AMDGPU::sub0);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    FlatScrInitHi = TRI-&gt;getSubReg(FlatScrInit, AMDGPU::sub1);</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    buildGitPtr(MBB, I, DL, TII, FlatScrInit);</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We now have the GIT ptr - now get the scratch descriptor from the entry</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // at offset 0 (or offset 16 for a compute shader).</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    const MCInstrDesc &amp;LoadDwordX2 = TII-&gt;get(AMDGPU::S_LOAD_DWORDX2_IMM);</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    auto *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        MachineMemOperand::MOLoad | MachineMemOperand::MOInvariant |</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>            MachineMemOperand::MODereferenceable,</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        8, Align(4));</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    unsigned Offset =</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        MF.getFunction().getCallingConv() == CallingConv::AMDGPU_CS ? <div class='tooltip'>16<span class='tooltip-content'>2</span></div> : <div class='tooltip'>0<span class='tooltip-content'>58</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L441' href='#L441'><span>441:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    const GCNSubtarget &amp;Subtarget = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    unsigned EncodedOffset = AMDGPU::convertSMRDOffsetUnits(Subtarget, Offset);</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, LoadDwordX2, FlatScrInit)</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        .addReg(FlatScrInit)</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        .addImm(EncodedOffset) // offset</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        .addImm(0)             // cpol</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Mask the offset in [47:0] of the descriptor</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    const MCInstrDesc &amp;SAndB32 = TII-&gt;get(AMDGPU::S_AND_B32);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    auto And = BuildMI(MBB, I, DL, SAndB32, FlatScrInitHi)</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        .addReg(FlatScrInitHi)</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>        .addImm(0xffff);</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    And-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    Register FlatScratchInitReg =</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>        MFI-&gt;getPreloadedReg(AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT);</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    assert(FlatScratchInitReg);</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    MRI.addLiveIn(FlatScratchInitReg);</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    MBB.addLiveIn(FlatScratchInitReg);</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    FlatScrInitLo = TRI-&gt;getSubReg(FlatScratchInitReg, AMDGPU::sub0);</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>    FlatScrInitHi = TRI-&gt;getSubReg(FlatScratchInitReg, AMDGPU::sub1);</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do a 64-bit pointer add.</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  if (ST.flatScratchIsPointer()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>445</span>, <span class='None'>False</span>: <span class='covered-line'>464</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>    if (ST.getGeneration() &gt;= AMDGPUSubtarget::GFX10) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_U32), FlatScrInitLo)</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>        .addReg(FlatScrInitLo)</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>        .addReg(ScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      auto Addc = BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADDC_U32),</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>                          FlatScrInitHi)</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>        .addReg(FlatScrInitHi)</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>        .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      Addc-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      using namespace AMDGPU::Hwreg;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_SETREG_B32))</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>          .addReg(FlatScrInitLo)</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>          .addImm(int16_t(HwregEncoding::encode(ID_FLAT_SCR_LO, 0, 32)));</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_SETREG_B32))</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>          .addReg(FlatScrInitHi)</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>          .addImm(int16_t(HwregEncoding::encode(ID_FLAT_SCR_HI, 0, 32)));</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For GFX9.</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_U32), AMDGPU::FLAT_SCR_LO)</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>      .addReg(FlatScrInitLo)</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>      .addReg(ScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    auto Addc = BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADDC_U32),</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>                        AMDGPU::FLAT_SCR_HI)</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>      .addReg(FlatScrInitHi)</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>      .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    Addc-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>  assert(ST.getGeneration() &lt; AMDGPUSubtarget::GFX9);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy the size in bytes.</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::COPY), AMDGPU::FLAT_SCR_LO)</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>    .addReg(FlatScrInitHi, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add wave offset in bytes to private base offset.</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See comment in AMDKernelCodeT.h for enable_sgpr_flat_scratch_init.</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_I32), FlatScrInitLo)</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>      .addReg(FlatScrInitLo)</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>      .addReg(ScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Convert offset to 256-byte units.</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>  auto LShr = BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_LSHR_B32),</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>                      AMDGPU::FLAT_SCR_HI)</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>    .addReg(FlatScrInitLo, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>    .addImm(8);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>  LShr-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Note SGPRSpill stack IDs should only be used for SGPR spilling to VGPRs, not</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// memory. They should have been removed by now.</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>static bool allStackObjectsAreDead(const MachineFrameInfo &amp;MFI) {</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  for (int I = MFI.getObjectIndexBegin(), E = MFI.getObjectIndexEnd();</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>       I != E; <div class='tooltip'>++I<span class='tooltip-content'>5.28k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.66k</span>, <span class='None'>False</span>: <span class='covered-line'>139k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>9.66k</pre></td><td class='code'><pre>    if (!MFI.isDeadObjectIndex(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.38k</span>, <span class='None'>False</span>: <span class='covered-line'>5.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>4.38k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>9.66k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Shift down registers reserved for the scratch RSRC.</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register SIFrameLowering::getEntryFunctionReservedScratchRsrcReg(</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>    MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  assert(MFI-&gt;isEntryFunction());</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  Register ScratchRsrcReg = MFI-&gt;getScratchRSrcReg();</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>  if (!ScratchRsrcReg || (!MRI.isPhysRegUsed(ScratchRsrcReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47.6k</span>]
  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>                          <div class='tooltip'>allStackObjectsAreDead(MF.getFrameInfo())<span class='tooltip-content'>45.7k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.3k</span>, <span class='None'>False</span>: <span class='covered-line'>381</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L550'><span>550:7</span></a></span>) to (<span class='line-number'><a href='#L550'><span>551:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (550:7)
     Condition C2 --> (550:27)
     Condition C3 --> (551:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { F,  T,  F  = F      }
  3 { F,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>    return Register();</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  if (ST.hasSGPRInitBug() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>977</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      <div class='tooltip'>ScratchRsrcReg != TRI-&gt;reservedPrivateSegmentBufferReg(MF)<span class='tooltip-content'>2.08k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L554'><span>554:7</span></a></span>) to (<span class='line-number'><a href='#L554'><span>555:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (554:7)
     Condition C2 --> (555:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>977</pre></td><td class='code'><pre>    return ScratchRsrcReg;</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We reserved the last registers for this. Shift it down to the end of those</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which were actually used.</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: It might be safer to use a pseudoregister before replacement.</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We should be able to eliminate unused input registers. We only</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cannot do this for the resources required for scratch access. For now we</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // skip over user SGPRs and may leave unused holes.</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  unsigned NumPreloaded = (MFI-&gt;getNumPreloadedSGPRs() + 3) / 4;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  ArrayRef&lt;MCPhysReg&gt; AllSGPR128s = TRI-&gt;getAllSGPR128(MF);</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  AllSGPR128s = AllSGPR128s.slice(std::min(static_cast&lt;unsigned&gt;(AllSGPR128s.size()), NumPreloaded));</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Skip the last N reserved elements because they should have already been</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reserved for VCC etc.</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  Register GITPtrLoReg = MFI-&gt;getGITPtrLoReg(MF);</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  for (MCPhysReg Reg : AllSGPR128s) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.40k</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Pick the first unallocated one. Make sure we don&apos;t clobber the other</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // reserved input we needed. Also for PAL, make sure we don&apos;t clobber</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the GIT pointer passed in SGPR0 or SGPR8.</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>    if (!MRI.isPhysRegUsed(Reg) &amp;&amp; <div class='tooltip'>MRI.isAllocatable(Reg)<span class='tooltip-content'>1.50k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L578' href='#L578'><span>578:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.50k</span>, <span class='None'>False</span>: <span class='covered-line'>4.90k</span>]
  Branch (<span class='line-number'><a name='L578' href='#L578'><span>578:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>1.27k</span></div><div class='tooltip'>!GITPtrLoReg<span class='tooltip-content'>1.27k</span></div> || <div class='tooltip'>!TRI-&gt;isSubRegisterEq(Reg, GITPtrLoReg)<span class='tooltip-content'>38</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L579' href='#L579'><span>579:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L579' href='#L579'><span>579:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L578'><span>578:9</span></a></span>) to (<span class='line-number'><a href='#L578'><span>579:66</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (578:9)
     Condition C2 --> (578:36)
     Condition C3 --> (579:10)
     Condition C4 --> (579:26)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }
  4 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      MRI.replaceRegWith(ScratchRsrcReg, Reg);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      MFI-&gt;setScratchRSrcReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      return Reg;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>6.40k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return ScratchRsrcReg;</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>3.72k</pre></td><td class='code'><pre>static unsigned getScratchScaleFactor(const GCNSubtarget &amp;ST) {</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>3.72k</pre></td><td class='code'><pre>  return ST.enableFlatScratch() ? <div class='tooltip'>1<span class='tooltip-content'>1.02k</span></div> : <div class='tooltip'>ST.getWavefrontSize()<span class='tooltip-content'>2.70k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>2.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>3.72k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitEntryFunctionPrologue(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>                                                MachineBasicBlock &amp;MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  assert(&amp;MF.front() == &amp;MBB &amp;&amp; &quot;Shrink-wrapping not yet supported&quot;);</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: If we only have SGPR spills, we won&apos;t actually be using scratch</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // memory since these spill to VGPRs. We should be cleaning up these unused</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SGPR spill frame indices somewhere.</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We still have implicit uses on SGPR spill instructions in case they</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // need to spill to vector memory. It&apos;s likely that will not happen, but at</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this point it appears we need the setup. This part of the prolog should be</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitted after frame indices are eliminated.</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Remove all of the isPhysRegUsed checks</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  assert(MFI-&gt;isEntryFunction());</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  Register PreloadedScratchWaveOffsetReg = MFI-&gt;getPreloadedReg(</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>      AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need to do the replacement of the private segment buffer register even</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if there are no stack objects. There could be stores to undef or a</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant without an associated object.</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This will return `Register()` in cases where there are no actual</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // uses of the SRSRC.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  Register ScratchRsrcReg;</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (!ST.enableFlatScratch())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.6k</span>, <span class='None'>False</span>: <span class='covered-line'>20.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>47.6k</pre></td><td class='code'><pre>    ScratchRsrcReg = getEntryFunctionReservedScratchRsrcReg(MF);</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make the selected register live throughout the function.</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (ScratchRsrcReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>65.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>4.53k</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;OtherBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.53k</span>, <span class='None'>False</span>: <span class='covered-line'>2.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>4.53k</pre></td><td class='code'><pre>      if (&amp;OtherBB != &amp;MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>2.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>        OtherBB.addLiveIn(ScratchRsrcReg);</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>4.53k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now that we have fixed the reserved SRSRC we need to locate the</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (potentially) preloaded SRSRC.</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  Register PreloadedScratchRsrcReg;</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (ST.isAmdHsaOrMesa(F)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.1k</span>, <span class='None'>False</span>: <span class='covered-line'>44.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>    PreloadedScratchRsrcReg =</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>        MFI-&gt;getPreloadedReg(AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER);</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>    if (ScratchRsrcReg &amp;&amp; <div class='tooltip'>PreloadedScratchRsrcReg<span class='tooltip-content'>893</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>893</span>, <span class='None'>False</span>: <span class='covered-line'>22.2k</span>]
  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>893</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L646'><span>646:9</span></a></span>) to (<span class='line-number'><a href='#L646'><span>646:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (646:9)
     Condition C2 --> (646:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We added live-ins during argument lowering, but since they were not</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // used they were deleted. We&apos;re adding the uses now, so add them back.</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>893</pre></td><td class='code'><pre>      MRI.addLiveIn(PreloadedScratchRsrcReg);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>893</pre></td><td class='code'><pre>      MBB.addLiveIn(PreloadedScratchRsrcReg);</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>893</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Debug location must be unknown since the first debug location is used to</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // determine the end of the prologue.</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MBB.begin();</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We found the SRSRC first because it needs four registers and has an</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // alignment requirement. If the SRSRC that we found is clobbering with</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the scratch wave offset, which may be in a fixed SGPR or a free SGPR</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // chosen by SITargetLowering::allocateSystemSGPRs, COPY the scratch</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // wave offset to a free SGPR.</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  Register ScratchWaveOffsetReg;</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (PreloadedScratchWaveOffsetReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.8k</span>, <span class='None'>False</span>: <span class='covered-line'>19.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>      <div class='tooltip'>TRI-&gt;isSubRegisterEq(ScratchRsrcReg, PreloadedScratchWaveOffsetReg)<span class='tooltip-content'>47.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>47.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:7</span></a></span>) to (<span class='line-number'><a href='#L665'><span>666:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (665:7)
     Condition C2 --> (666:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    ArrayRef&lt;MCPhysReg&gt; AllSGPRs = TRI-&gt;getAllSGPR32(MF);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    unsigned NumPreloaded = MFI-&gt;getNumPreloadedSGPRs();</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    AllSGPRs = AllSGPRs.slice(</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        std::min(static_cast&lt;unsigned&gt;(AllSGPRs.size()), NumPreloaded));</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    Register GITPtrLoReg = MFI-&gt;getGITPtrLoReg(MF);</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    for (MCPhysReg Reg : AllSGPRs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>      if (!MRI.isPhysRegUsed(Reg) &amp;&amp; <div class='tooltip'>MRI.isAllocatable(Reg)<span class='tooltip-content'>31</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>112</span>]
  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>          <div class='tooltip'>!TRI-&gt;isSubRegisterEq(ScratchRsrcReg, Reg)<span class='tooltip-content'>31</span></div> &amp;&amp; <div class='tooltip'>GITPtrLoReg != Reg<span class='tooltip-content'>27</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L673'><span>673:11</span></a></span>) to (<span class='line-number'><a href='#L673'><span>674:75</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (673:11)
     Condition C2 --> (673:38)
     Condition C3 --> (674:11)
     Condition C4 --> (674:57)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  F,  -  = F      }
  3 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        ScratchWaveOffsetReg = Reg;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::COPY), ScratchWaveOffsetReg)</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>            .addReg(PreloadedScratchWaveOffsetReg, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    ScratchWaveOffsetReg = PreloadedScratchWaveOffsetReg;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  assert(ScratchWaveOffsetReg || !PreloadedScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (hasFP(MF)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>67.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    Register FPReg = MFI-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    assert(FPReg != AMDGPU::FP_REG);</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_MOV_B32), FPReg).addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (requiresStackPointerReference(MF)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>66.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    Register SPReg = MFI-&gt;getStackPtrOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    assert(SPReg != AMDGPU::SP_REG);</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_MOV_B32), SPReg)</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>        .addImm(FrameInfo.getStackSize() * getScratchScaleFactor(ST));</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  bool NeedsFlatScratchInit =</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>      MFI-&gt;getUserSGPRInfo().hasFlatScratchInit() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>66.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.03k</span></div><div class='tooltip'>MRI.isPhysRegUsed(AMDGPU::FLAT_SCR)<span class='tooltip-content'>1.03k</span></div> || <div class='tooltip'>FrameInfo.hasCalls()<span class='tooltip-content'>228</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>805</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>129</span></div><div class='tooltip'>!allStackObjectsAreDead(FrameInfo)<span class='tooltip-content'>129</span></div> &amp;&amp; <div class='tooltip'>ST.enableFlatScratch()<span class='tooltip-content'>76</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L700'><span>700:7</span></a></span>) to (<span class='line-number'><a href='#L700'><span>702:71</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (700:7)
     Condition C2 --> (701:8)
     Condition C3 --> (701:47)
     Condition C4 --> (702:9)
     Condition C5 --> (702:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  F,  F,  -  = F      }
  3 { T,  T,  -,  -,  -  = T      }
  4 { T,  F,  F,  T,  F  = F      }
  5 { T,  F,  T,  -,  -  = T      }
  6 { T,  F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (2,6)
  C5-Pair: covered: (4,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if ((NeedsFlatScratchInit || <div class='tooltip'>ScratchRsrcReg<span class='tooltip-content'>66.8k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>909</span>, <span class='None'>False</span>: <span class='covered-line'>66.8k</span>]
  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.55k</span>, <span class='None'>False</span>: <span class='covered-line'>65.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>      <div class='tooltip'>PreloadedScratchWaveOffsetReg<span class='tooltip-content'>2.46k</span></div> &amp;&amp; <div class='tooltip'>!ST.flatScratchIsArchitected()<span class='tooltip-content'>2.46k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L704'><span>704:7</span></a></span>) to (<span class='line-number'><a href='#L704'><span>705:70</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (704:8)
     Condition C2 --> (704:32)
     Condition C3 --> (705:7)
     Condition C4 --> (705:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  T,  T  = T      }
  3 { F,  T,  F,  -  = F      }
  4 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>    MRI.addLiveIn(PreloadedScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>    MBB.addLiveIn(PreloadedScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (NeedsFlatScratchInit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>909</span>, <span class='None'>False</span>: <span class='covered-line'>66.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>    emitEntryFunctionFlatScratchInit(MF, MBB, I, DL, ScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>909</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  if (ScratchRsrcReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>65.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>    emitEntryFunctionScratchRsrcRegSetup(MF, MBB, I, DL,</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>                                         PreloadedScratchRsrcReg,</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>                                         ScratchRsrcReg, ScratchWaveOffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Emit scratch RSRC setup code, assuming `ScratchRsrcReg != AMDGPU::NoReg`</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitEntryFunctionScratchRsrcRegSetup(</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const DebugLoc &amp;DL, Register PreloadedScratchRsrcReg,</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>    Register ScratchRsrcReg, Register ScratchWaveOffsetReg) const {</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  const Function &amp;Fn = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  if (ST.isAmdPalOS()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The pointer to the GIT is formed from the offset passed in and either</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the amdgpu-git-ptr-high function attribute or the top part of the PC</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    Register Rsrc01 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0_sub1);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    Register Rsrc03 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub3);</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    buildGitPtr(MBB, I, DL, TII, Rsrc01);</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We now have the GIT ptr - now get the scratch descriptor from the entry</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // at offset 0 (or offset 16 for a compute shader).</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    const MCInstrDesc &amp;LoadDwordX4 = TII-&gt;get(AMDGPU::S_LOAD_DWORDX4_IMM);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    auto MMO = MF.getMachineMemOperand(PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                       MachineMemOperand::MOLoad |</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                           MachineMemOperand::MOInvariant |</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                           MachineMemOperand::MODereferenceable,</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>                                       16, Align(4));</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    unsigned Offset = Fn.getCallingConv() == CallingConv::AMDGPU_CS ? <div class='tooltip'>16<span class='tooltip-content'>9</span></div> : <div class='tooltip'>0<span class='tooltip-content'>36</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    const GCNSubtarget &amp;Subtarget = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    unsigned EncodedOffset = AMDGPU::convertSMRDOffsetUnits(Subtarget, Offset);</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, LoadDwordX4, ScratchRsrcReg)</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      .addReg(Rsrc01)</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      .addImm(EncodedOffset) // offset</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      .addImm(0) // cpol</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      .addReg(ScratchRsrcReg, RegState::ImplicitDefine)</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The driver will always set the SRD for wave 64 (bits 118:117 of</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // descriptor / bits 22:21 of third sub-reg will be 0b11)</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the shader is actually wave32 we have to modify the const_index_stride</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // field of the descriptor 3rd sub-reg (bits 22:21) to 0b10 (stride=32). The</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // reason the driver does this is that there can be cases where it presents</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 2 shaders with different wave size (e.g. VsFs).</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: convert to using SCRATCH instructions or multiple SRD buffers</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    if (ST.isWave32()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L767' href='#L767'><span>767:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      const MCInstrDesc &amp;SBitsetB32 = TII-&gt;get(AMDGPU::S_BITSET0_B32);</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, SBitsetB32, Rsrc03)</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          .addImm(21)</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          .addReg(Rsrc03);</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>  } else if (ST.isMesaGfxShader(Fn) || <div class='tooltip'>!PreloadedScratchRsrcReg<span class='tooltip-content'>2.21k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.21k</span>]
  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>893</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L773'><span>773:14</span></a></span>) to (<span class='line-number'><a href='#L773'><span>773:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (773:14)
     Condition C2 --> (773:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    assert(!ST.isAmdHsaOrMesa(Fn));</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    const MCInstrDesc &amp;SMovB32 = TII-&gt;get(AMDGPU::S_MOV_B32);</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    Register Rsrc2 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub2);</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    Register Rsrc3 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub3);</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use relocations to get the pointer, and setup the other bits manually.</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    uint64_t Rsrc23 = TII-&gt;getScratchRsrcWords23();</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    if (MFI-&gt;getUserSGPRInfo().hasImplicitBufferPtr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Register Rsrc01 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0_sub1);</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (AMDGPU::isCompute(MF.getFunction().getCallingConv())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        const MCInstrDesc &amp;Mov64 = TII-&gt;get(AMDGPU::S_MOV_B64);</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        BuildMI(MBB, I, DL, Mov64, Rsrc01)</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          .addReg(MFI-&gt;getImplicitBufferPtrUserSGPR())</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        const MCInstrDesc &amp;LoadDwordX2 = TII-&gt;get(AMDGPU::S_LOAD_DWORDX2_IMM);</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        auto MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            MachineMemOperand::MOLoad | MachineMemOperand::MOInvariant |</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                MachineMemOperand::MODereferenceable,</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            8, Align(4));</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        BuildMI(MBB, I, DL, LoadDwordX2, Rsrc01)</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addReg(MFI-&gt;getImplicitBufferPtrUserSGPR())</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addImm(0) // offset</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addImm(0) // cpol</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addMemOperand(MMO)</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        MF.getRegInfo().addLiveIn(MFI-&gt;getImplicitBufferPtrUserSGPR());</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        MBB.addLiveIn(MFI-&gt;getImplicitBufferPtrUserSGPR());</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      Register Rsrc0 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0);</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      Register Rsrc1 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub1);</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, SMovB32, Rsrc0)</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        .addExternalSymbol(&quot;SCRATCH_RSRC_DWORD0&quot;)</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, SMovB32, Rsrc1)</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        .addExternalSymbol(&quot;SCRATCH_RSRC_DWORD1&quot;)</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, SMovB32, Rsrc2)</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      .addImm(Rsrc23 &amp; 0xffffffff)</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, SMovB32, Rsrc3)</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      .addImm(Rsrc23 &gt;&gt; 32)</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>893</span></div><div class='tooltip'>ST.isAmdHsaOrMesa(Fn)<span class='tooltip-content'>893</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>893</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>893</pre></td><td class='code'><pre>    assert(PreloadedScratchRsrcReg);</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>893</pre></td><td class='code'><pre>    if (ScratchRsrcReg != PreloadedScratchRsrcReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>850</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::COPY), ScratchRsrcReg)</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>          .addReg(PreloadedScratchRsrcReg, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>893</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add the scratch wave offset into the scratch RSRC.</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We only want to update the first 48 bits, which is the base address</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pointer, without touching the adjacent 16 bits of flags. We know this add</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cannot carry-out from bit 47, otherwise the scratch allocation would be</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // impossible to fit in the 48-bit global address space.</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Evaluate if it is better to just construct an SRD using the flat</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scratch init and some constants rather than update the one we are passed.</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  Register ScratchRsrcSub0 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0);</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  Register ScratchRsrcSub1 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub1);</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We cannot Kill ScratchWaveOffsetReg here because we allow it to be used in</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the kernel body via inreg arguments.</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_U32), ScratchRsrcSub0)</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      .addReg(ScratchRsrcSub0)</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      .addReg(ScratchWaveOffsetReg)</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  auto Addc = BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADDC_U32), ScratchRsrcSub1)</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      .addReg(ScratchRsrcSub1)</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      .addReg(ScratchRsrcReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  Addc-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>952</pre></td><td class='code'><pre>bool SIFrameLowering::isSupportedStackID(TargetStackID::Value ID) const {</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>952</pre></td><td class='code'><pre>  switch (ID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>952</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>908</pre></td><td class='code'><pre>  case TargetStackID::Default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L867' href='#L867'><span>867:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>908</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>  case TargetStackID::NoAlloc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>945</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>952</pre></td><td class='code'><pre>  case TargetStackID::SGPRSpill:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L869' href='#L869'><span>869:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>915</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>952</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetStackID::ScalableVector:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L871' href='#L871'><span>871:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>952</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetStackID::WasmLocal:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L872' href='#L872'><span>872:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>952</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>952</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid TargetStackID::Value&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Activate only the inactive lanes when \p EnableInactiveLanes is true.</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Otherwise, activate all lanes. It returns the saved exec.</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Register buildScratchExecCopy(LiveRegUnits &amp;LiveUnits,</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock::iterator MBBI,</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const DebugLoc &amp;DL, bool IsProlog,</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>                                     bool EnableInactiveLanes) {</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  Register ScratchExecCopy;</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI = TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  initLiveUnits(LiveUnits, TRI, FuncInfo, MF, MBB, MBBI, IsProlog);</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  ScratchExecCopy = findScratchNonCalleeSaveRegister(</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>      MRI, LiveUnits, *TRI.getWaveMaskRegClass());</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  if (!ScratchExecCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;failed to find free scratch register&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  LiveUnits.addReg(ScratchExecCopy);</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  const unsigned SaveExecOpc =</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>      ST.isWave32() ? <div class='tooltip'>(<span class='tooltip-content'>968</span></div><div class='tooltip'>EnableInactiveLanes<span class='tooltip-content'>968</span></div> ? <div class='tooltip'>AMDGPU::S_XOR_SAVEEXEC_B32<span class='tooltip-content'>120</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L903' href='#L903'><span>903:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>968</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
  Branch (<span class='line-number'><a name='L903' href='#L903'><span>903:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>848</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>968</pre></td><td class='code'><pre>                                           : <div class='tooltip'>AMDGPU::S_OR_SAVEEXEC_B32<span class='tooltip-content'>848</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>                    : <div class='tooltip'>(<span class='tooltip-content'>1.41k</span></div><div class='tooltip'>EnableInactiveLanes<span class='tooltip-content'>1.41k</span></div> ? <div class='tooltip'>AMDGPU::S_XOR_SAVEEXEC_B64<span class='tooltip-content'>603</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L905' href='#L905'><span>905:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>603</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>                                           : <div class='tooltip'>AMDGPU::S_OR_SAVEEXEC_B64<span class='tooltip-content'>807</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  auto SaveExec =</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>      BuildMI(MBB, MBBI, DL, TII-&gt;get(SaveExecOpc), ScratchExecCopy).addImm(-1);</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  SaveExec-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  return ScratchExecCopy;</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitCSRSpillStores(</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator MBBI, DebugLoc &amp;DL, LiveRegUnits &amp;LiveUnits,</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>    Register FrameReg, Register FramePtrRegScratchCopy) const {</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI = TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Spill Whole-Wave Mode VGPRs. Save only the inactive lanes of the scratch</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers. However, save all lanes of callee-saved VGPRs. Due to this, we</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // might end up flipping the EXEC bits twice.</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  Register ScratchExecCopy;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;Register, int&gt;, 2&gt; WWMCalleeSavedRegs, WWMScratchRegs;</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  FuncInfo-&gt;splitWWMSpillRegisters(MF, WWMCalleeSavedRegs, WWMScratchRegs);</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (!WWMScratchRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L929' href='#L929'><span>929:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>363</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>    ScratchExecCopy =</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>        buildScratchExecCopy(LiveUnits, MF, MBB, MBBI, DL,</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>                             /*IsProlog*/ true, /*EnableInactiveLanes*/ true);</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  auto StoreWWMRegisters =</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>      [&amp;](SmallVectorImpl&lt;std::pair&lt;Register, int&gt;&gt; &amp;WWMRegs) {</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>        for (const auto &amp;Reg : WWMRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>60.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>          Register VGPR = Reg.first;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>          int FI = Reg.second;</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>          buildPrologSpill(ST, TRI, *FuncInfo, LiveUnits, MF, MBB, MBBI, DL,</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>                           VGPR, FI, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  StoreWWMRegisters(WWMScratchRegs);</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (!WWMCalleeSavedRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>837</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>    if (ScratchExecCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>830</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      unsigned MovOpc = ST.isWave32() ? <div class='tooltip'><span class='red'>AMDGPU::S_MOV_B32</span><span class='tooltip-content'>0</span></div> : AMDGPU::S_MOV_B64;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      BuildMI(MBB, MBBI, DL, TII-&gt;get(MovOpc), TRI.getExec()).addImm(-1);</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>830</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>830</pre></td><td class='code'><pre>      ScratchExecCopy = buildScratchExecCopy(LiveUnits, MF, MBB, MBBI, DL,</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>830</pre></td><td class='code'><pre>                                             /*IsProlog*/ true,</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>830</pre></td><td class='code'><pre>                                             /*EnableInactiveLanes*/ false);</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>830</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  StoreWWMRegisters(WWMCalleeSavedRegs);</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (ScratchExecCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Split block and make terminator.</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    unsigned ExecMov = ST.isWave32() ? <div class='tooltip'>AMDGPU::S_MOV_B32<span class='tooltip-content'>484</span></div> : <div class='tooltip'>AMDGPU::S_MOV_B64<span class='tooltip-content'>709</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>484</span>, <span class='None'>False</span>: <span class='covered-line'>709</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, TII-&gt;get(ExecMov), TRI.getExec())</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .addReg(ScratchExecCopy, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    LiveUnits.addReg(ScratchExecCopy);</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  Register FramePtrReg = FuncInfo-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  for (const auto &amp;Spill : FuncInfo-&gt;getPrologEpilogSGPRSpills()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Special handle FP spill:</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip if FP is saved to a scratch SGPR, the save has already been emitted.</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, FP has been moved to a temporary register and spill it</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instead.</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    Register Reg =</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        Spill.first == FramePtrReg ? <div class='tooltip'>FramePtrRegScratchCopy<span class='tooltip-content'>1.04k</span></div> : <div class='tooltip'>Spill.first<span class='tooltip-content'>12</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    if (!Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L974' href='#L974'><span>974:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>821</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>    PrologEpilogSGPRSpillBuilder SB(Reg, Spill.second, MBB, MBBI, DL, TII, TRI,</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>                                    LiveUnits, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>    SB.save();</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If a copy to scratch SGPR has been chosen for any of the SGPR spills, make</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // such scratch registers live throughout the function.</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 1&gt; ScratchSGPRs;</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  FuncInfo-&gt;getAllScratchSGPRCopyDstRegs(ScratchSGPRs);</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (!ScratchSGPRs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L986' href='#L986'><span>986:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>30.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L987' href='#L987'><span>987:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>      for (MCPhysReg Reg : ScratchSGPRs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>362</span>, <span class='None'>False</span>: <span class='covered-line'>357</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>        MBB.addLiveIn(Reg);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>      MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    if (!LiveUnits.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      for (MCPhysReg Reg : ScratchSGPRs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L994' href='#L994'><span>994:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>        LiveUnits.addReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitCSRSpillRestores(</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator MBBI, DebugLoc &amp;DL, LiveRegUnits &amp;LiveUnits,</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    Register FrameReg, Register FramePtrRegScratchCopy) const {</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI = TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  Register FramePtrReg = FuncInfo-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  for (const auto &amp;Spill : FuncInfo-&gt;getPrologEpilogSGPRSpills()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1010' href='#L1010'><span>1010:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Special handle FP restore:</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip if FP needs to be restored from the scratch SGPR. Otherwise, restore</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the FP value to a temporary register. The frame pointer should be</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // overwritten only at the end when all other spills are restored from</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // current frame.</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    Register Reg =</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        Spill.first == FramePtrReg ? <div class='tooltip'>FramePtrRegScratchCopy<span class='tooltip-content'>1.03k</span></div> : <div class='tooltip'>Spill.first<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1017' href='#L1017'><span>1017:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    if (!Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1018' href='#L1018'><span>1018:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    PrologEpilogSGPRSpillBuilder SB(Reg, Spill.second, MBB, MBBI, DL, TII, TRI,</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>                                    LiveUnits, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>    SB.restore();</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Restore Whole-Wave Mode VGPRs. Restore only the inactive lanes of the</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scratch registers. However, restore all lanes of callee-saved VGPRs. Due to</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this, we might end up flipping the EXEC bits twice.</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  Register ScratchExecCopy;</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;Register, int&gt;, 2&gt; WWMCalleeSavedRegs, WWMScratchRegs;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  FuncInfo-&gt;splitWWMSpillRegisters(MF, WWMCalleeSavedRegs, WWMScratchRegs);</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (!WWMScratchRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>360</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>    ScratchExecCopy =</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>        buildScratchExecCopy(LiveUnits, MF, MBB, MBBI, DL,</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>                             /*IsProlog*/ false, /*EnableInactiveLanes*/ true);</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  auto RestoreWWMRegisters =</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>      [&amp;](SmallVectorImpl&lt;std::pair&lt;Register, int&gt;&gt; &amp;WWMRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>        for (const auto &amp;Reg : WWMRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1039' href='#L1039'><span>1039:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>60.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>          Register VGPR = Reg.first;</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>          int FI = Reg.second;</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>          buildEpilogRestore(ST, TRI, *FuncInfo, LiveUnits, MF, MBB, MBBI, DL,</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                             VGPR, FI, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  RestoreWWMRegisters(WWMScratchRegs);</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (!WWMCalleeSavedRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1048' href='#L1048'><span>1048:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>832</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>832</pre></td><td class='code'><pre>    if (ScratchExecCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>825</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      unsigned MovOpc = ST.isWave32() ? <div class='tooltip'><span class='red'>AMDGPU::S_MOV_B32</span><span class='tooltip-content'>0</span></div> : AMDGPU::S_MOV_B64;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      BuildMI(MBB, MBBI, DL, TII-&gt;get(MovOpc), TRI.getExec()).addImm(-1);</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>      ScratchExecCopy = buildScratchExecCopy(LiveUnits, MF, MBB, MBBI, DL,</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>                                             /*IsProlog*/ false,</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>                                             /*EnableInactiveLanes*/ false);</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>832</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  RestoreWWMRegisters(WWMCalleeSavedRegs);</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (ScratchExecCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1060' href='#L1060'><span>1060:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Split block and make terminator.</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    unsigned ExecMov = ST.isWave32() ? <div class='tooltip'>AMDGPU::S_MOV_B32<span class='tooltip-content'>484</span></div> : <div class='tooltip'>AMDGPU::S_MOV_B64<span class='tooltip-content'>701</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1062' href='#L1062'><span>1062:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>484</span>, <span class='None'>False</span>: <span class='covered-line'>701</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, TII-&gt;get(ExecMov), TRI.getExec())</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>        .addReg(ScratchExecCopy, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitPrologue(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>                                   MachineBasicBlock &amp;MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (FuncInfo-&gt;isEntryFunction()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1071' href='#L1071'><span>1071:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.7k</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    emitEntryFunctionPrologue(MF, MBB);</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI = TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  Register StackPtrReg = FuncInfo-&gt;getStackPtrOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  Register FramePtrReg = FuncInfo-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  Register BasePtrReg =</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>      TRI.hasBasePointer(MF) ? <div class='tooltip'>TRI.getBaseRegister()<span class='tooltip-content'>5</span></div> : <div class='tooltip'>Register()<span class='tooltip-content'>30.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  LiveRegUnits LiveUnits;</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator MBBI = MBB.begin();</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DebugLoc must be unknown since the first instruction with DebugLoc is used</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to determine the end of the prologue.</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (FuncInfo-&gt;isChainFunction()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Functions with the amdgpu_cs_chain[_preserve] CC don&apos;t receive a SP, but</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are free to set one up if they need it.</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    bool UseSP = requiresStackPointerReference(MF);</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    if (UseSP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1097' href='#L1097'><span>1097:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      assert(StackPtrReg != AMDGPU::SP_REG);</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::S_MOV_B32), StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>          .addImm(MFI.getStackSize() * getScratchScaleFactor(ST));</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  bool HasFP = false;</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  bool HasBP = false;</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  uint32_t NumBytes = MFI.getStackSize();</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  uint32_t RoundedSize = NumBytes;</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (TRI.hasStackRealignment(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    HasFP = true;</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  Register FramePtrRegScratchCopy;</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (!HasFP &amp;&amp; <div class='tooltip'>!hasFP(MF)<span class='tooltip-content'>30.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1114' href='#L1114'><span>1114:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
  Branch (<span class='line-number'><a name='L1114' href='#L1114'><span>1114:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.1k</span>, <span class='None'>False</span>: <span class='covered-line'>999</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1114'><span>1114:7</span></a></span>) to (<span class='line-number'><a href='#L1114'><span>1114:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1114:7)
     Condition C2 --> (1114:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Emit the CSR spill stores with SP base register.</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>    emitCSRSpillStores(MF, MBB, MBBI, DL, LiveUnits,</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>                       FuncInfo-&gt;isChainFunction() ? <div class='tooltip'>Register()<span class='tooltip-content'>126</span></div> : <div class='tooltip'>StackPtrReg<span class='tooltip-content'>29.0k</span></div>,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>                       FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // CSR spill stores will use FP as base register.</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    Register SGPRForFPSaveRestoreCopy =</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>        FuncInfo-&gt;getScratchSGPRCopyDstReg(FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    initLiveUnits(LiveUnits, TRI, FuncInfo, MF, MBB, MBBI, /*IsProlog*/ true);</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    if (SGPRForFPSaveRestoreCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>809</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Copy FP to the scratch register now and emit the CFI entry. It avoids</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the extra FP copy needed in the other two cases when FP is spilled to</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // memory or to a VGPR lane.</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      PrologEpilogSGPRSpillBuilder SB(</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>          FramePtrReg,</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>          FuncInfo-&gt;getPrologEpilogSGPRSaveRestoreInfo(FramePtrReg), MBB, MBBI,</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>          DL, TII, TRI, LiveUnits, FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      SB.save();</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      LiveUnits.addReg(SGPRForFPSaveRestoreCopy);</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Copy FP into a new scratch register so that its previous value can be</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // spilled after setting up the new frame.</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>      FramePtrRegScratchCopy = findScratchNonCalleeSaveRegister(</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>          MRI, LiveUnits, AMDGPU::SReg_32_XM0_XEXECRegClass);</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>      if (!FramePtrRegScratchCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1140' href='#L1140'><span>1140:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>809</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>report_fatal_error(&quot;failed to find free scratch register&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>      LiveUnits.addReg(FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>      BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::COPY), FramePtrRegScratchCopy)</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>          .addReg(FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (HasFP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1149' href='#L1149'><span>1149:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    const unsigned Alignment = MFI.getMaxAlign().value();</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    RoundedSize += Alignment;</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    if (LiveUnits.empty()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LiveUnits.init(TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LiveUnits.addLiveIns(MBB);</span></pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // s_add_i32 s33, s32, NumBytes</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // s_and_b32 s33, s33, 0b111...0000</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::S_ADD_I32), FramePtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        .addReg(StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        .addImm((Alignment - 1) * getScratchScaleFactor(ST))</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameSetup);</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    auto And = BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::S_AND_B32), FramePtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        .addReg(FramePtrReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        .addImm(-Alignment * getScratchScaleFactor(ST))</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameSetup);</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    And-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    FuncInfo-&gt;setIsStackRealigned(true);</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  } else if ((HasFP = hasFP(MF))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1170' href='#L1170'><span>1170:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>999</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>999</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::COPY), FramePtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>999</pre></td><td class='code'><pre>        .addReg(StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>999</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameSetup);</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>999</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If FP is used, emit the CSR spills with FP base register.</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (HasFP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1177' href='#L1177'><span>1177:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    emitCSRSpillStores(MF, MBB, MBBI, DL, LiveUnits, FramePtrReg,</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>                       FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    if (FramePtrRegScratchCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1180' href='#L1180'><span>1180:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>809</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>      LiveUnits.removeReg(FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we need a base pointer, set it up here. It&apos;s whatever the value of</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the stack pointer is at this point. Any variable size objects will be</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // allocated after this, so we can still use the base pointer to reference</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the incoming arguments.</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if ((HasBP = TRI.hasBasePointer(MF))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1188' href='#L1188'><span>1188:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>30.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::COPY), BasePtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        .addReg(StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameSetup);</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  if (HasFP &amp;&amp; <div class='tooltip'>RoundedSize != 0<span class='tooltip-content'>1.04k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1194'><span>1194:7</span></a></span>) to (<span class='line-number'><a href='#L1194'><span>1194:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1194:7)
     Condition C2 --> (1194:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    auto Add = BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::S_ADD_I32), StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        .addReg(StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        .addImm(RoundedSize * getScratchScaleFactor(ST))</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameSetup);</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    Add-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  bool FPSaved = FuncInfo-&gt;hasPrologEpilogSGPRSpillEntry(FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  (void)FPSaved;</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  assert((!HasFP || FPSaved) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>         &quot;Needed to save FP but didn&apos;t save it anywhere&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we allow spilling to AGPRs we may have saved FP but then spill</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // everything into AGPRs instead of the stack.</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  assert((HasFP || !FPSaved || EnableSpillVGPRToAGPR) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>         &quot;Saved FP but didn&apos;t need it&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  bool BPSaved = FuncInfo-&gt;hasPrologEpilogSGPRSpillEntry(BasePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  (void)BPSaved;</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  assert((!HasBP || BPSaved) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>         &quot;Needed to save BP but didn&apos;t save it anywhere&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>  assert((HasBP || !BPSaved) &amp;&amp; &quot;Saved BP but didn&apos;t need it&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::emitEpilogue(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>                                   MachineBasicBlock &amp;MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (FuncInfo-&gt;isEntryFunction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.8k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI = TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  LiveRegUnits LiveUnits;</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the insert location for the epilogue. If there were no terminators in</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the block, get the last instruction.</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator MBBI = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (!MBB.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1235' href='#L1235'><span>1235:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    MBBI = MBB.getLastNonDebugInstr();</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    if (MBBI != MBB.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>      DL = MBBI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    MBBI = MBB.getFirstTerminator();</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  uint32_t NumBytes = MFI.getStackSize();</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  uint32_t RoundedSize = FuncInfo-&gt;isStackRealigned()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1245' href='#L1245'><span>1245:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>                             ? <div class='tooltip'>NumBytes + MFI.getMaxAlign().value()<span class='tooltip-content'>45</span></div></pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>                             : <div class='tooltip'>NumBytes<span class='tooltip-content'>30.1k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const Register StackPtrReg = FuncInfo-&gt;getStackPtrOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  Register FramePtrReg = FuncInfo-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  bool FPSaved = FuncInfo-&gt;hasPrologEpilogSGPRSpillEntry(FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  Register FramePtrRegScratchCopy;</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  Register SGPRForFPSaveRestoreCopy =</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>      FuncInfo-&gt;getScratchSGPRCopyDstReg(FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (FPSaved) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // CSR spill restores should use FP as base register. If</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SGPRForFPSaveRestoreCopy is not true, restore the previous value of FP</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // into a new scratch register and copy to FP later when other registers are</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // restored from the current stack frame.</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    initLiveUnits(LiveUnits, TRI, FuncInfo, MF, MBB, MBBI, /*IsProlog*/ false);</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    if (SGPRForFPSaveRestoreCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1261' href='#L1261'><span>1261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>804</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      LiveUnits.addReg(SGPRForFPSaveRestoreCopy);</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>      FramePtrRegScratchCopy = findScratchNonCalleeSaveRegister(</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>          MRI, LiveUnits, AMDGPU::SReg_32_XM0_XEXECRegClass);</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>      if (!FramePtrRegScratchCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>804</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>report_fatal_error(&quot;failed to find free scratch register&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>      LiveUnits.addReg(FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    emitCSRSpillRestores(MF, MBB, MBBI, DL, LiveUnits, FramePtrReg,</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>                         FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (RoundedSize != 0 &amp;&amp; <div class='tooltip'>hasFP(MF)<span class='tooltip-content'>2.30k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30k</span>, <span class='None'>False</span>: <span class='covered-line'>27.8k</span>]
  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1276'><span>1276:7</span></a></span>) to (<span class='line-number'><a href='#L1276'><span>1276:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1276:7)
     Condition C2 --> (1276:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    auto Add = BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::S_ADD_I32), StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        .addReg(StackPtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        .addImm(-static_cast&lt;int64_t&gt;(RoundedSize * getScratchScaleFactor(ST)))</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        .setMIFlag(MachineInstr::FrameDestroy);</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    Add-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (FPSaved) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1284' href='#L1284'><span>1284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert the copy to restore FP.</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    Register SrcReg = SGPRForFPSaveRestoreCopy ? <div class='tooltip'>SGPRForFPSaveRestoreCopy<span class='tooltip-content'>235</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1286' href='#L1286'><span>1286:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>804</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>                                               : <div class='tooltip'>FramePtrRegScratchCopy<span class='tooltip-content'>804</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        BuildMI(MBB, MBBI, DL, TII-&gt;get(AMDGPU::COPY), FramePtrReg)</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>            .addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    if (SGPRForFPSaveRestoreCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1291' href='#L1291'><span>1291:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>804</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      MIB.setMIFlag(MachineInstr::FrameDestroy);</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert the CSR spill restores with SP as the base register.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>    emitCSRSpillRestores(MF, MBB, MBBI, DL, LiveUnits, StackPtrReg,</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>                         FramePtrRegScratchCopy);</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>static bool allSGPRSpillsAreDead(const MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  for (int I = MFI.getObjectIndexBegin(), E = MFI.getObjectIndexEnd();</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>       I != E; <div class='tooltip'>++I<span class='tooltip-content'>29.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1305' href='#L1305'><span>1305:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.0k</span>, <span class='None'>False</span>: <span class='covered-line'>98.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>    if (!MFI.isDeadObjectIndex(I) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>        <div class='tooltip'>MFI.getStackID(I) == TargetStackID::SGPRSpill<span class='tooltip-content'>20.5k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1307' href='#L1307'><span>1307:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>807</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>        <div class='tooltip'>!FuncInfo-&gt;checkIndexInPrologEpilogSGPRSpills(I)<span class='tooltip-content'>807</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1306'><span>1306:9</span></a></span>) to (<span class='line-number'><a href='#L1306'><span>1308:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1306:9)
     Condition C2 --> (1307:9)
     Condition C3 --> (1308:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>StackOffset SIFrameLowering::getFrameIndexReference(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    int FI,</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                                                    Register &amp;FrameReg) const {</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  const SIRegisterInfo *RI = MF.getSubtarget&lt;GCNSubtarget&gt;().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  FrameReg = RI-&gt;getFrameRegister(MF);</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  return StackOffset::getFixed(MF.getFrameInfo().getObjectOffset(FI));</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::processFunctionBeforeFrameFinalized(</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Allocate spill slots for WWM reserved VGPRs.</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For chain functions, we only need to do this if we have calls to</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // llvm.amdgcn.cs.chain.</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  bool IsChainWithoutCalls =</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>      FuncInfo-&gt;isChainFunction() &amp;&amp; <div class='tooltip'>!MF.getFrameInfo().hasTailCall()<span class='tooltip-content'>126</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1341' href='#L1341'><span>1341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>97.8k</span>]
  Branch (<span class='line-number'><a name='L1341' href='#L1341'><span>1341:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1341'><span>1341:7</span></a></span>) to (<span class='line-number'><a href='#L1341'><span>1341:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1341:7)
     Condition C2 --> (1341:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (!FuncInfo-&gt;isEntryFunction() &amp;&amp; <div class='tooltip'>!IsChainWithoutCalls<span class='tooltip-content'>30.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1342' href='#L1342'><span>1342:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.2k</span>, <span class='None'>False</span>: <span class='covered-line'>67.7k</span>]
  Branch (<span class='line-number'><a name='L1342' href='#L1342'><span>1342:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1342'><span>1342:7</span></a></span>) to (<span class='line-number'><a href='#L1342'><span>1342:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1342:7)
     Condition C2 --> (1342:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    for (Register Reg : FuncInfo-&gt;getWWMReservedRegs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.22k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>      const TargetRegisterClass *RC = TRI-&gt;getPhysRegBaseClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>      FuncInfo-&gt;allocateWWMSpill(MF, Reg, TRI-&gt;getSpillSize(*RC),</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                                 TRI-&gt;getSpillAlign(*RC));</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const bool SpillVGPRToAGPR = ST.hasMAIInsts() &amp;&amp; <div class='tooltip'>FuncInfo-&gt;hasSpilledVGPRs()<span class='tooltip-content'>9.19k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1350' href='#L1350'><span>1350:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.19k</span>, <span class='None'>False</span>: <span class='covered-line'>88.8k</span>]
  Branch (<span class='line-number'><a name='L1350' href='#L1350'><span>1350:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456</span>, <span class='None'>False</span>: <span class='covered-line'>8.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>                               &amp;&amp; <div class='tooltip'>EnableSpillVGPRToAGPR<span class='tooltip-content'>456</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1350'><span>1350:32</span></a></span>) to (<span class='line-number'><a href='#L1350'><span>1351:56</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1350:32)
     Condition C2 --> (1350:52)
     Condition C3 --> (1351:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (SpillVGPRToAGPR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1353' href='#L1353'><span>1353:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>97.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // To track the spill frame indices handled in this pass.</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    BitVector SpillFIs(MFI.getObjectIndexEnd(), false);</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    BitVector NonVGPRSpillFIs(MFI.getObjectIndexEnd(), false);</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    bool SeenDbgInstr = false;</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1360' href='#L1360'><span>1360:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='None'>False</span>: <span class='covered-line'>288</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>      for (MachineInstr &amp;MI : llvm::make_early_inc_range(MBB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1361' href='#L1361'><span>1361:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.9k</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>        int FrameIndex;</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>        if (MI.isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1363' href='#L1363'><span>1363:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          SeenDbgInstr = true;</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>        if (TII-&gt;isVGPRSpill(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1366' href='#L1366'><span>1366:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Try to eliminate stack used by VGPR spills before frame</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // finalization.</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>          unsigned FIOp = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>                                                     AMDGPU::OpName::vaddr);</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>          int FI = MI.getOperand(FIOp).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>          Register VReg =</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>            TII-&gt;getNamedOperand(MI, AMDGPU::OpName::vdata)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>          if (FuncInfo-&gt;allocateVGPRSpillToAGPR(MF, FI,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1374' href='#L1374'><span>1374:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.45k</span>, <span class='None'>False</span>: <span class='covered-line'>6.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>                                                TRI-&gt;isAGPR(MRI, VReg))) {</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>            assert(RS != nullptr);</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>            RS-&gt;enterBasicBlockEnd(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>            RS-&gt;backward(std::next(MI.getIterator()));</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>            TRI-&gt;eliminateFrameIndex(MI, 0, FIOp, RS);</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>            SpillFIs.set(FI);</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>        } else <div class='tooltip'>if (<span class='tooltip-content'>10.5k</span></div><div class='tooltip'>TII-&gt;isStoreToStackSlot(MI, FrameIndex)<span class='tooltip-content'>10.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>                   <div class='tooltip'>TII-&gt;isLoadFromStackSlot(MI, FrameIndex)<span class='tooltip-content'>10.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1384' href='#L1384'><span>1384:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1383'><span>1383:20</span></a></span>) to (<span class='line-number'><a href='#L1383'><span>1384:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1383:20)
     Condition C2 --> (1384:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>          if (!MFI.isFixedObjectIndex(FrameIndex))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1385' href='#L1385'><span>1385:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            NonVGPRSpillFIs.set(FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Stack slot coloring may assign different objects to the same stack slot.</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If not, then the VGPR to AGPR spill slot is dead.</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    for (unsigned FI : SpillFIs.set_bits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.23k</span>, <span class='None'>False</span>: <span class='covered-line'>288</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>      if (!NonVGPRSpillFIs.test(FI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>        FuncInfo-&gt;setVGPRToAGPRSpillDead(FI);</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1396' href='#L1396'><span>1396:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='None'>False</span>: <span class='covered-line'>288</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      for (MCPhysReg Reg : FuncInfo-&gt;getVGPRSpillAGPRs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1397' href='#L1397'><span>1397:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.33k</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>        MBB.addLiveIn(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      for (MCPhysReg Reg : FuncInfo-&gt;getAGPRSpillVGPRs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1400' href='#L1400'><span>1400:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.36k</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>        MBB.addLiveIn(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      if (!SpillFIs.empty() &amp;&amp; SeenDbgInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1405' href='#L1405'><span>1405:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1405' href='#L1405'><span>1405:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1405'><span>1405:11</span></a></span>) to (<span class='line-number'><a href='#L1405'><span>1405:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1405:11)
     Condition C2 --> (1405:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: The dead frame indices are replaced with a null register from</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the debug value instructions. We should instead, update it with the</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // correct register value. But not sure the register value alone is</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>        for (MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>          if (MI.isDebugValue() &amp;&amp; <div class='tooltip'>MI.getOperand(0).isFI()<span class='tooltip-content'>4</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>              <div class='tooltip'>!MFI.isFixedObjectIndex(MI.getOperand(0).getIndex())<span class='tooltip-content'>2</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1411' href='#L1411'><span>1411:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>              <div class='tooltip'>SpillFIs[MI.getOperand(0).getIndex()]<span class='tooltip-content'>1</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1412' href='#L1412'><span>1412:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1410'><span>1410:15</span></a></span>) to (<span class='line-number'><a href='#L1410'><span>1412:52</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1410:15)
     Condition C2 --> (1410:36)
     Condition C3 --> (1411:15)
     Condition C4 --> (1412:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            MI.getOperand(0).ChangeToRegister(Register(), false /*isDef*/);</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At this point we&apos;ve already allocated all spilled SGPRs to VGPRs if we</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can. Any remaining SGPR spills will go to memory, so move them back to the</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // default stack.</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  bool HaveSGPRToVMemSpill =</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>      FuncInfo-&gt;removeDeadFrameIndices(MFI, /*ResetSGPRSpillStackIDs*/ true);</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  assert(allSGPRSpillsAreDead(MF) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>         &quot;SGPR spill should have been removed in SILowerSGPRSpills&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: The other checks should be redundant with allStackObjectsAreDead,</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but currently hasNonSpillStackObjects is set only from source</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // allocas. Stack temps produced from legalization are not counted currently.</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (!allStackObjectsAreDead(MFI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1431' href='#L1431'><span>1431:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.80k</span>, <span class='None'>False</span>: <span class='covered-line'>94.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>    assert(RS &amp;&amp; &quot;RegScavenger required if spilling&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add an emergency spill slot</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>    RS-&gt;addScavengingFrameIndex(FuncInfo-&gt;getScavengeFI(MFI, *TRI));</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are spilling SGPRs to memory with a large frame, we may need a</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // second VGPR emergency frame index.</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>    if (HaveSGPRToVMemSpill &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1439' href='#L1439'><span>1439:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        <div class='tooltip'>allocateScavengingFrameIndexesNearIncomingSP(MF)<span class='tooltip-content'>1.25k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1439'><span>1439:9</span></a></span>) to (<span class='line-number'><a href='#L1439'><span>1440:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1439:9)
     Condition C2 --> (1440:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      RS-&gt;addScavengingFrameIndex(MFI.CreateStackObject(4, Align(4), false));</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::processFunctionBeforeFrameIndicesReplaced(</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>    MachineFunction &amp;MF, RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (ST.hasMAIInsts() &amp;&amp; <div class='tooltip'>!ST.hasGFX90AInsts()<span class='tooltip-content'>9.19k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1453' href='#L1453'><span>1453:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.19k</span>, <span class='None'>False</span>: <span class='covered-line'>88.8k</span>]
  Branch (<span class='line-number'><a name='L1453' href='#L1453'><span>1453:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>951</span>, <span class='None'>False</span>: <span class='covered-line'>8.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1453'><span>1453:7</span></a></span>) to (<span class='line-number'><a href='#L1453'><span>1453:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1453:7)
     Condition C2 --> (1453:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // On gfx908, we had initially reserved highest available VGPR for AGPR</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // copy. Now since we are done with RA, check if there exist an unused VGPR</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // which is lower than the eariler reserved VGPR before RA. If one exist,</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // use it for AGPR copy instead of one reserved before RA.</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>951</pre></td><td class='code'><pre>    Register VGPRForAGPRCopy = FuncInfo-&gt;getVGPRForAGPRCopy();</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>951</pre></td><td class='code'><pre>    Register UnusedLowVGPR =</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>951</pre></td><td class='code'><pre>        TRI-&gt;findUnusedRegister(MRI, &amp;AMDGPU::VGPR_32RegClass, MF);</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>951</pre></td><td class='code'><pre>    if (UnusedLowVGPR &amp;&amp; (TRI-&gt;getHWRegIndex(UnusedLowVGPR) &lt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>921</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>921</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>                          TRI-&gt;getHWRegIndex(VGPRForAGPRCopy))) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1461'><span>1461:9</span></a></span>) to (<span class='line-number'><a href='#L1461'><span>1462:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1461:9)
     Condition C2 --> (1461:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Reserve this newly identified VGPR (for AGPR copy)</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // reserved registers should already be frozen at this point</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // so we can avoid calling MRI.freezeReservedRegs and just use</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // MRI.reserveReg</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>      FuncInfo-&gt;setVGPRForAGPRCopy(UnusedLowVGPR);</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>      MRI.reserveReg(UnusedLowVGPR, TRI);</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>921</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>951</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We initally reserved the highest available SGPR pair for long branches</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // now, after RA, we shift down to a lower unused one if one exists</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  Register LongBranchReservedReg = FuncInfo-&gt;getLongBranchReservedReg();</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  Register UnusedLowSGPR =</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>      TRI-&gt;findUnusedRegister(MRI, &amp;AMDGPU::SGPR_64RegClass, MF);</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If LongBranchReservedReg is null then we didn&apos;t find a long branch</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and never reserved a register to begin with so there is nothing to</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shift down. Then if UnusedLowSGPR is null, there isn&apos;t available lower</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register to use so just keep the original one we set.</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (LongBranchReservedReg &amp;&amp; <div class='tooltip'>UnusedLowSGPR<span class='tooltip-content'>12</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1480' href='#L1480'><span>1480:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>98.0k</span>]
  Branch (<span class='line-number'><a name='L1480' href='#L1480'><span>1480:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1480'><span>1480:7</span></a></span>) to (<span class='line-number'><a href='#L1480'><span>1480:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1480:7)
     Condition C2 --> (1480:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    FuncInfo-&gt;setLongBranchReservedReg(UnusedLowSGPR);</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MRI.reserveReg(UnusedLowSGPR, TRI);</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The special SGPR spills like the one needed for FP, BP or any reserved</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// registers delayed until frame lowering.</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::determinePrologEpilogSGPRSaves(</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, BitVector &amp;SavedVGPRs,</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    bool NeedExecCopyReservedReg) const {</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  LiveRegUnits LiveUnits;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  LiveUnits.init(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initially mark callee saved registers as used so we will not choose them</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // while looking for scratch SGPRs.</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const MCPhysReg *CSRegs = MF.getRegInfo().getCalleeSavedRegs();</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>5.87M</pre></td><td class='code'><pre>  for (unsigned I = 0; CSRegs[I]; <div class='tooltip'>++I<span class='tooltip-content'>5.84M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.84M</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>5.84M</pre></td><td class='code'><pre>    LiveUnits.addReg(CSRegs[I]);</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const TargetRegisterClass &amp;RC = *TRI-&gt;getWaveMaskRegClass();</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  Register ReservedRegForExecCopy = MFI-&gt;getSGPRForEXECCopy();</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (NeedExecCopyReservedReg ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1507' href='#L1507'><span>1507:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>30.1k</span></div><div class='tooltip'>ReservedRegForExecCopy<span class='tooltip-content'>30.1k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1508' href='#L1508'><span>1508:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.6k</span>, <span class='None'>False</span>: <span class='covered-line'>2.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>       <div class='tooltip'>MRI.isPhysRegUsed(ReservedRegForExecCopy, /*SkipRegMaskTest=*/true)<span class='tooltip-content'>27.6k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1509' href='#L1509'><span>1509:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>27.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1507'><span>1507:7</span></a></span>) to (<span class='line-number'><a href='#L1507'><span>1509:76</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1507:7)
     Condition C2 --> (1508:8)
     Condition C3 --> (1509:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    MRI.reserveReg(ReservedRegForExecCopy, TRI);</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    Register UnusedScratchReg = findUnusedRegister(MRI, LiveUnits, RC);</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    if (UnusedScratchReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1512' href='#L1512'><span>1512:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If found any unused scratch SGPR, reserve the register itself for Exec</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // copy and there is no need for any spills in that case.</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      MFI-&gt;setSGPRForEXECCopy(UnusedScratchReg);</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      MRI.replaceRegWith(ReservedRegForExecCopy, UnusedScratchReg);</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      LiveUnits.addReg(UnusedScratchReg);</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Needs spill.</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      assert(!MFI-&gt;hasPrologEpilogSGPRSpillEntry(ReservedRegForExecCopy) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>             &quot;Re-reserving spill slot for EXEC copy register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      getVGPRSpillLaneOrTempRegister(MF, LiveUnits, ReservedRegForExecCopy, RC,</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                     /*IncludeScratchCopy=*/false);</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  } else if (ReservedRegForExecCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1525' href='#L1525'><span>1525:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.6k</span>, <span class='None'>False</span>: <span class='covered-line'>2.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Reset it at this point. There are no whole-wave copies and spills</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // encountered.</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>    MFI-&gt;setSGPRForEXECCopy(AMDGPU::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hasFP only knows about stack objects that already exist. We&apos;re now</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // determining the stack slots that will be created, so we have to predict</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // them. Stack objects force FP usage with calls.</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note a new VGPR CSR may be introduced if one is used for the spill, but we</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // don&apos;t want to report it here.</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Is this really hasReservedCallFrame?</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const bool WillHaveFP =</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>      FrameInfo.hasCalls() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1540' href='#L1540'><span>1540:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>936</span>, <span class='None'>False</span>: <span class='covered-line'>29.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>936</span></div><div class='tooltip'>SavedVGPRs.any()<span class='tooltip-content'>936</span></div> || <div class='tooltip'>!allStackObjectsAreDead(FrameInfo)<span class='tooltip-content'>123</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1541' href='#L1541'><span>1541:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>813</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
  Branch (<span class='line-number'><a name='L1541' href='#L1541'><span>1541:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1540'><span>1540:7</span></a></span>) to (<span class='line-number'><a href='#L1540'><span>1541:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1540:7)
     Condition C2 --> (1541:8)
     Condition C3 --> (1541:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (WillHaveFP || <div class='tooltip'>hasFP(MF)<span class='tooltip-content'>29.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1543' href='#L1543'><span>1543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>936</span>, <span class='None'>False</span>: <span class='covered-line'>29.2k</span>]
  Branch (<span class='line-number'><a name='L1543' href='#L1543'><span>1543:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>29.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1543'><span>1543:7</span></a></span>) to (<span class='line-number'><a href='#L1543'><span>1543:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1543:7)
     Condition C2 --> (1543:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    Register FramePtrReg = MFI-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    assert(!MFI-&gt;hasPrologEpilogSGPRSpillEntry(FramePtrReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>           &quot;Re-reserving spill slot for FP&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    getVGPRSpillLaneOrTempRegister(MF, LiveUnits, FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (TRI-&gt;hasBasePointer(MF)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Register BasePtrReg = TRI-&gt;getBaseRegister();</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    assert(!MFI-&gt;hasPrologEpilogSGPRSpillEntry(BasePtrReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>           &quot;Re-reserving spill slot for BP&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    getVGPRSpillLaneOrTempRegister(MF, LiveUnits, BasePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Only report VGPRs to generic code.</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::determineCalleeSaves(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           BitVector &amp;SavedVGPRs,</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>                                           RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is a function with the amdgpu_cs_chain[_preserve] calling</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // convention and it doesn&apos;t contain any calls to llvm.amdgcn.cs.chain, then</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we don&apos;t need to save and restore anything.</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  if (MFI-&gt;isChainFunction() &amp;&amp; <div class='tooltip'>!MF.getFrameInfo().hasTailCall()<span class='tooltip-content'>126</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1567' href='#L1567'><span>1567:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>97.8k</span>]
  Branch (<span class='line-number'><a name='L1567' href='#L1567'><span>1567:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1567'><span>1567:7</span></a></span>) to (<span class='line-number'><a href='#L1567'><span>1567:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1567:7)
     Condition C2 --> (1567:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>  MFI-&gt;shiftSpillPhysVGPRsToLowestRange(MF);</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>  TargetFrameLowering::determineCalleeSaves(MF, SavedVGPRs, RS);</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>  if (MFI-&gt;isEntryFunction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1573' href='#L1573'><span>1573:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.7k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  bool NeedExecCopyReservedReg = false;</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  MachineInstr *ReturnMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1582' href='#L1582'><span>1582:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.8k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1583' href='#L1583'><span>1583:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330k</span>, <span class='None'>False</span>: <span class='covered-line'>34.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // WRITELANE instructions used for SGPR spills can overwrite the inactive</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // lanes of VGPRs and callee must spill and restore them even if they are</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // marked Caller-saved.</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Handle this elsewhere at an early point. Walking through all MBBs</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // here would be a bad heuristic. A better way should be by calling</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // allocateWWMSpill during the regalloc pipeline whenever a physical</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // register is allocated for the intended virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::SI_SPILL_S32_TO_VGPR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1592' href='#L1592'><span>1592:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.09k</span>, <span class='None'>False</span>: <span class='covered-line'>324k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>        MFI-&gt;allocateWWMSpill(MF, MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>      else if (MI.getOpcode() == AMDGPU::SI_RESTORE_S32_FROM_VGPR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1594' href='#L1594'><span>1594:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.09k</span>, <span class='None'>False</span>: <span class='covered-line'>318k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>        MFI-&gt;allocateWWMSpill(MF, MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>      else if (TII-&gt;isWWMRegSpillOpcode(MI.getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1596' href='#L1596'><span>1596:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>318k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>        NeedExecCopyReservedReg = true;</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>      else if (MI.getOpcode() == AMDGPU::SI_RETURN ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.4k</span>, <span class='None'>False</span>: <span class='covered-line'>289k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>               <div class='tooltip'>MI.getOpcode() == AMDGPU::SI_RETURN_TO_EPILOG<span class='tooltip-content'>289k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>289k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>               <div class='tooltip'>(<span class='tooltip-content'>289k</span></div><div class='tooltip'>MFI-&gt;isChainFunction()<span class='tooltip-content'>289k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1600' href='#L1600'><span>1600:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>429</span>, <span class='None'>False</span>: <span class='covered-line'>288k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>                <div class='tooltip'>TII-&gt;isChainCallOpcode(MI.getOpcode())<span class='tooltip-content'>429</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1601' href='#L1601'><span>1601:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1598'><span>1598:16</span></a></span>) to (<span class='line-number'><a href='#L1598'><span>1601:56</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1598:16)
     Condition C2 --> (1599:16)
     Condition C3 --> (1600:17)
     Condition C4 --> (1601:17)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  F  = F      }
  4 { F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We expect all return to be the same size.</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>        assert(!ReturnMI ||</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>               (count_if(MI.operands(), [](auto Op) { return Op.isReg(); }) ==</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>                count_if(ReturnMI-&gt;operands(), [](auto Op) { return Op.isReg(); })));</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>        ReturnMI = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove any VGPRs used in the return value because these do not need to be saved.</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This prevents CSR restore from clobbering return VGPRs.</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (ReturnMI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.4k</span>, <span class='None'>False</span>: <span class='covered-line'>675</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>45.5k</pre></td><td class='code'><pre>    for (auto &amp;Op : ReturnMI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1614' href='#L1614'><span>1614:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.5k</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>45.5k</pre></td><td class='code'><pre>      if (Op.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1615' href='#L1615'><span>1615:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.2k</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>        SavedVGPRs.reset(Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>45.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>29.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ignore the SGPRs the default implementation found.</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  SavedVGPRs.clearBitsNotInMask(TRI-&gt;getAllVectorRegMask());</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not save AGPRs prior to GFX90A because there was no easy way to do so.</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In gfx908 there was do AGPR loads and stores and thus spilling also</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // require a temporary VGPR.</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  if (!ST.hasGFX90AInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1626' href='#L1626'><span>1626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.3k</span>, <span class='None'>False</span>: <span class='covered-line'>860</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>29.3k</pre></td><td class='code'><pre>    SavedVGPRs.clearBitsInMask(TRI-&gt;getAllAGPRRegMask());</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  determinePrologEpilogSGPRSaves(MF, SavedVGPRs, NeedExecCopyReservedReg);</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The Whole-Wave VGPRs need to be specially inserted in the prolog, so don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // allow the default insertion to handle them.</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  for (auto &amp;Reg : MFI-&gt;getWWMSpills())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1633' href='#L1633'><span>1633:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.24k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>    SavedVGPRs.reset(Reg.first);</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark all lane VGPRs as BB LiveIns.</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.8k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>    for (auto &amp;Reg : MFI-&gt;getWWMSpills())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1638' href='#L1638'><span>1638:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>34.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      MBB.addLiveIn(Reg.first);</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>    MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIFrameLowering::determineCalleeSavesSGPR(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               BitVector &amp;SavedRegs,</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>97.7k</pre></td><td class='code'><pre>                                               RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>97.7k</pre></td><td class='code'><pre>  TargetFrameLowering::determineCalleeSaves(MF, SavedRegs, RS);</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>97.7k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>97.7k</pre></td><td class='code'><pre>  if (MFI-&gt;isEntryFunction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1650' href='#L1650'><span>1650:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.7k</span>, <span class='None'>False</span>: <span class='covered-line'>29.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>67.7k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The SP is specifically managed and we don&apos;t want extra spills of it.</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  SavedRegs.reset(MFI-&gt;getStackPtrOffsetReg());</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  const BitVector AllSavedRegs = SavedRegs;</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  SavedRegs.clearBitsInMask(TRI-&gt;getAllVectorRegMask());</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have to anticipate introducing CSR VGPR spills or spill of caller</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // save VGPR reserved for SGPR spills as we now always create stack entry</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for it, if we don&apos;t have any stack objects already, since we require a FP</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if there is a call and stack. We will allocate a VGPR for SGPR spills if</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // there are any SGPR spills. Whether they are CSR spills or otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  const bool WillHaveFP =</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>      FrameInfo.hasCalls() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>965</span></div><div class='tooltip'>AllSavedRegs.any()<span class='tooltip-content'>965</span></div> || <div class='tooltip'>MFI-&gt;hasSpilledSGPRs()<span class='tooltip-content'>31</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1669' href='#L1669'><span>1669:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>965</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
  Branch (<span class='line-number'><a name='L1669' href='#L1669'><span>1669:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>934</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
  Branch (<span class='line-number'><a name='L1669' href='#L1669'><span>1669:54</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1669'><span>1669:7</span></a></span>) to (<span class='line-number'><a href='#L1669'><span>1669:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1669:7)
     Condition C2 --> (1669:32)
     Condition C3 --> (1669:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FP will be specially managed like SP.</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  if (WillHaveFP || <div class='tooltip'>hasFP(MF)<span class='tooltip-content'>29.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1672' href='#L1672'><span>1672:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>934</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
  Branch (<span class='line-number'><a name='L1672' href='#L1672'><span>1672:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>28.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1672'><span>1672:7</span></a></span>) to (<span class='line-number'><a href='#L1672'><span>1672:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1672:7)
     Condition C2 --> (1672:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    SavedRegs.reset(MFI-&gt;getFrameOffsetReg());</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return address use with return instruction is hidden through the SI_RETURN</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pseudo. Given that and since the IPRA computes actual register usage and</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // does not use CSR list, the clobbering of return address by function calls</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (D117243) or otherwise (D120922) is ignored/not seen by the IPRA&apos;s register</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // usage collection. This will ensure save/restore of return address happens</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in those scenarios.</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  Register RetAddrReg = TRI-&gt;getReturnAddressReg(MF);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>  if (!MFI-&gt;isEntryFunction() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1683' href='#L1683'><span>1683:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.9k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>      (FrameInfo.hasCalls() || <div class='tooltip'>MRI.isPhysRegModified(RetAddrReg)<span class='tooltip-content'>29.0k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1684' href='#L1684'><span>1684:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>965</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
  Branch (<span class='line-number'><a name='L1684' href='#L1684'><span>1684:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>28.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1683'><span>1683:7</span></a></span>) to (<span class='line-number'><a href='#L1683'><span>1684:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1683:7)
     Condition C2 --> (1684:8)
     Condition C3 --> (1684:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  F  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    SavedRegs.set(TRI-&gt;getSubReg(RetAddrReg, AMDGPU::sub0));</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    SavedRegs.set(TRI-&gt;getSubReg(RetAddrReg, AMDGPU::sub1));</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIFrameLowering::assignCalleeSavedSpillSlots(</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>    std::vector&lt;CalleeSavedInfo&gt; &amp;CSI) const {</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>  if (CSI.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97.7k</span>, <span class='None'>False</span>: <span class='covered-line'>242</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>97.7k</pre></td><td class='code'><pre>    return true; // Early exit if no callee saved registers are modified!</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  const SIRegisterInfo *RI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  Register FramePtrReg = FuncInfo-&gt;getFrameOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  Register BasePtrReg = RI-&gt;getBaseRegister();</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  Register SGPRForFPSaveRestoreCopy =</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>      FuncInfo-&gt;getScratchSGPRCopyDstReg(FramePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  Register SGPRForBPSaveRestoreCopy =</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>      FuncInfo-&gt;getScratchSGPRCopyDstReg(BasePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  if (!SGPRForFPSaveRestoreCopy &amp;&amp; <div class='tooltip'>!SGPRForBPSaveRestoreCopy<span class='tooltip-content'>219</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1705' href='#L1705'><span>1705:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L1705' href='#L1705'><span>1705:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1705'><span>1705:7</span></a></span>) to (<span class='line-number'><a href='#L1705'><span>1705:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1705:7)
     Condition C2 --> (1705:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  unsigned NumModifiedRegs = 0;</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  if (SGPRForFPSaveRestoreCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1710' href='#L1710'><span>1710:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    NumModifiedRegs++;</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  if (SGPRForBPSaveRestoreCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1712' href='#L1712'><span>1712:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>NumModifiedRegs++</span>;</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>  for (auto &amp;CS : CSI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1715' href='#L1715'><span>1715:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>485</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    if (CS.getReg() == FramePtrReg &amp;&amp; <div class='tooltip'><span class='red'>SGPRForFPSaveRestoreCopy</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1716'><span>1716:9</span></a></span>) to (<span class='line-number'><a href='#L1716'><span>1716:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1716:9)
     Condition C2 --> (1716:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CS.setDstReg(SGPRForFPSaveRestoreCopy);</span></pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>--NumModifiedRegs</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1718' href='#L1718'><span>1718:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre><span class='red'>    }</span> else if (CS.getReg() == BasePtrReg &amp;&amp; <div class='tooltip'><span class='red'>SGPRForBPSaveRestoreCopy</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1720'><span>1720:16</span></a></span>) to (<span class='line-number'><a href='#L1720'><span>1720:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1720:16)
     Condition C2 --> (1720:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CS.setDstReg(SGPRForBPSaveRestoreCopy);</span></pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>--NumModifiedRegs</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1722' href='#L1722'><span>1722:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIFrameLowering::allocateScavengingFrameIndexesNearIncomingSP(</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  uint64_t EstStackSize = MFI.estimateStackSize(MF);</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  uint64_t MaxOffset = EstStackSize - 1;</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need the emergency stack slots to be allocated in range of the</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MUBUF/flat scratch immediate offset from the base register, so assign these</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // first at the incoming SP position.</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: We could try sorting the objects to find a hole in the first bytes</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // rather than allocating as close to possible. This could save a lot of space</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // on frames with alignment requirements.</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>  if (ST.enableFlatScratch()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1746' href='#L1746'><span>1746:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.2k</span>, <span class='None'>False</span>: <span class='covered-line'>72.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>27.2k</pre></td><td class='code'><pre>    if (TII-&gt;isLegalFLATOffset(MaxOffset, AMDGPUAS::PRIVATE_ADDRESS,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1747' href='#L1747'><span>1747:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.8k</span>, <span class='None'>False</span>: <span class='covered-line'>4.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>27.2k</pre></td><td class='code'><pre>                               SIInstrFlags::FlatScratch))</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>    if (TII-&gt;isLegalMUBUFImmOffset(MaxOffset))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1751' href='#L1751'><span>1751:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.25k</span>, <span class='None'>False</span>: <span class='covered-line'>68.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>73.1k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>99.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineBasicBlock::iterator SIFrameLowering::eliminateCallFramePseudoInstr(</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>5.45k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I) const {</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>5.45k</pre></td><td class='code'><pre>  int64_t Amount = I-&gt;getOperand(0).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>5.45k</pre></td><td class='code'><pre>  if (Amount == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1763' href='#L1763'><span>1763:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.45k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>5.45k</pre></td><td class='code'><pre>    return MBB.erase(I);</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const SIInstrInfo *TII = ST.getInstrInfo();</span></pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const DebugLoc &amp;DL = I-&gt;getDebugLoc();</span></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned Opc = I-&gt;getOpcode();</span></pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  bool IsDestroy = Opc == TII-&gt;getCallFrameDestroyOpcode();</span></pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  uint64_t CalleePopAmount = </span><span class='red'>IsDestroy</span><span class='red'> ? </span><span class='red'>I-&gt;getOperand(1).getImm()</span><span class='red'> : </span><span class='red'>0</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1771' href='#L1771'><span>1771:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!hasReservedCallFrame(MF)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1773' href='#L1773'><span>1773:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Amount = alignTo(Amount, getStackAlign());</span></pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(isUInt&lt;32&gt;(Amount) &amp;&amp; &quot;exceeded stack address space size&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register SPReg = MFI-&gt;getStackPtrOffsetReg();</span></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Amount *= getScratchScaleFactor(ST);</span></pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>IsDestroy</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1780' href='#L1780'><span>1780:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Amount = -Amount</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    auto Add = BuildMI(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_I32), SPReg)</span></pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .addReg(SPReg)</span></pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .addImm(Amount);</span></pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Add-&gt;getOperand(3).setIsDead(); // Mark SCC as dead.</span></pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>if (</span><span class='red'>CalleePopAmount != 0</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1786' href='#L1786'><span>1786:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;is this used?&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return MBB.erase(I)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if the frame will require a reference to the stack pointer.</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This is the set of conditions common to setting up the stack pointer in a</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// kernel, and for using a frame pointer in a callable function.</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// FIXME: Should also check hasOpaqueSPAdjustment and if any inline asm</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// references SP.</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>static bool frameTriviallyRequiresSP(const MachineFrameInfo &amp;MFI) {</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  return MFI.hasVarSizedObjects() || <div class='tooltip'>MFI.hasStackMap()<span class='tooltip-content'>567k</span></div> || <div class='tooltip'>MFI.hasPatchPoint()<span class='tooltip-content'>567k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>640</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1801'><span>1801:10</span></a></span>) to (<span class='line-number'><a href='#L1801'><span>1801:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1801:10)
     Condition C2 --> (1801:38)
     Condition C3 --> (1801:59)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The FP for kernels is always known 0, so we never really need to setup an</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// explicit register for it. However, DisableFramePointerElim will force us to</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// use a register for it.</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>511k</pre></td><td class='code'><pre>bool SIFrameLowering::hasFP(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>511k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For entry &amp; chain functions we can use an immediate offset in most cases,</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // so the presence of calls doesn&apos;t imply we need a distinct frame pointer.</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>511k</pre></td><td class='code'><pre>  if (MFI.hasCalls() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1812' href='#L1812'><span>1812:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.0k</span>, <span class='None'>False</span>: <span class='covered-line'>482k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>511k</pre></td><td class='code'><pre>      <div class='tooltip'>!MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;isEntryFunction()<span class='tooltip-content'>29.0k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.79k</span>, <span class='None'>False</span>: <span class='covered-line'>19.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>511k</pre></td><td class='code'><pre>      <div class='tooltip'>!MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;isChainFunction()<span class='tooltip-content'>9.79k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1814' href='#L1814'><span>1814:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.57k</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1812'><span>1812:7</span></a></span>) to (<span class='line-number'><a href='#L1812'><span>1814:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1812:7)
     Condition C2 --> (1813:7)
     Condition C3 --> (1814:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All offsets are unsigned, so need to be addressed in the same direction</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // as stack growth.</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: This function is pretty broken, since it can be called before the</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // frame layout is determined or CSR spills are inserted.</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>9.57k</pre></td><td class='code'><pre>    return MFI.getStackSize() != 0;</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>9.57k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>501k</pre></td><td class='code'><pre>  return frameTriviallyRequiresSP(MFI) || <div class='tooltip'>MFI.isFrameAddressTaken()<span class='tooltip-content'>501k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1823' href='#L1823'><span>1823:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>610</span>, <span class='None'>False</span>: <span class='covered-line'>501k</span>]
  Branch (<span class='line-number'><a name='L1823' href='#L1823'><span>1823:43</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>501k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>501k</pre></td><td class='code'><pre>         MF.getSubtarget&lt;GCNSubtarget&gt;().getRegisterInfo()-&gt;hasStackRealignment(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1824' href='#L1824'><span>1824:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175</span>, <span class='None'>False</span>: <span class='covered-line'>500k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>501k</pre></td><td class='code'><pre>             MF) ||</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>501k</pre></td><td class='code'><pre>         <div class='tooltip'>MF.getTarget().Options.DisableFramePointerElim(MF)<span class='tooltip-content'>500k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1826' href='#L1826'><span>1826:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>499k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1823'><span>1823:10</span></a></span>) to (<span class='line-number'><a href='#L1823'><span>1826:60</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1823:10)
     Condition C2 --> (1823:43)
     Condition C3 --> (1824:10)
     Condition C4 --> (1826:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>511k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is essentially a reduced version of hasFP for entry functions. Since the</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// stack pointer is known 0 on entry to kernels, we never really need an FP</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register. We may need to initialize the stack pointer depending on the frame</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// properties, which logically overlaps many of the cases where an ordinary</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// function would require an FP.</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Also used for chain functions. While not technically entry functions, chain</pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// functions may need to set up a stack pointer in some situations.</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIFrameLowering::requiresStackPointerReference(</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>    const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callable functions always require a stack pointer reference.</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>  assert((MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;isEntryFunction() ||</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>          MF.getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;isChainFunction()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>         &quot;only expected to call this for entry points and chain functions&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Entry points ordinarily don&apos;t need to initialize SP. We have to set it up</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for callees if there are any. Also note tail calls are impossible/don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // make any sense for kernels.</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>  if (MFI.hasCalls())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1848' href='#L1848'><span>1848:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>66.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We still need to initialize the SP if we&apos;re doing anything weird that</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // references the SP, like variable sized stack objects.</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>66.3k</pre></td><td class='code'><pre>  return frameTriviallyRequiresSP(MFI);</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>