

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sqrt_loop'
================================================================
* Date:           Tue Jun 13 00:34:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.416 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  5.150 us|  5.150 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |      101|      101|         1|          1|          4|   101|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_V = alloca i32 1"   --->   Operation 6 'alloca' 'A_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln73_read = read i201 @_ssdm_op_Read.ap_auto.i201, i201 %sext_ln73"   --->   Operation 8 'read' 'sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln73_cast = sext i201 %sext_ln73_read"   --->   Operation 9 'sext' 'sext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i200 0, i200 %A_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i202 %sext_ln73_cast, i202 %p_Val2_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i101 0, i101 %p_Repl2_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi202ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.4>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln85 = icmp_eq  i7 %i_1, i7 101" [src/headers/fxp_sqrt.h:85]   --->   Operation 16 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 101, i64 101, i64 101"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_1, i7 1" [src/headers/fxp_sqrt.h:85]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_ZlSILi202ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv, void %_Z8fxp_sqrtILi101ELi41ELi202ELi82EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [src/headers/fxp_sqrt.h:85]   --->   Operation 19 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Repl2_load_1 = load i101 %p_Repl2_s"   --->   Operation 20 'load' 'p_Repl2_load_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load = load i202 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_V_load = load i200 %A_V"   --->   Operation 22 'load' 'A_V_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_14" [src/headers/fxp_sqrt.h:86]   --->   Operation 23 'specpipeline' 'specpipeline_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 24 'specloopname' 'specloopname_ln1016' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp3 = partselect i2 @_ssdm_op_PartSelect.i2.i202.i32.i32, i202 %p_Val2_load, i32 200, i32 201"   --->   Operation 25 'partselect' 'tmp3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i202 @_ssdm_op_BitConcatenate.i202.i200.i2, i200 %A_V_load, i2 %tmp3"   --->   Operation 26 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%X_V = shl i202 %p_Val2_load, i202 2"   --->   Operation 27 'shl' 'X_V' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i101 %p_Repl2_load_1"   --->   Operation 28 'trunc' 'trunc_ln312' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_op_assign = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln312, i2 1"   --->   Operation 29 'bitconcatenate' 'i_op_assign' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i64 %i_op_assign"   --->   Operation 30 'zext' 'zext_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.49ns)   --->   "%T_V = sub i202 %p_Result_2, i202 %zext_ln75"   --->   Operation 31 'sub' 'T_V' <Predicate = (!icmp_ln85)> <Delay = 7.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%trunc_ln1027 = trunc i101 %p_Repl2_load_1"   --->   Operation 32 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%Q_V_2 = shl i101 %p_Repl2_load_1, i101 1"   --->   Operation 33 'shl' 'Q_V_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i202.i32, i202 %T_V, i32 201"   --->   Operation 34 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%p_Result_3 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i100.i1, i100 %trunc_ln1027, i1 1"   --->   Operation 35 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.19ns) (out node of the LUT)   --->   "%Q_V_1 = select i1 %p_Result_s, i101 %Q_V_2, i101 %p_Result_3"   --->   Operation 36 'select' 'Q_V_1' <Predicate = (!icmp_ln85)> <Delay = 1.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i200 %A_V_load"   --->   Operation 37 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i200 @_ssdm_op_BitConcatenate.i200.i198.i2, i198 %trunc_ln642, i2 %tmp3"   --->   Operation 38 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln642_1 = trunc i202 %T_V"   --->   Operation 39 'trunc' 'trunc_ln642_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.32ns)   --->   "%A_V_3 = select i1 %p_Result_s, i200 %tmp_7, i200 %trunc_ln642_1"   --->   Operation 40 'select' 'A_V_3' <Predicate = (!icmp_ln85)> <Delay = 1.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i7 %i_2, i7 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln85 = store i200 %A_V_3, i200 %A_V" [src/headers/fxp_sqrt.h:85]   --->   Operation 42 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln85 = store i202 %X_V, i202 %p_Val2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln85 = store i101 %Q_V_1, i101 %p_Repl2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 44 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_ZlSILi202ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i" [src/headers/fxp_sqrt.h:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i101 %p_Repl2_s"   --->   Operation 46 'load' 'p_Repl2_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i101P0A, i101 %Q_V_2_out, i101 %p_Repl2_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 011]
p_Val2_s              (alloca           ) [ 011]
A_V                   (alloca           ) [ 011]
i                     (alloca           ) [ 011]
sext_ln73_read        (read             ) [ 000]
sext_ln73_cast        (sext             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_1                   (load             ) [ 000]
icmp_ln85             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
i_2                   (add              ) [ 000]
br_ln85               (br               ) [ 000]
p_Repl2_load_1        (load             ) [ 000]
p_Val2_load           (load             ) [ 000]
A_V_load              (load             ) [ 000]
specpipeline_ln86     (specpipeline     ) [ 000]
specloopname_ln1016   (specloopname     ) [ 000]
tmp3                  (partselect       ) [ 000]
p_Result_2            (bitconcatenate   ) [ 000]
X_V                   (shl              ) [ 000]
trunc_ln312           (trunc            ) [ 000]
i_op_assign           (bitconcatenate   ) [ 000]
zext_ln75             (zext             ) [ 000]
T_V                   (sub              ) [ 000]
trunc_ln1027          (trunc            ) [ 000]
Q_V_2                 (shl              ) [ 000]
p_Result_s            (bitselect        ) [ 000]
p_Result_3            (bitconcatenate   ) [ 000]
Q_V_1                 (select           ) [ 000]
trunc_ln642           (trunc            ) [ 000]
tmp_7                 (bitconcatenate   ) [ 000]
trunc_ln642_1         (trunc            ) [ 000]
A_V_3                 (select           ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
br_ln85               (br               ) [ 000]
p_Repl2_load          (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln73">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Q_V_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i201"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i202.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i202.i200.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i202.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i100.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i200.i198.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i101P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_Repl2_s_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Val2_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln73_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="201" slack="0"/>
<pin id="78" dir="0" index="1" bw="201" slack="0"/>
<pin id="79" dir="1" index="2" bw="201" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln73_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="101" slack="0"/>
<pin id="85" dir="0" index="2" bw="101" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sext_ln73_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="201" slack="0"/>
<pin id="91" dir="1" index="1" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="7" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="200" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="201" slack="0"/>
<pin id="105" dir="0" index="1" bw="202" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="101" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="1"/>
<pin id="115" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln85_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Repl2_load_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="101" slack="1"/>
<pin id="130" dir="1" index="1" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_Val2_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="202" slack="1"/>
<pin id="133" dir="1" index="1" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_V_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="200" slack="1"/>
<pin id="136" dir="1" index="1" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="202" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="0" index="3" bw="9" slack="0"/>
<pin id="142" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Result_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="202" slack="0"/>
<pin id="149" dir="0" index="1" bw="200" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="X_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="202" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="X_V/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln312_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="101" slack="0"/>
<pin id="163" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln312/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_op_assign_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="62" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln75_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="1" index="1" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="T_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="202" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="202" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="T_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln1027_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="101" slack="0"/>
<pin id="185" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="Q_V_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="101" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="Q_V_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Result_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="202" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="101" slack="0"/>
<pin id="203" dir="0" index="1" bw="100" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="Q_V_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="101" slack="0"/>
<pin id="212" dir="0" index="2" bw="101" slack="0"/>
<pin id="213" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Q_V_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln642_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="200" slack="0"/>
<pin id="219" dir="1" index="1" bw="198" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_7_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="200" slack="0"/>
<pin id="223" dir="0" index="1" bw="198" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="1" index="3" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln642_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="202" slack="0"/>
<pin id="231" dir="1" index="1" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="A_V_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="200" slack="0"/>
<pin id="236" dir="0" index="2" bw="200" slack="0"/>
<pin id="237" dir="1" index="3" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_V_3/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln85_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln85_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="200" slack="0"/>
<pin id="248" dir="0" index="1" bw="200" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln85_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="202" slack="0"/>
<pin id="253" dir="0" index="1" bw="202" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln85_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="101" slack="0"/>
<pin id="258" dir="0" index="1" bw="101" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Repl2_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="101" slack="1"/>
<pin id="263" dir="1" index="1" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_Repl2_s_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="101" slack="0"/>
<pin id="267" dir="1" index="1" bw="101" slack="0"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_s_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="202" slack="0"/>
<pin id="275" dir="1" index="1" bw="202" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="280" class="1005" name="A_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="200" slack="0"/>
<pin id="282" dir="1" index="1" bw="200" slack="0"/>
</pin_list>
<bind>
<opset="A_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="58" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="76" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="134" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="137" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="131" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="128" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="147" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="128" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="128" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="177" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="183" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="193" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="187" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="201" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="134" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="137" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="177" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="193" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="221" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="122" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="233" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="155" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="209" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="268"><net_src comp="60" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="64" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="283"><net_src comp="68" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="290"><net_src comp="72" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="241" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_V_2_out | {2 }
 - Input state : 
	Port: vel_der_Pipeline_sqrt_loop : sext_ln73 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln85 : 1
		i_2 : 1
		br_ln85 : 2
		tmp3 : 1
		p_Result_2 : 2
		X_V : 1
		trunc_ln312 : 1
		i_op_assign : 2
		zext_ln75 : 3
		T_V : 4
		trunc_ln1027 : 1
		Q_V_2 : 1
		p_Result_s : 5
		p_Result_3 : 2
		Q_V_1 : 6
		trunc_ln642 : 1
		tmp_7 : 2
		trunc_ln642_1 : 5
		A_V_3 : 6
		store_ln85 : 2
		store_ln85 : 7
		store_ln85 : 1
		store_ln85 : 7
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |        Q_V_1_fu_209       |    0    |   101   |
|          |        A_V_3_fu_233       |    0    |   200   |
|----------|---------------------------|---------|---------|
|    sub   |         T_V_fu_177        |    0    |   209   |
|----------|---------------------------|---------|---------|
|    add   |         i_2_fu_122        |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln85_fu_116     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln73_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_82   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln73_cast_fu_89   |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp3_fu_137        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_Result_2_fu_147     |    0    |    0    |
|bitconcatenate|     i_op_assign_fu_165    |    0    |    0    |
|          |     p_Result_3_fu_201     |    0    |    0    |
|          |        tmp_7_fu_221       |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |         X_V_fu_155        |    0    |    0    |
|          |        Q_V_2_fu_187       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln312_fu_161    |    0    |    0    |
|   trunc  |    trunc_ln1027_fu_183    |    0    |    0    |
|          |     trunc_ln642_fu_217    |    0    |    0    |
|          |    trunc_ln642_1_fu_229   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln75_fu_173     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|     p_Result_s_fu_193     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   534   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   A_V_reg_280   |   200  |
|    i_reg_287    |    7   |
|p_Repl2_s_reg_265|   101  |
| p_Val2_s_reg_273|   202  |
+-----------------+--------+
|      Total      |   510  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   534  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   510  |    -   |
+-----------+--------+--------+
|   Total   |   510  |   534  |
+-----------+--------+--------+
