;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 106
	ADD 250, 60
	MOV -1, <-227
	SPL -991, @-20
	SUB 130, 9
	ADD 250, 60
	DJN -81, @-2
	CMP @-127, 100
	DJN -81, @-2
	DAT #121, #103
	SUB -207, -130
	SUB -207, -130
	ADD 130, 9
	DAT #121, #103
	MOV -1, <-20
	SUB <-127, 100
	SUB <-127, 100
	MOV @121, 106
	ADD 121, <103
	SUB -207, <-130
	SPL 0, <-402
	SUB @0, @2
	SUB @0, @2
	SLT 20, @13
	SUB @121, 106
	SUB -207, <-120
	CMP <-127, 100
	DAT <107, #138
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SPL 0, <332
	DAT #-607, #-630
	SUB @121, 106
	SLT <300, 90
	ADD 270, 60
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-130
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
