INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_tb
