
*** Running vivado
    with args -log xcl_design_interconnect_aximm_ddrmem3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_interconnect_aximm_ddrmem3_0.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_interconnect_aximm_ddrmem3_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 462.070 ; gain = 252.207
INFO: [Synth 8-638] synthesizing module 'xcl_design_interconnect_aximm_ddrmem3_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/synth/xcl_design_interconnect_aximm_ddrmem3_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_4118' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_184OPAF' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:1442]
INFO: [Synth 8-638] synthesizing module 'bd_4118_one_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_0/sim/bd_4118_one_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_one_0' (2#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_0/sim/bd_4118_one_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_4118_psr0_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_1/synth/bd_4118_psr0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_psr0_0' (9#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_1/synth/bd_4118_psr0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_4118_psr_aclk_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_2/synth/bd_4118_psr_aclk_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_psr_aclk_0' (10#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_2/synth/bd_4118_psr_aclk_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_4118_psr_aclk1_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_3/synth/bd_4118_psr_aclk1_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_psr_aclk1_0' (11#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_3/synth/bd_4118_psr_aclk1_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_4118_psr_aclk2_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_4/synth/bd_4118_psr_aclk2_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_psr_aclk2_0' (12#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_4/synth/bd_4118_psr_aclk2_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_184OPAF' (13#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:1442]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_SR7OBG' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:1524]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00e_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_34/synth/bd_4118_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00e_0' (23#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_34/synth/bd_4118_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_SR7OBG' (24#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:1524]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_FF8E7K' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:1895]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00arn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_29/synth/bd_4118_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (31#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (31#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00arn_0' (39#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_29/synth/bd_4118_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00awn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_31/synth/bd_4118_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00awn_0' (40#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_31/synth/bd_4118_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00bn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_33/synth/bd_4118_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (40#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (40#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00bn_0' (41#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_33/synth/bd_4118_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00rn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_30/synth/bd_4118_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (42#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (42#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (42#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (42#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00rn_0' (43#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_30/synth/bd_4118_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00wn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_32/synth/bd_4118_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized11' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized11' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized12' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized12' (43#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00wn_0' (44#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_32/synth/bd_4118_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_FF8E7K' (45#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:1895]
INFO: [Synth 8-638] synthesizing module 'bd_4118_m00s2a_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_28/synth/bd_4118_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_m00s2a_0' (47#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_28/synth/bd_4118_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s00a2s_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_13/synth/bd_4118_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s00a2s_0' (49#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_13/synth/bd_4118_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_1RETZA7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:2200]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s00mmu_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_10/synth/bd_4118_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s00mmu_0' (51#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_10/synth/bd_4118_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s00sic_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_12/synth/bd_4118_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s00sic_0' (54#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_12/synth/bd_4118_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s00tr_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_11/synth/bd_4118_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s00tr_0' (56#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_11/synth/bd_4118_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_1RETZA7' (57#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:2200]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_1UXAWN9' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:2862]
INFO: [Synth 8-638] synthesizing module 'bd_4118_sarn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_14/synth/bd_4118_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized13' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized13' (57#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (58#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized14' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized14' (58#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized15' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized15' (58#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_sarn_0' (59#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_14/synth/bd_4118_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_sawn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_16/synth/bd_4118_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized16' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized16' (59#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized17' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized17' (59#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized18' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized18' (59#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_sawn_0' (60#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_16/synth/bd_4118_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_sbn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_18/synth/bd_4118_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized19' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized19' (60#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_sbn_0' (61#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_18/synth/bd_4118_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_srn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_15/synth/bd_4118_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized20' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized20' (62#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized21' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized21' (62#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized22' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized22' (62#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (62#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (62#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_srn_0' (63#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_15/synth/bd_4118_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_swn_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_17/synth/bd_4118_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized23' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized23' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized2' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized2' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized3' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized3' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized24' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized24' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized25' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized25' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized26' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized26' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized4' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized4' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized5' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized5' (64#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_swn_0' (65#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_17/synth/bd_4118_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_1UXAWN9' (66#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:2862]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s01a2s_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_22/synth/bd_4118_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s01a2s_0' (67#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_22/synth/bd_4118_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_ZIAS5N' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:3158]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s01mmu_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_19/synth/bd_4118_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s01mmu_0' (69#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_19/synth/bd_4118_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s01sic_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_21/synth/bd_4118_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s01sic_0' (70#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_21/synth/bd_4118_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_s01tr_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_20/synth/bd_4118_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_s01tr_0' (72#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_20/synth/bd_4118_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_ZIAS5N' (73#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:3158]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_U14OFN' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:3795]
INFO: [Synth 8-638] synthesizing module 'bd_4118_sarn_1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_23/synth/bd_4118_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized27' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized27' (73#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized28' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized28' (73#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized29' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized29' (73#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_sarn_1' (74#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_23/synth/bd_4118_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_sawn_1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_25/synth/bd_4118_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized30' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized30' (74#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized31' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized31' (74#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized32' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized32' (74#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_sawn_1' (75#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_25/synth/bd_4118_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_sbn_1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_27/synth/bd_4118_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized33' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized33' (75#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_sbn_1' (76#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_27/synth/bd_4118_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_srn_1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_24/synth/bd_4118_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized34' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized34' (76#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized35' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized35' (76#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized36' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized36' (76#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized6' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized6' (76#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized7' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized7' (76#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_srn_1' (77#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_24/synth/bd_4118_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4118_swn_1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_26/synth/bd_4118_swn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized37' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized37' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized8' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized8' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized9' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized9' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized38' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized38' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized39' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized39' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized40' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized40' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized10' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized10' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized11' [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized11' (77#1) [C:/Xilinx/SDx/2016.4/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_swn_1' (78#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_26/synth/bd_4118_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_U14OFN' (79#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:3795]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_16XX58X' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:4091]
INFO: [Synth 8-638] synthesizing module 'bd_4118_arsw_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_5/synth/bd_4118_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_arsw_0' (82#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_5/synth/bd_4118_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4118_awsw_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_7/synth/bd_4118_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_awsw_0' (83#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_7/synth/bd_4118_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4118_bsw_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_9/synth/bd_4118_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_bsw_0' (84#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_9/synth/bd_4118_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4118_rsw_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_6/synth/bd_4118_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_rsw_0' (85#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_6/synth/bd_4118_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_4118_wsw_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_8/synth/bd_4118_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_4118_wsw_0' (86#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/ip/ip_8/synth/bd_4118_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_16XX58X' (87#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:4091]
INFO: [Synth 8-256] done synthesizing module 'bd_4118' (88#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/bd_0/hdl/bd_4118.v:13]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_interconnect_aximm_ddrmem3_0' (89#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_ddrmem3_0/synth/xcl_design_interconnect_aximm_ddrmem3_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 787.926 ; gain = 578.063
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 787.926 ; gain = 578.063
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1681.629 ; gain = 1.816
Finished Constraint Validation : Time (s): cpu = 00:03:02 ; elapsed = 00:03:08 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:02 ; elapsed = 00:03:08 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:08 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:18 ; elapsed = 00:03:26 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:58 ; elapsed = 00:04:10 . Memory (MB): peak = 1681.629 ; gain = 1471.766
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 18               | W |   | 512 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 198              | W |   | 512 x 198(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 198              | W |   | 512 x 198(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 196              | W |   | 512 x 196(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 185              | W |   | 512 x 185(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 185              | W |   | 512 x 185(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 183              | W |   | 512 x 183(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 185              | W |   | 512 x 185(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 185              | W |   | 512 x 185(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 183              | W |   | 512 x 183(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 18               | W |   | 512 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 198              | W |   | 512 x 198(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 198              | W |   | 512 x 198(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | 512 x 196              | W |   | 512 x 196(WRITE_FIRST) |   | R | Port A and B     | 0      | 3      | 
+----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------------+----------------+----------------------+----------------+
|Module Name     | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------+----------------------------------+----------------+----------------------+----------------+
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 132             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 131             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 132             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 131             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 122             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 132             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 131             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 132             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 131             |                | 
|xpm_memory_base | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             |                | 
+----------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:17 ; elapsed = 00:04:30 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Timing Optimization : Time (s): cpu = 00:04:26 ; elapsed = 00:04:38 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Technology Mapping : Time (s): cpu = 00:04:37 ; elapsed = 00:04:50 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished IO Insertion : Time (s): cpu = 00:04:39 ; elapsed = 00:04:53 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Renaming Generated Instances : Time (s): cpu = 00:04:39 ; elapsed = 00:04:53 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:43 ; elapsed = 00:04:57 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Renaming Generated Ports : Time (s): cpu = 00:04:43 ; elapsed = 00:04:57 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Handling Custom Attributes : Time (s): cpu = 00:04:44 ; elapsed = 00:04:57 . Memory (MB): peak = 1681.629 ; gain = 1471.766
Finished Renaming Generated Nets : Time (s): cpu = 00:04:44 ; elapsed = 00:04:58 . Memory (MB): peak = 1681.629 ; gain = 1471.766

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    76|
|2     |LUT1       |   261|
|3     |LUT2       |  2148|
|4     |LUT3       |  1401|
|5     |LUT4       |   336|
|6     |LUT5       |   438|
|7     |LUT6       |   932|
|8     |MUXF7      |     2|
|9     |RAM16X1D   |     2|
|10    |RAM32M16   |   246|
|11    |RAMB18E2   |     2|
|12    |RAMB36E2_1 |    36|
|13    |SRL16      |     4|
|14    |SRLC32E    |    46|
|15    |FDR        |    28|
|16    |FDRE       |  8364|
|17    |FDSE       |   149|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:44 ; elapsed = 00:04:58 . Memory (MB): peak = 1681.629 ; gain = 1471.766
synth_design: Time (s): cpu = 00:04:59 ; elapsed = 00:05:08 . Memory (MB): peak = 1743.488 ; gain = 1369.828
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.488 ; gain = 0.000
