$date
	Tue Jul 30 19:11:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module step_1_tb $end
$scope module uut $end
$var wire 1 ! CLK $end
$var wire 5 " LEDS [4:0] $end
$var wire 1 # RESET $end
$var wire 1 $ RXD $end
$var wire 1 % TXD $end
$var reg 5 & count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
b0 "
0!
$end
#1
b1 &
b1 "
1!
#2
0!
#3
b10 &
b10 "
1!
#4
0!
#5
b11 &
b11 "
1!
#6
0!
#7
b100 &
b100 "
1!
#8
0!
#9
b101 &
b101 "
1!
#10
0!
#11
b110 &
b110 "
1!
#12
0!
#13
b111 &
b111 "
1!
#14
0!
#15
b1000 &
b1000 "
1!
#16
0!
#17
b1001 &
b1001 "
1!
#18
0!
#19
b1010 &
b1010 "
1!
#20
0!
#30
