
AVRASM ver. 2.2.7  C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm Fri Jul 09 14:29:06 2021

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(12): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\config.inc'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(13): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\vars.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(23): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\interrupts_vector.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(24): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\interrupts.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(25): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\initialization.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(36): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\lib.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(37): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\twi_mp.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(38): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\uart.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(12): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\config.inc'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(13): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\vars.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(23): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\interrupts_vector.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(24): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\interrupts.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(25): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\initialization.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(36): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\lib.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(37): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\twi_mp.asm'
C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\main.asm(38): Including file 'C:\Users\user\Documents\Atmel Studio\7.0\BME280_to_UART\Atmel studio\BME280_to_UART\uart.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; attiny2313_tm1637.asm
                                 ;
                                 ; Created: 30.06.2020 14:09:01
                                 ; Author : verbkinm
                                 ;
                                 ; :	
                                 ;	     4-     TM1637,   ds1302. 		
                                 ;	  ,  .
                                 
                                 .include "tn2313adef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "config.inc"
                                 
                                 .equ 	baudrate = 4800
                                 .equ 	bauddivider = XTAL / (16 * baudrate) - 1
                                 
                                 .equ	BME280_addr_read	= 0xED
                                 .equ	BME280_addr_write	= 0xEC
                                 .equ	BME280_data_size	= 56
                                 
                                 .equ	twi_PORT	=	PORTB
                                 .equ	twi_DDR		=	DDRB
                                 .equ	twi_SCL		=	PB7
                                 .equ	twi_SDA		=	PB5
                                 .equ	twi_PIN		=	PINB
                                 
                                 .equ	twi_ACK_NACK=	0
                                 .equ	ACK			=	0
                                 .equ	NACK		=	1
                                 
                                 .equ	USISR_8BIT	=	0xF0
                                 .equ	USISR_1BIT	=	0xFE
                                 .include "vars.asm"
                                 
                                 ;			   
                                 ;========================================================
                                 
                                 .def	CONST_ZERO		= r0		;  
                                 .def	USER_REG_STATUS	= r16		;   
                                 ;-------------------------------------------------
                                 ;|  7  |  6  |  5  |  4  |  3  |  2  |  1  |  0  |
                                 ;-------------------------------------------------
                                 ;  0 - ACK_NACK: 0 - ACK, 1 - NACK
                                 ;  1 -   . 0 -   , 1 -   
                                 
                                 .def	BYTE			= r22		;  \ 
                                 
                                 ;========================================================
                                 ;				   RAM
                                 ;========================================================
                                 
                                 .dseg								;   RAM
                                 	.org	0x60					;    
                                 
                                 ;-------------------------       DS1302
                                 
000060                           BME280_data:			.byte	BME280_data_size	;    BME280
000098                           
                                 ;========================================================
                                 ;			   
                                 ;========================================================
                                 
                                 .cseg		 						;    
                                 	.org	0						;     
                                 
                                 start:	
                                 	.include "interrupts_vector.asm"
                                 
                                 ;				  
                                 ;========================================================		
                                 
000000 c044                      	rjmp	init	;    
000001 9518                      	reti			;   0
000002 9518                      	reti			;   1
000003 9518                      	reti			;     T1
000004 9518                      	reti 			;    T1 A
000005 9518                      	reti			;    T1
000006 9518                      	reti			;    T0
000007 c00d                      	rjmp	_UART_RX;  UART  
000008 9518                      	reti			;  UART   
000009 9518                      	reti			;  UART  
00000a 9518                      	reti			;   
00000b 9518                      	reti			;      
00000c 9518                      	reti			; / 1.  B 
00000d 9518                      	reti			; / 0.  A
00000e 9518                      	reti			; / 0.  B 
00000f 9518                      	reti			; USI  
000010 9518                      	reti			; USI 
000011 9518                      	reti			; EEPROM 
000012 9518                      	reti			;   
000013 9518                      	reti			; PCINT1 Handler
                                 	.include "interrupts.asm"
000014 9518                      
                                 ;		 UART -  	
                                 ;========================================================
                                 
                                 _UART_RX:
000015 931f                      	push	r17
000016 932f                      	push	r18
000017 936f                      	push	BYTE
                                 
000018 b16c                      	in		BYTE, UDR	
                                 
000019 ff01                      	sbrs	USER_REG_STATUS, 1		;   , 
00001a c00d                      	rjmp	_UART_RX_first_byte		;     
                                 
00001b 7f0d                      	andi	USER_REG_STATUS, 0xFD	;   
00001c 8368                      	st		Y, BYTE					;       Y
                                 
00001d e0d0                      	ldi		YH,	high(USART_data)	;     
00001e e9c8                      	ldi		YL,	low(USART_data)
                                 
00001f 8118                      	ld		r17, Y					;      
000020 3010                      	cpi		r17, 0x00				;     -          USART
000021 f049                      	breq	_UART_RX_read_all_register_and_transmit
                                 
000022 8169                      	ldd		BYTE, Y+1				;       
000023 d0ac                      	rcall	twi_write_one_byte
                                 	
                                 	_UART_RX_end:
000024 916f                      		pop		BYTE
000025 912f                      		pop		r18
000026 911f                      		pop		r17
                                 
000027 9518                      	reti
                                 
                                 	;--------------------------     USART
                                 	_UART_RX_first_byte:
000028 9369                      		st		Y+, BYTE
000029 6002                      		ori		USER_REG_STATUS, 0x02	;   
                                 
00002a cff9                      		rjmp	_UART_RX_end
                                 
                                 	;--------------------------     BME280    USART
                                 	_UART_RX_read_all_register_and_transmit:
00002b e0b0                      		ldi		XH,	high(BME280_data)	;       BME280
00002c e6a0                      		ldi		XL,	low(BME280_data)
                                 
00002d e11a                      		ldi		r17, 26					;(0x88 - 0xA1)
00002e e828                      		ldi		r18, 0x88
00002f d083                      		rcall	twi_read_package
                                 
000030 e011                      		ldi		r17, 1					;(0xD0)
000031 ed20                      		ldi		r18, 0xD0
000032 d080                      		rcall	twi_read_package
                                 
000033 e111                      		ldi		r17, 17					;(0xE0 - 0xF0)
000034 ee20                      		ldi		r18, 0xE0
000035 d07d                      		rcall	twi_read_package
                                 
000036 e014                      		ldi		r17, 4					;(0xF2 - 0xF5)
000037 ef22                      		ldi		r18, 0xF2
000038 d07a                      		rcall	twi_read_package
                                 
000039 e018                      		ldi		r17, 8					;(0xF7 - 0xFE)
00003a ef27                      		ldi		r18, 0xF7
00003b d077                      		rcall	twi_read_package
                                 
                                 		;--------------------------   USART
00003c e319                      		ldi		r17, 57					; 
00003d e0b0                      		ldi		XH,	high(BME280_data)	;         USART
00003e e6a0                      		ldi		XL,	low(BME280_data)
                                 
                                 		transmit_all_register_loop:
00003f 951a                      			dec		r17
000040 f019                      			breq	transmit_all_register_end
                                 
000041 916d                      			ld		BYTE, X+
000042 d096                      			rcall	USART_Transmit
                                 
000043 cffb                      			rjmp	transmit_all_register_loop
                                 
                                 			transmit_all_register_end:
                                 
000044 cfdf                      				rjmp	_UART_RX_end
                                 	.include "initialization.asm"
                                 
                                 ;				  
                                 ;========================================================
                                 
                                 init:
                                 
                                 	;--------------------------  
                                 	
000045 ed1f                      	ldi		r17, RAMEND			;     
000046 bf1d                      	out		SPL, r17			;     
                                 
                                 	;---------------------------  
                                 
000047 e810                      	ldi 	r17, 0x80			;  
000048 b918                      	out		ACSR, r17
                                 
                                 	;--------------------------   
                                 
000049 e810                      	ldi		r17, 0x80		    ; 
00004a bd16                      	out		CLKPR, r17			; 
00004b e013                      	ldi		r17, 0x03			;  3   r17
00004c bd16                      	out		CLKPR, r17			;     CLKPR, ,      8.
                                 
                                 	;--------------------------      (    )
                                 
00004d ef1f                      	ser		r17
00004e bb1b                      	out		PORTA, r17
00004f bb18                      	out		PORTB, r17
000050 bb12                      	out		PORTD, r17
                                 
000051 ba0a                      	out		DDRA, CONST_ZERO
000052 ba07                      	out		DDRB, CONST_ZERO
000053 ba01                      	out		DDRD, CONST_ZERO
                                 
                                 	;--------------------------  TWI
                                 
000054 9abf                      	sbi		twi_DDR, twi_SCL
000055 9abd                      	sbi		twi_DDR, twi_SDA
                                 
000056 e21a                      	ldi		r17, (0<<USISIE)|(0<<USIOIE)|(1<<USIWM1)|(0<<USIWM0)|(1<<USICS1)|(0<<USICS0)|(1<<USICLK)|(0<<USITC)
000057 b91d                      	out		USICR, r17
                                 
000058 ef10                      	ldi		r17, (1<<USISIF)|(1<<USIOIF)|(1<<USIPF)|(1<<USIDC)|(0x0<<USICNT0)
000059 b91e                      	out		USISR, r17
                                 
00005a 9ac7                      	sbi		twi_PORT, twi_SCL
00005b 9ac5                      	sbi		twi_PORT, twi_SDA
                                 
                                 	;---------------------------    (idle)
                                 
00005c e210                      	ldi		r17, 1 << SE
00005d bf15                      	out		MCUCR, r17
                                 	
                                 	;---------------------------  USART
                                 
00005e e01c                      	ldi 	r17, low(bauddivider)
00005f b919                      	out 	UBRRL, r17
000060 e010                      	ldi 	r17, high(bauddivider)
000061 b912                      	out 	UBRRH, r17
                                  
000062 b91b                      	out 	UCSRA, r17
                                  
000063 e918                      	ldi 	r17, (1 << RXEN) | (1 << TXEN) | (1 << RXCIE) | (0 << TXCIE) | (0 << UDRIE) | (0 << UCSZ2) ;    ,     .
000064 b91a                      	out 	UCSRB, r17
                                 	
                                 	;  - 8 ,    ucsrc,     
000065 e016                      	ldi 	r17, (0 << UMSEL0) | (0 << UMSEL1) | (1 << UCSZ0) | (1 << UCSZ1) | (0 << UPM1) | (0 << UPM0) | (0 << USBS) | (0 << UCPOL)
000066 b913                      	out 	UCSRC, r17
                                 
000067 e0d0                      	ldi		YH,	high(USART_data)	;       USART
000068 e9c8                      	ldi		YL,	low(USART_data)
                                 
                                 	;--------------------------      
000069 9478                      	sei
                                 	main:	 
00006a 9588                      		sleep
00006b cffe                      		rjmp	main
                                 
                                 .include "lib.asm"
                                 
                                 ;			  
                                 ;========================================================
                                 
                                 MCU_wait_10mks:			; rcall - 3, ret - 4,  nop - 1 x 3
00006c 0000                      	nop
00006d 0000                      	nop
00006e 0000                      	nop
                                 
00006f 9508                      	ret
                                 .include "twi_mp.asm"
                                 
                                 ;					TWI start
                                 ;========================================================
                                 twi_start:
000070 931f                      	push	r17
                                 
000071 9ac5                      	sbi		twi_PORT, twi_SDA
000072 9ac7                      	sbi		twi_PORT, twi_SCL
000073 98bf                      	cbi		twi_DDR, twi_SCL
                                 
000074 ef10                      	ldi		r17, (1 << USISIF) | (1 << USIOIF) | (1 << USIPF) | (1 << USIDC) | (0x00 << USICNT0)
000075 b91e                      	out		USISR, r17
                                 
000076 98c5                      	cbi		twi_PORT, twi_SDA
000077 dff4                      	rcall	MCU_wait_10mks
                                 
000078 9abf                      	sbi		twi_DDR, twi_SCL
000079 98c7                      	cbi		twi_PORT, twi_SCL
00007a 9ac5                      	sbi		twi_PORT, twi_SDA
00007b dff0                      	rcall	MCU_wait_10mks
                                 
00007c 911f                      	pop		r17
                                 
00007d 9508                      	ret
                                 
                                 ;========================================================
                                 ;					TWI stop
                                 ;========================================================
                                 twi_stop:
                                  
00007e 98c7                      	cbi		twi_PORT, twi_SCL
00007f dfec                      	rcall	MCU_wait_10mks
000080 98c5                      	cbi		twi_PORT, twi_SDA
000081 dfea                      	rcall	MCU_wait_10mks
000082 9ac7                      	sbi		twi_PORT, twi_SCL
000083 dfe8                      	rcall	MCU_wait_10mks
000084 9ac5                      	sbi		twi_PORT, twi_SDA
000085 dfe6                      	rcall	MCU_wait_10mks
000086 9a75                      	sbi		USISR, USIPF
                                 
000087 9508                      	ret
                                 
                                 ;========================================================
                                 ; TWI master_transfer
                                 ;  r17 (USISR_8BIT  USISR_1BIT)
                                 ;  BYTE
                                 ;========================================================
                                 twi_master_transfer:
                                 
000088 b91e                      	out		USISR, r17
000089 e21b                      	ldi		r17, (0 << USISIE) | (0 << USIOIE) | (1 << USIWM1) | (0 << USIWM0) | (1 << USICS1) | (0 << USICS0) | (1 << USICLK) | (1 << USITC)
                                 
                                 	loop_send:
00008a dfe1                      		rcall	MCU_wait_10mks
00008b b91d                      		out		USICR, r17
00008c dfdf                      		rcall	MCU_wait_10mks
00008d b91d                      		out		USICR, r17
                                 
00008e 9b76                      		sbis	USISR, USIOIF
00008f cffa                      		rjmp	loop_send
                                 
000090 dfdb                      	rcall	MCU_wait_10mks
000091 b16f                      	in		BYTE, USIDR
000092 ef1f                      	ldi		r17, 0xff
000093 b91f                      	out		USIDR, r17
000094 9abd                      	sbi		twi_DDR, twi_SDA
                                 
000095 9508                      	ret
                                 
                                 ;========================================================
                                 ; TWI send
                                 ;  BYTE
                                 ;========================================================
                                 twi_send_byte:
000096 931f                      	push	r17
000097 936f                      	push	BYTE
                                 
000098 b96f                      	out		USIDR, BYTE
000099 ef10                      	ldi		r17,  USISR_8BIT
00009a dfed                      	rcall	twi_master_transfer
                                 
00009b 98bd                      	cbi		twi_DDR, twi_SDA
00009c ef1e                      	ldi		r17,  USISR_1BIT
00009d dfea                      	rcall	twi_master_transfer
00009e d02b                      	rcall	twi_set_status_bit
                                 
00009f 916f                      	pop		BYTE
0000a0 911f                      	pop		r17
                                 	
0000a1 9508                      	ret
                                 
                                 ;========================================================
                                 ; TWI recive
                                 ;  BYTE
                                 ;========================================================
                                 twi_recive_byte:
0000a2 931f                      	push	r17
                                 
0000a3 98bd                      	cbi		twi_DDR, twi_SDA
                                 
0000a4 ef10                      	ldi		r17,  USISR_8BIT
0000a5 dfe2                      	rcall	twi_master_transfer
0000a6 936f                      	push	BYTE
                                 
0000a7 ff00                      	sbrs	USER_REG_STATUS, twi_ACK_NACK
0000a8 c003                      	rjmp	twi_recive_ack
                                 
0000a9 ef1f                      	ldi		r17, 0xFF
0000aa b91f                      	out		USIDR, r17
0000ab c002                      	rjmp	twi_recive_end
                                 
                                 	twi_recive_ack:
0000ac e010                      		ldi		r17, 0x00
0000ad b91f                      		out		USIDR, r17
                                 
                                 	twi_recive_end:
0000ae ef1e                      		ldi		r17,  USISR_1BIT
0000af dfd8                      		rcall	twi_master_transfer
                                 
0000b0 916f                      		pop		BYTE
0000b1 911f                      		pop		r17
                                 
0000b2 9508                      	ret
                                 
                                 ;========================================================
                                 ;  r17      r18
                                 ;   RAM  f  X
                                 ;
                                 ; :
                                 ; r17 -   
                                 ; r18 -    
                                 ; X - ,     
                                 ;========================================================
                                 twi_read_package:
0000b3 931f                      	push	r17
0000b4 932f                      	push	r18
                                 
0000b5 dfba                      	rcall	twi_start
                                 
0000b6 ee6c                      	ldi		BYTE, BME280_addr_write
0000b7 dfde                      	rcall	twi_send_byte
                                 
0000b8 2f62                      	mov		BYTE, r18 
0000b9 dfdc                      	rcall	twi_send_byte
                                 
0000ba dfb5                      	rcall	twi_start
                                 
0000bb ee6d                      	ldi		BYTE, BME280_addr_read
0000bc dfd9                      	rcall	twi_send_byte
                                 
                                 	twi_read_package_recive:
0000bd 951a                      		dec		r17
0000be f021                      		breq	twi_read_package_recive_last_byte
                                 
0000bf 7f0e                      		andi	USER_REG_STATUS, 0xFE	;   ACK_NACK
0000c0 dfe1                      		rcall	twi_recive_byte
0000c1 936d                      		st		X+, BYTE
                                 
0000c2 cffa                      		rjmp	twi_read_package_recive
                                 
                                 		twi_read_package_recive_last_byte:
0000c3 6001                      			ori		USER_REG_STATUS, 0x01	;   ACK_NACK
0000c4 dfdd                      			rcall	twi_recive_byte
0000c5 936d                      			st		X+, BYTE
                                 
0000c6 dfb7                      	rcall	twi_stop
                                 
0000c7 912f                      	pop		r18
0000c8 911f                      	pop		r17
                                 
0000c9 9508                      	ret
                                 
                                 ;========================================================
                                 ;   ACK_NACK   USER_REG_STATUS
                                 ; :
                                 ; BYTE -   BME280 (1  0)
                                 ;========================================================
                                 twi_set_status_bit:
0000ca 3060                      	cpi		BYTE, 0x00
0000cb f011                      	breq	twi_set_status_bit_ack
                                 
0000cc 6001                      	ori		USER_REG_STATUS, 0x01	;   ACK_NACK
                                 
0000cd 9508                      	ret
                                 
                                 	twi_set_status_bit_ack:
0000ce 7f0e                      		andi	USER_REG_STATUS, 0xFE	;   ACK_NACK
                                 
0000cf 9508                      	ret
                                 
                                 ;========================================================
                                 ;   
                                 ; :
                                 ; r17 -  
                                 ; BYTE - ,    
                                 ;========================================================
                                 twi_write_one_byte:
0000d0 936f                      	push	BYTE
0000d1 df9e                      	rcall	twi_start
                                 
0000d2 ee6c                      	ldi		BYTE, BME280_addr_write
0000d3 dfc2                      	rcall	twi_send_byte
                                 
0000d4 2f61                      	mov		BYTE, r17 
0000d5 dfc0                      	rcall	twi_send_byte
                                 
0000d6 916f                      	pop		BYTE
0000d7 dfbe                      	rcall	twi_send_byte
                                 
                                 .include "uart.asm"
0000d8 9508                      
                                 ;		     BYTE
                                 ;========================================================
                                 USART_Transmit:	
0000d9 9b5d                      	sbis 	UCSRA, UDRE		;     
0000da cffe                      	rjmp	USART_Transmit 	;   -  udre
                                  
0000db b96c                      	out		UDR, BYTE	;  
                                 
0000dc 9508                      	ret					


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   3 y  :   4 z  :   0 r0 :   3 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:   8 r17:  64 r18:  10 r19:   0 r20:   0 
r21:   0 r22:  24 r23:   0 r24:   0 r25:   0 r26:   2 r27:   2 r28:   2 
r29:   2 r30:   0 r31:   0 
Registers used: 11 out of 35 (31.4%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   4 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   7 cbr   :   0 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 cpi   :   2 
cpse  :   0 dec   :   2 eor   :   0 icall :   0 ijmp  :   0 in    :   2 
inc   :   0 ld    :   2 ldd   :   1 ldi   :  42 lds   :   0 lpm   :   0 
lsl   :   0 lsr   :   0 mov   :   2 movw  :   0 neg   :   0 nop   :   3 
or    :   0 ori   :   3 out   :  27 pop   :  11 push  :  11 rcall :  33 
ret   :  11 reti  :  20 rjmp  :  12 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :  12 sbic  :   0 sbis  :   2 sbiw  :   0 sbr   :   0 
sbrc  :   0 sbrs  :   2 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   1 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   1 
spm   :   0 st    :   4 std   :   0 sts   :   0 sub   :   0 subi  :   0 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 105 (24.8%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0001ba    442      0    442    2048  21.6%
[.dseg] 0x000060 0x00009a      0     58     58     128  45.3%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 0 warnings
