
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Thu Jul 14 12:54:22 CST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/7_15/8filter/structure'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/YL_HUANG/7_15/8filter/structure/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1'.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
USE CONV2D LARGE
Predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
Quantized predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m3s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:59:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:59:79
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16719 ; free virtual = 95803
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16719 ; free virtual = 95803
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:37).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:37).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::conv_2d_large_cl_nopad_pad<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:307).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::conv_2d_large_cl_nopad_pad<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:285).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:100).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:94).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:88).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:82).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' (firmware/nnet_utils/nnet_padding_stream.h:91).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator=' (firmware/nnet_utils/nnet_types.h:34).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:118).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:278).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_large_cl_nopad_pad<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:301).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_large_cl_nopad_pad<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:384).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16705 ; free virtual = 95791
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:103->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:384) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16698 ; free virtual = 95784
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:260) into a 128-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4' (firmware/nnet_utils/nnet_dense_resource.h:74) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:80:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_stream.h:80) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:35) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_conv2d_stream.h:281) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:68) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (firmware/nnet_utils/nnet_dense_resource.h:79) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.2' (firmware/nnet_utils/nnet_dense_resource.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv2d_stream.h:305) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_stream.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_stream.h:111) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_stream.h:80) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_stream.h:82) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_stream.h:83) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_stream.h:89) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_stream.h:91) in function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_in.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:263) automatically.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_stream.h:248) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.i'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 8.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:105) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:105) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_resource.h:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:103->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:384) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:34:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16667 ; free virtual = 95755
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/nnet_utils/nnet_conv2d_stream.h:277:21) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' to 'zeropad2d_cl<array,array<ap_fixed,8u>,config4>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)
WARNING: [XFORM 203-631] Renaming function 'nnet::product_dense<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product_dense<ap_fixed,ap_fixed,ap_fixed >' (firmware/nnet_utils/nnet_dense_resource.h:37:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:34:3)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,14,5,3,0>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:92:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 16634 ; free virtual = 95722
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,8u>,config4>' to 'zeropad2d_cl_array_array_ap_fixed_8u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,14,5,3,0>,config2>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'product_dense<ap_fixed,ap_fixed,ap_fixed >' to 'product_dense_ap_fixed_ap_fixed_ap_fixed_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_8u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.55 seconds; current allocated memory: 188.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 188.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr<ap_fixed,ap_fixed<16,14,5,3,0>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 189.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 189.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_dense_ap_fixed_ap_fixed_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product_dense<ap_fixed,ap_fixed,ap_fixed >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 189.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 190.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 191.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 191.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_8u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_8u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 192.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layecud' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layedEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layeeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layefYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layeg8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layehbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layeibs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layejbC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layekbM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layelbW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layemb6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layencg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layeocq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_0_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layepcA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layer_in_row_Array_V_1_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layeqcK' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 194.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_dense_ap_fixed_ap_fixed_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_dense_ap_fixed_ap_fixed_ap_fixed_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 194.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 196.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 199.919 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 265.25 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d25_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1046.047 ; gain = 526.008 ; free physical = 16604 ; free virtual = 95700
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m25s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
USE CONV2D LARGE
Predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
Quantized predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_8u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_8u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/product_dense_ap_fixed_ap_fixed_ap_fixed_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product_dense_ap_fixed_ap_fixed_ap_fixed_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_layebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_18_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/fifo_w16_d25_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d25_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d25_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_18_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_18_1_1...
Compiling module xil_defaultlib.product_dense_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.fifo_w16_d25_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d25_A
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=9,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_2_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_3_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_4_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_5_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_6_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_7_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_2_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_3_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_4_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_5_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_6_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_7_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 14 12:55:17 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 14 12:55:17 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer2_out_group [add_wave_group layer2_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_7_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_7_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_6_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_6_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_5_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_5_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_4_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_4_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_3_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_3_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_2_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_2_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_1_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_1_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_7_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_6_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_5_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_4_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_3_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_2_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_1_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TDATA -into $layer2_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TDATA -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_7_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer2_out_group [add_wave_group layer2_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_V_data_7_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_7_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_6_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_6_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_5_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_5_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_4_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_4_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_3_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_3_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_2_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_2_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_1_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_1_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_7_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_6_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_5_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_4_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_3_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_2_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_1_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TDATA -into $tb_layer2_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_7_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_6_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_5_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_4_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_3_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_2_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_1_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_data_0_V_TDATA -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "4008000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4027500 ps : File "/home/YL_HUANG/7_15/8filter/structure/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 865
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 14 12:55:28 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
Quantized predictions
32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 72 72 72 72 72 72 72 72 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 48 48 48 48 48 48 48 48 32 32 32 32 32 32 32 32 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO:
Report time       : Thu Jul 14 12:55:29 CST 2022.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|            777|            777|            777|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m35s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 12:55:40 2022...
***** EXPORT IP COMPLETED IN 0h0m11s *****
INFO: [HLS 200-112] Total elapsed time: 78.69 seconds; peak allocated memory: 199.919 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Jul 14 12:55:40 2022...
