[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5121       tick          5336           248            76          5336 
      2   5121       tick            13             0             0            13 
      3   5121       tick             8             0             0             8 
      4   5121       tick            16             0             0            16 
      5   5121       tick             8             0             0             8 
      6   5121       tick             8             0             0             8 
      7   5121       tick             8             0             0             8 
      8   5121       tick            10             0             0            10 
      9   5121       tick             8             0             0             8 
     10   5121       tick            10             0             0            10 
     11   5121       tick            10             0             0            10 
     12   5121       tick            11             0             0            11 
     13   5121       tick            10             0             0            10 
     14   5121       tick            14             0             0            14 
     15   5121       tick             9             0             0             9 
     16   5121       tick            10             0             0            10 
     17   5121       tick             8             0             0             8 
     18   5121       tick             9             0             0             9 
     19   5121       tick             8             0             0             8 
     20   5121       tick            29             0             0            29 
     21   5121       tick            14             0             0            14 
     22   5121       tick            11             0             0            11 
     23   5121       tick            17             0             0            17 
     24   5121       tick            12             0             0            12 
     25   5121       tick            11             0             0            11 
     26   5121       tick            13             0             0            13 
     27   5121       tick            11             0             0            11 
     28   5121       tick             9             0             0             9 
     29   5121       tick            10             0             0            10 
     30   5121       tick             9             0             0             9 
     31   5121       exit           313            10             1           313 
