[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS40195PWR production of TEXAS INSTRUMENTS from the text:1\n2\n3\n4EN\nFB\nCOMP\nVDDTPS40195\n5\n6\n7\n8ULVO\nRT\nILIM\nGND16\n15\n14\n13HDRV\nSW\nBOOT\nLDRV\n12\n11\n10\n9BP\nSS_SEL\nPGOOD\nSYNCPower GoodVOUT\nUDG-06066\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nTPS40195 4.5-Vto20-VSynchronous BuckController\nWithSynchronization andPower Good\n11Features\n1•Input Operating Voltage Range: 4.5Vto20V\n•Output Voltage asLow as0.591 V±0.5%\n•180°Bi-Directional Out-of-Phase Synchronization\n•Internal 5-VRegulator\n•High andLow MOSFET Sense Overcurrent\n•100-kHz to600-kHz Switching Frequency\n•Enable andPower Good\n•Programmable UVLO andHysteresis\n•Thermal Shutdown at150°C\n•Selectable Soft Start\n•Prebias Output Safe\n2Applications\n•Digital TV\n•Entry-Level andMidrange Servers\n•Networking Equipment\n•Non-Isolated DC-DC modules3Description\nThe TPS40195 isaflexible synchronous buck\ncontroller thatoperates from anominal 4.5-V to20-V\nsupply. This controller implements voltage mode\ncontrol with theswitching frequency adjustable from\n100 kHz to600 kHz. Flexible features found onthis\ndevice include selectable soft-start time,\nprogrammable short-circuit limit, programmable\nundervoltage lockout (UVLO) and synchronization\ncapability. Anadaptive anti-cross conduction scheme\nisused toprevent shoot through current inthepower\nFETs. Overcurrent detection isdone bysensing the\nvoltage drop across thelow-side MOSFET when itis\non, and comparing itwith auser-programmable\nthreshold.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS40195TSSOP (16) 5.00 mm×4.40 mm\nVQFN (16) 4.00 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Application Diagram\n2TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Electrical Characteristics ........................................... 6\n7.5 Dissipation Ratings ................................................... 7\n7.6 Typical Characteristics .............................................. 8\n8Detailed Description ............................................ 11\n8.1 Overview ................................................................. 11\n8.2 Functional Block Diagram ....................................... 11\n8.3 Feature Description ................................................. 129Application andImplementation ........................ 19\n9.1 Application Information ............................................ 19\n9.2 Typical Applications ................................................ 19\n10Layout ................................................................... 31\n10.1 Layout Guidelines ................................................. 31\n10.2 Layout Examples ................................................... 32\n11Device andDocumentation Support ................. 34\n11.1 Device Support ...................................................... 34\n11.2 Device Support ...................................................... 34\n11.3 Documentation Support ........................................ 34\n11.4 Receiving Notification ofDocumentation Updates 34\n11.5 Community Resources .......................................... 34\n11.6 Trademarks ........................................................... 34\n11.7 Electrostatic Discharge Caution ............................ 35\n11.8 Glossary ................................................................ 35\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 35\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(July 2012) toRevision F Page\n•Editorial changes only; notechnical revisions ....................................................................................................................... 1\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................. 1\n•Deleted Ordering Information table ....................................................................................................................................... 1\nChanges from Revision D(November 2008) toRevision E Page\n•Added anew paragraph totheendoftheEnable Functionality section .............................................................................. 12\n3TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated5Description (continued)\nThe threshold issetwith asingle external resistor connected from ILIM toGND. Pulse-by-pulse limiting (to\nprevent current runaway) isprovided bysensing thevoltage across thehigh-side MOSFET when itisonand\nterminating thecycle when thevoltage drop rises above afixed threshold of550mV. When thecontroller senses\nanoutput short circuit, both MOSFETs areturned offand atimeout period isobserved before attempting to\nrestart. This provides limited power dissipation intheevent ofasustained fault. Synchronization onthisdevice is\nbi-directional. Devices canbesynchronized 180°outofphase toachosen master TPS40195 running atafixed\n250 kHz or500 kHz, orcanbesynchronized toanoutside clock source anywhere inthe100 kHz to600 kHz\nrange.\n1\n2\n3\n4\n5\n6\n78 915\n14\n13\n12\n11\n1016EN\nFB\nVDDCOMP\nRTUVLO\nGNDILIMSWHDRV\nLDRVBOOT\nSS_SELBP\nSYNCPGOOD\nFB1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9EN\nVDDCOMP\nRTUVLO\nGNDILIMSWHDRV\nLDRVBOOT\nSS_SELBP\nSYNCPGOOD\n4TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated6PinConfiguration andFunctions\nPWPackage\n16-Pin TSSOP\nTopViewRGY Package\n16-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nBOOT 14 IGate drive voltage forthehigh-side N-channel MOSFET. A100-nF capacitor (typical) must beconnected\nbetween thispinandSW.\nBP 12 OOutput bypass fortheinternal regulator. Connect acapacitor of1-μF(orgreater) from thispintoGND.\nLarger capacitors, upto4.7μFwillimprove noise performance with alowside FET Qgover 25nC. Donot\nconnect toVDD ordrive externally. This regulator isturned offwhen ENABLE ispulled low\nCOMP 3 O Output oftheerror amplifier.\nEN 1 ILogic level input which starts orstops thecontroller from anexternal user command. Ahigh-level turns the\ncontroller on.Aweak internal pull-up holds thispinhigh sothatthepinmay beleftfloating ifthisfunction is\nnotused. Observe interface cautions inapplications information.\nFB 2 IInverting input totheerror amplifier. Innormal operation thevoltage onthispinisequal totheinternal\nreference voltage (591 mVtypical)\nGND 8 - Common reference forthedevice\nHDRV 16 O Gate drive output tothehigh-side N-channel FET.\nILIM 7 ICurrent limit. Sets short circuit protection threshold forlow-side MOSFET sensing. Connect aresistor to\nGND tosetthethreshold\nLDRV 13 O Gate drive output forthelowside N-channel FET.\nPGOOD 10 OOpen drain power good output. Pulls lowunder anyfault condition, softstart isactive oriftheFBpinvoltage\nisoutside thespecified voltage window.\nRT 6 ISwitching frequency programming pin.Also determines function ofSYNC pin.Connected toGND for250\nkHzoperation andusing SYNC asanoutput. Connect toBPfor500-kHz operation andusing SYNC asan\noutput. Connect aresistor toGND toprogram afrequency andallow SYNC toaccept synchronization\npulses. IfRTisused toprogram aswitching frequency andSYNC isnottobeused tosynchronize the\nconverter toanexternal clock, connect SYNC toGND.\nSS_SEL 11 ISoft-start timing selection. Can beconnected toGND, BPorleftfloating toselect asoftstart time thatis\nproportional totheswitching frequency.\nSW 15 ISense linefortheadaptive anti-cross conduction circuitry. Serves ascommon connection fortheflying high-\nside MOSFET driver\n5TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nSYNC 9 I/OBidirectional synchronization I/Opin.SYNC isanoutput when theRTpinisconnected toBPorGND. The\noutput isafalling edge signal 180°out-of-phase with therising edge ofHDRV. Inthismode SYNC canbe\nused todrive theSYNC pinofanadditional TPS40195 device whose RTpinistiedtoGND through a\nresistor, providing twoconverters thatoperate 180°out-of-phase tooneanother. SYNC may beused asan\ninput tosynchronize toanexternal system clock ifRTisconnected toGND through aresistor aswell. The\ndevice synchronizes tothefalling edge oftheexternal clock signal. IfRTisused toprogram aswitching\nfrequency andSYNC isnottobeused tosynchronize theconverter toanexternal clock, connect SYNC to\nGND.\nUVLO 5 IProgrammable UVLO pinforthecontroller. Aresistor divider onthispintoVDD sets theconverter turnon\nvoltage andthehysteresis forturnoff.\nVDD 4 I Power input tothecontroller. A100-nF bypass capacitor should beconnected closely from thispintoGND.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range unless otherwise noted(1)\nMIN MAX UNIT\nInput voltageVDD –0.3 22\nVSW –5 25\nBOOT –0.3 30\nHDRV –5 30\nBOOT –SW, HDRV –SW(Differential from BOOT orHDRV to\nSW)–0.3 6\nEN,FB,BP,LDRV, PGOOD, ILIM, SYNC, UVLO, SS_SEL, RT –0.3 6\nCOMP –0.3 3\nTJ Operating junction temperature –40 150\n°C\nTstg Storage temperature –55 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1500\n7.3 Recommended Operating Conditions\nMIN MAX UNIT\nVVDD Input voltage 4.5 20 V\nTJ Operating junction temperature –40 125 °C\n6TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated(1) Specified bydesign. Notproduction tested.7.4 Electrical Characteristics\nTJ=–40°Cto85°C,VVDD=12Vdc,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nREFERENCE\nVFB Feedback voltage range0°C≤TJ≤85°C 588 591 594\nmV\n-40°C≤TJ≤85°C 585 591 594\nINPUT SUPPLY\nVVDD Input voltage range 4.5 20 V\nIVDD Operating currentVEN=3V 4 mA\nVEN<0.6V,VVDD=12V 165 250\nμA\nVEN<0.6V,VVDD=20V 230 330\nONBOARD REGULATOR\nVBP Output voltage VVDD>6V,IBP≤10mA 5.1 5.3 5.5 V\nVDO Regulator dropout voltage, VVDD-VBP VVDD=5V,IBP≤25mA 350 550 mV\nISC Regulator current limit threshold 75\nmA\nIBP Average current 75\nOSCILLATOR\nfSW Switching frequencyVRT=VBP 400 500 580\nkHz VRT=0V 200 250 290\nRRT=100kΩ 250\nVRMP Ramp amplitude(1)1 V\nSYNCHRONIZATION\nVINH High-level input voltage 2.5\nV\nVINL Low-level input voltage 0.5\nTF(max) Maximum input falltime(1)100 ns\nVOH High-level output voltage ISYNC =100μA,sourcing 3.5\nV\nVOL Low-level output voltage ISYNC =100μA,sinking 0.3\nTF Output falltime(1)\nCSYNC =25pF10 25\nns\nTR Output risetime(1)100 300\nPWM\nDMAX Maximum duty cycle(1)85%\ntON(min) Minimum controlled pulse(1)130\nns\ntDEAD Output driver dead timeHDRV offtoLDRV on 50\nLDRV offtoHDRV on 25\nSOFT START\ntSS Soft-start timeVSS_SEL =0V,fSW=250kHz 4.8\nmsVSS_SEL =0V,fSW=500kHz 2.4\nVSS_SEL =Floating, fSW=250kHz 2.4\nVSS_SEL =Floating, fSW=500kHz 1.2\nVSS_SEL =VBP,fSW=250kHz 1.2\nVSS_SEL =VBP,fSW=500kHz 0.6\nERROR AMPLIFIER\nGBWP Gain bandwidth product(1)7 10 MHz\nAOL DCgain(1)60 dB\nIFB Input bias current (current outofFBpin) 100 nA\nIEAOP Output source current VFB=0V 1\nmA\nIEAOM Output sink current VFB=2V 1\n7TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto85°C,VVDD=12Vdc,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Specified bydesign. Notproduction tested.SHORT-CIRCUIT PROTECTION\ntPSS(min) Minimum pulse during short circuit(1)250\nns\ntBLNK Blanking time(1)60 90 120\ntOFF Off-time between restart attempts 40 ms\nIILIM ILIM pinbias current TJ=25°C 7 9 11μA\nVILIMOFST Low side comparator offset voltage -20 0 20 mV\nVILIMHShort circuit threshold voltage onhigh-side\nMOSFETTJ=25°C 400 550 650 mV\nOUTPUT DRIVERS\nRHDHI High-side driver pull-up resistance VBOOT -VSW=4.5V,IHDRV =-100 mA 3 6\nΩRHDLO High-side driver pull-down resistance VBOOT -VSW=4.5V,IHDRV =100mA 1.5 3.0\nRLDHI Low-side driver pull-up resistance ILDRV =-100 mA 2.5 5.0\nRLDLO Low-side driver pull-down resistance ILDRV =100mA 0.8 1.5\ntHRISE High-side driver risetime(1)\nCLOAD =1nF15 35\nnstHFALL High-side driver falltime(1)10 25\ntLRISE Low-side driver risetime(1)15 35\ntLFALL Low-side driver falltime(1)10 25\nUVLO\nVUVLOBP BP5 UVLO threshold voltage 3.9 4.1 4.3 V\nVUVLOBPH BP5 UVLO hysteresis voltage 800 mV\nVUVLO Turn-on voltage 1.125 1.26 1.375 V\nIUVLO UVLO pinhysteresis current VUVLO =1.375 V 5.2 μA\nSHUTDOWN\nVIH High-level input voltage, EN 1.9 3\nV\nVIL Low-level input voltage, EN 0.6\nPOWER GOOD\nVOV Feedback voltage limit forpower good 650\nmV VUV Feedback voltage limit forpower good 530\nVPG_HYST Powergood hysteresis voltage atFBpin 30\nRPGD Pulldown resistance ofPGD pin VFB<530mVorVFB>650mV 7 20Ω\nIPDGLK Leakage current 530mV≤VFB≤650mVVPGOOD =5V 7 12μA\nBOOT DIODE\nVDFWD Bootstrap diode forward voltage IBOOT =5mA 0.5 0.8 1.2 V\nTHERMAL SHUTDOWN\nTJSD Junction shutdown temperature(2)150\n°C\nTJSDH Hysteresis(2)20\n(1) Ratings based onJEDEC High Thermal Conductivity (High K)Board. Formore information onthetestmethod, seeTITechnical Brief\nSZZA017 .7.5 Dissipation Ratings\nPACKAGE AIRFLOW (LFM)RθJAHigh-K Board(1)\n(°C/W)Power Rating (W)\nTA=25°CPower Rating (W)\nTA=85°C\nPW 0(Natural Convection) 110 0.90 0.36\nRGY0(Natural Convection) 49.2 2.0 0.81\n200 41.2 2.4 0.97\n400 37.7 2.6 1.0\n00.51.01.52.02.5\n-40 -25 -10 5 20 35 95 125 50 65 80 1103.0\nOn\nOffOffOn\nTJ- Junction Temperature - °CVIN,VIL- Enable Thresholds Voltage - V\n0.4 0.6 0.8 1.0 1.2 1.4 1.600.53.03.54.5\n1.5\n1.05.0\n2.02.54.0\n1-D - Freewheel Time - /c109sIOC- Relative Overcurrent Trip Point - A\n-40 -25 -10 5 20 35 95 50 65 80 110 125012310\n45679\n8\nTJ- Junction Temperature - °CIPGDLK- Powergood Leakage Current - /c109AVPGOOD= 5 V\nVFB= 590 mV\n-10-9-6-5-3-10\n-4\n-8\n-40 -25 -10 5 20 35 95 125 50 65 80 110-7-2\nTJ- Junction Temperature - °CVILIMOFST- Current Limit Offset Voltage - mV\n01.02.02.53.0\n1.5\n-40 -25 -10 5 20 35 95 125 50 65 80 1100.5IDD- Input Current - mA\nVVDD= 12V\nVVDD= 20VVVDD= 12 VVVDD= 20 V\nTJ- Junction Temperature - °C\n150200300350400\n250\n100\n50\n0\n-40 -25 -10 5 20 35 95 125 50 65 80 110VVDD= 12 VVVDD= 20 V\nVEN= 0 VVVDD= 12V\nVVDD= 20V\nTJ- Junction Temperature - °CIDD- Operating Current in Shutdown - /c109A\n8TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated7.6 Typical Characteristics\nFigure 1.Input Current vsjunction Temperature Figure 2.Operating Current inShutdown vsJunction\nTemperature\nFigure 3.Powergood Leakage Current vsJunction\nTemperatureFigure 4.Current Limit Offset Voltage vsJunction\nTemperature\nFigure 5.Relative Overcurrent Trip Point vsFreewheel TimeFigure 6.ENThreshold Voltages vsJunction Temperature\n3.53.63.8\n3.7\n-40 -25 -10 5 20 35 95 125 50 65 80 1103.94.14.2\n3.3\n3.23.44.0\nTJ- Junction Temperature - °CVUVLOBP- Bypass Undervoltage Lockout Voltage - VTurn OffTurn On\n4.04.24.85.45.86.0\n5.2\n4.6\n-40 -25 -10 5 20 35 95 125 50 65 80 1104.45.6\n5.0VUVLO= 1.375 V\nTJ- Junction Temperature - °CIUVLO- Hysteresis Current - /c109A\n0\n-40 -25 -10 5 20 35 95 125 50 65 80 110200350450500\n250\n100150300400\n50VDO- Dropout Voltage - V\nTJ- Junction Temperature - °CVVDD= 5 V\nILOAD= 25 mA\n1.25\n-40 -25 -10 5 20 35 95 125 50 65 80 1101.261.271.29\n1.281.30\nTJ- Junction Temperature - °CVUVLO- Undervoltage Lockout Threshold - V\n-40 -25 -10 5 20 35 95 125-10-8026\n-6-4-24\n50 65 80 110BP\nGND\n100 k /c87BP\n100 k /c87GND\nTJ- Junction Temperature - °CfSW- Switching Frequency Change - %\n9394\n92\n91\n9099100\n98\n97\n95\n-40 -25 -10 5 20 35 95 125 50 65 80 11096IBP- Short Circuit Current - mA\nTJ- Junction Temperature - °C\n9TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Switching Frequency Change vsJunction\nTemperatureFigure 8.BPShort Circuit Current vsJunction Temperature\nFigure 9.BPDropout Voltage vsJunction TemperatureFigure 10.Undervoltage Lockout Threshold vsJunction\nTemperature\nFigure 11.Undervoltage Lockout Hysteresis VsJunction\nTemperatureFigure 12.BPUndervoltage Lockout Voltage vsJunction\nTemperature\n0 50 100 150 200 250\nRRT- TIming Resistance - k /c87fOSC- Oscillator Frequency - kHz\n0100300400600800900\n500700\n200\n-20-15-5\n-10\n-40 -25 -10 5 20 35 95 125 50 65 80 110051020\n1525\nTJ- Junction Temperature - °CIFB- Feedback Bias Current - nA\n-40 -25 -10 5 20 35 95 125 50 65 80 110-0.6-0.5-0.400.10.3\n-0.3-0.2-0.10.40.5\n0.2VFB- Feedback Voltage Reference Change - %VFB= 591 mV (typ)\n10TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Feedback Bias Current vsJunction TemperatureFigure 14.Relative Feedback Voltage Change vsJunction\nTemperature\nFigure 15.Oscillator Frequency vsTiming Resistance\nEN 1\nVDD 4\nBP 12\nCOMP 3\nFB 2\nGND 85□V\nRegulator\n1.26□V +BP,□5□V\n+Error\nAmplifier591□mV\nSSFault\nControllerSoft□Start\nRamp\nGenerator\nPWM□Logic\nand\nAnti-Cross\nConduction+\nOscillatorSD\nUVLO\nSSFAULT\nUVLO\n+CLK\n16\nCLK14\n1315\n10BOOT\nHDRV\nSW\nLDRV\nPGOODBP\nPowergood\nControl\nSS ACTIVESD\nFAULTBP\n750\nk/c87VDD\nSSSD\n+Overtemperature11\n9/c109ABP\n7 ILIM\n+\nVDDSC_LOW\nSC_HIGH\n5 UVLO5.2/c109A\n+\n+\n0.53□VRT 6\nSYNC 9\n0.65□VSDSS_SEL\nBUF\n550□mV1.5□M /c87\n11TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS40195 isaflexible controller providing allthenecessary features toconstruct ahigh performance DC-\nDCconverter while keeping costs toaminimum. Support forpre-biased outputs eliminates concerns about\ndamaging sensitive loads during startup. Strong gate drivers forthehigh side and rectifier Nchannel FETs\ndecrease switching losses forincreased efficiency. Adaptive gate drive timing minimizes body diode conduction\nintherectifier FET, also increasing efficiency. Selectable short circuit protection thresholds and hiccup recovery\nfrom ashort circuit increase design flexibility and minimize power dissipation intheevent ofaprolonged output\nfault. Adedicated enable pin(EN) allows theconverter tobeplaced inalowquiescent current shutdown mode.\n8.2 Functional Block Diagram\n4\n1\n81.5 M /c87\n200 /c87200 k /c87\n1 k/c87\n1 k/c87\n300 k /c87To\nEnable\nChipVDD\nEN\nGND\nUDG-07005\n12TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Enable Functionality\nThe TPS40195 has adedicated device enable (EN) pin. This simplifies user level interface design since no\nmultiplexed functions exist. Another benefit isatrue lowpower shutdown mode ofoperation. When theENpinis\npulled toGND, allunnecessary functions inside theIC,including theBPregulator, areturned offand the\nTPS40195 consumes atypical 165-μAofcurrent. Afunctionally equivalent circuit totheenable circuitry onthe\nTPS40195 isshown inFigure 16.\nFigure 16.TPS40195 ENPinInternal Circuitry\nIftheENpinisleftfloating, thechip starts automatically. The pinmust bepulled toless than 600 mVforthe\nTPS40195 tobeinshutdown mode. Note thattheENpinisrelatively high impedance. Insome situations, there\ncould beenough noise nearby tocause theENpintoswing below the600 mVthreshold and give erroneous\nshutdown commands totherestofthedevice. There aretwosolutions tothisproblem should itarise.\n1.Place acapacitor from ENtoGND. Aside effect ofthis istodelay thestart oftheconverter while the\ncapacitor charges past theenable threshold\n2.Place aresistor from VDD toEN.This causes more current toflow intheshutdown mode, butdoes notdelay\nconverter startup. Ifaresistor isused, thetotal current intotheENpinshould belimited tonomore than 500\nμA.\nThe ENABLE pinisself-clamping. The clamp voltage canbeaslowas1Vwith a1-kΩground impedance. Due\ntothisself-clamping feature, thepull-up impedance ontheENABLE pinshould beselected tolimit thesink\ncurrent toless than 500μA.Driving theENABLE pinwith alow-impedance source voltage canresult indamage\ntothedevice. Because oftheself-clamping feature, itrequires care when connecting multiple ENABLE pins\ntogether. Forenabling multiple TPS4019x devices (TPS40190, TPS40192, TPS40193, TPS40195, TPS40197),\nseetheApplication Report SLVA509 .\n/c40 /c41f4\nSW\nRT2.5 10\nR/c180/c61\nT□-□Time□-□500 /c109s/divHDRV\n(2□V□/div)PGOOD\n(2□V□/div)VOUT\n(1□V□/div)EN\n(1□V□/div)\n13TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 17.TPS40195 ENPinStart-up\n8.3.2 Voltage Reference\nThe band gap cellisdesigned with atrimmed 0.591-V output. The 0.5% tolerance onthereference voltage\nallows theuser todesign avery accurate power supply.\n8.3.3 Oscillator andSynchronization\nThe TPS40195 hasaprogrammable switching frequency of100kHz to600kHz using aresistor connected from\ntheRTpintoGND. The relationship between switching frequency and theresistor from RTtoGND isgiven in\nEquation 1.\nwhere\n•fSWistheswitching frequency inkHz\n•RRTistheresistor connected from RTtoGND inkΩ (1)\nWhen theoscillator isprogrammed using thismethod, theSYNC pinisconfigured asaninput. The device may\nbesynchronized toahigher frequency than thefreerunning frequency byapplying apulse train totheSYNC pin.\nForbest results, limit thefrequency ofthepulse train applied toSYNC to20% more than thefree running\nfrequency. TheTPS40195 willsynchronize tothefalling edge ofthepulse train applied totheSYNC pin.\nThe SYNC pincanalso function asanoutput. Togetthisfunctionality, theRTpinmust beconnected toeither\nGND ortoBP. When this isdone theoscillator willrunateither 250 kHz or500 kHz. SYNC can then be\nconnected toother TPS40195 controllers (with their SYNC pins configured asaninput) and thetwoormore\ncontrollers will synchronize tothe same switching frequency. The output waveform onSYNC will be\napproximately a50% duty cycle pulse train. The pullupisrelatively weak, butthepulldown isstrong toinsure\nthat agood clean signal ispresented toany devices that aretobesynchronized. Asummary isshown in\nTable 1.\nTable 1.RTConnection andSYNC PinFunction\nRTCONNECTION SYNC PINFUNCTION SWITCHING FREQUENCY\nResistor toGND Input See Equation 1\nGND Output 250kHz\nUVLO\nON UVLOVR2 R1V V/c61 /c180/c45\nON OFF\nUVLOV VR1I/c45/c61\nExternal□SYNC\n(5□V□/div)\nSW\n(2□V□/div)\nLDRV\n(5□V/div)\nT□-□Time□-□1 /c109s/div\nT□-□Time□-□1 /c109s/divSW Master\n(10□V□/div)\nSW Slave\n(10□V□/div)\nSYNC\nOut-of-Phase\nfrom□Master\n14TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedFeature Description (continued)\nTable 1.RTConnection andSYNC PinFunction (continued)\nRTCONNECTION SYNC PINFUNCTION SWITCHING FREQUENCY\nBP Output 500kHz\nUsing theTPS40195 with itsRTpinconnected toBPortoGND asamaster clock source foranother TPS40195\nwith aresistor connected from itsRTpintoGND results inthetwocontrollers operating atthesame frequency\nbut180°outofphase.\nFigure 18.TPS40195 Synchronized toExternal SYNC Pin\nPulse (Negative Edge Triggered)Figure 19.TPS40195 SYNC PinMaster/Slave\nConfiguration. 180°Out-of-Phase Operation\n8.3.4 Undervoltage Lockout (UVLO)\nThere aretwoseparate UVLO circuits intheTPS40195. Both must besatisfied before thecontroller starts. One\ncircuit detects theBPvoltage and theother circuit detects voltage ontheUVLO pin.The voltage ontheBPpin\n(VBP)must beabove 4.3Vinorder forthedevice tostart up.\nThe UVLO pinisgenerally used toprovide ahigher UVLO voltage than thatwhich theBPUVLO circuit provides.\nThis level isprogrammed using aresistor divider from VINtoGND with thetapconnected totheUVLO pinofthe\nTPS40195. Hysteresis isprovided bya5.2-μAcurrent source thatisturned onwhen theUVLO pinreaches the\n1.26 Vturn onthreshold. The turnon level isdetermined bythedivider ratio, and thehysteresis level is\ndetermined bythedivider equivalent impedance.\nTodetermine theresistor values fortheUVLO circuit, aturnon voltage andturn offvoltage must beknown. Once\nthese areknown theresistors can becalculated inEquation 2and Equation 3.The functional schematic is\nshown inFigure 20.\n(2)\nwhere\n•VONisthedesired turnon voltage oftheconverter\n•VOFFisthedesired turnoffvoltage fortheconverter, must beless than VON\n•IUVLO isthehysteresis current generated bythedevice, 5.2μA(typical)\n•VUVLO istheUVLO pinthreshold voltage, 1.26 V(typical) (3)\nfDAC\nSS\nSWNt 0.591/c61 /c180\n5R1\nR2VIN\n+BP\nUVLO\n1.26 VIUVLO\n5.2/c109A (typ)\nUDG-07002\n15TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedFigure 20.Undervoltage Lockout\n8.3.5 Soft Start\nThe TPS40195 uses adigital closed loop soft start system. The soft-start ramp isgenerated internally bya\ncounter anddigital-to-analog converter (DAC) thatramps uptheeffective reference voltage totheerror amplifier.\nThe DAC supplies avoltage totheerror amp that isused asthereference until that supplied voltage becomes\ngreater than the591-mV reference voltage. Atthatpoint softstart iscomplete andthe591-mV reference controls\ntheoutput voltage. The ramp rate isdependent ontheoscillator frequency aseach step intheDAC takes one\nclock cycle from theoscillator. The user canchoose from three ramp rates, orDAC counter widths depending on\nviewpoint, forany given switching frequency byconnecting theSS_SEL pintoGND, BPpinorletting thepin\nfloat. Thepossibilities aresummarized inTable 2.\nTable 2.Soft-Start Clock Cycles\nSS_SEL CONNECTION CLOCK CYCLES IN1-VRAMP (NDAC)\nGND 2048\nFloating 1024\nBP 512\nThe ramp output from thesoft-start DAC is1Vinamplitude. Since thesoftstart isclosed loop and reference\nvoltage ofthedevice isactually 591 mV, theactual ramp time isless than thetime ittakes fortheSSramp to\nfinish andreach 1V.Theactual soft-start time istheamount oftime thatittakes fortheinternal soft-start ramp to\nreach the591-mV reference level. Thesoft-start time canbefound using Equation 4.\nwhere\n•NDACisthenumber of1-VDAC ramp cycles from Table 2\n•fSWistheswitching frequency inHz (4)\n/c40 /c41/c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c41ILIM max ILIM max ILIMOFST max\nSCP max\nDS(on) minI R V\nIR/c180 /c43\n/c61\n/c40 /c41/c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c41/c40 /c41ILIM min ILIM min ILIMOFST min\nSCP min\nDS on maxI R V\nIR/c180 /c43\n/c61\n7ILIMIILIM\n9/c109ABP\nR\nR+\nRILIM\n15SW+tBLNK\n++\n550 mVVDDLDRV On\ntBLNK HDRV OnS Q\nQ R CLKUP/DN3-Bit Counter\nQ0\nQ1\nQ2FaultVDD\nHDRV\nLDRV\nUDG-07001\n16TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated8.3.6 Selecting theShort Circuit Threshold\nAnover current isdetected bysensing avoltage drop across thelow-side FET when itison,and across the\nhigh-side FET when itison.Ifthevoltage drop across either FET exceeds theshort circuit threshold inanygiven\nswitching cycle, acounter increments one count. Ifthevoltage across thehigh-side FET was higher that the\nshort circuit threshold, that FET isturned offearly. Ifthevoltage drop across either FET does notexceed the\nshort circuit threshold during acycle, thecounter isdecremented forthatcycle. Ifthecounter fillsup(acount of\n7)afault condition isdeclared and thedrivers turn offboth MOSFETs. After atimeout ofapproximately 40ms,\nthecontroller attempts torestart. Ifashort circuit remains present attheoutput, thecurrent quickly ramps upto\ntheshort circuit threshold and another fault condition isdeclared and theprocess ofwaiting forthe40msand\nattempting torestart repeats.\nThe current limit threshold forthelow-side FET isprogrammable bytheuser. Tosetthethreshold aresistor is\nconnected from theILIM pintoGND. Acurrent source inside theICconnected totheILIM pinand thisresistor\nsetavoltage that isthethreshold used fortheovercurrent detection threshold. The lowside threshold will\nincrease asthelowside ontime decreases duetoblanking time andcomparator response time. See Figure 5for\nchanges inthethreshold asthelow-side FET conduction time decreases. Refer toFigure 21fordetails onthe\nfunctional equivalent schematic.\nFigure 21.Overcurrent\n(5)\nwhere\n•IS.P.istheshort circuit current\n•IILIMisILIM pinbias current, 9μA(typical)\n•RILIMistheresistance connected from ILIM toGND\n•VILIMOFST istheoffset voltage ofthelowside current sense comparator, ±20mV\n•RDS(on) isthechannel resistance ofthelow-side MOSFET (6)\nfDAC\nOFF\nSC7 Nt/c180/c61\n/c40 /c41/c40 /c41\n/c40 /c41ILIMH min\nOUT max\nDS(on) maxV\nIR/c61\n17TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedTheshort circuit protection threshold forthehigh-side MOSFET isfixed at550-mV typical, 400-mV minimum with\na4000 ppm/ °Ctemperature coefficient tohelp compensate forchanges inthehigh side FET channel resistance\nastemperature increases. This threshold isinplace toprovide amaximum current output inthecase ofafault.\nThemaximum amount ofcurrent thatcanbesourced from aconverter canbefound byEquation 7.\nwhere\n•IOUT(max) isthemaximum current thattheconverter isspecified tosource\n•VILIMH(min) istheshort circuit threshold forthehigh-side MOSFET (400 mV)\n•RDS(on)max isthemaximum resistance ofthehigh-side MOSFET (7)\nIftherequired current from theconverter isgreater than thecalculated IOUT(max) ,alower resistance high-side\nMOSFET must bechosen.\nThelength oftime between restart attmepts after anoutput fault canbefound from Equation 8.\nwhere\n•NDACisthenumber of1-VDAC ramp cycles from Table 2.\n•fSWistheswitching frequency inHz (8)\n8.3.7 5-VRegulator\nThis device has anonboard 5-V regulator that allows theparts tooperate from asingle voltage feed. No\nseparate 5-Vfeed tothepartisrequired. This regulator requires aminimum of1μFofcapacitance ontheBPpin\nforstability. Aceramic capacitor issuggested forthispurpose. Noise performance canbeimproved byincreasing\nthiscapacitance to4.7μFwhen driving FETs with more than 25-nC gate charge requirements.\nThis regulator canalso beused tosupply power tonearby circuitry, eliminating theneed foraseparate LDO in\nsome cases. Ifthispinisused forexternal loads, beaware thatthisisthepower supply fortheinternals ofthe\nTPS40195. While efforts have been made toreduce sensitivity, anynoise induced onthislinehasanadverse\neffect ontheoverall performance oftheinternal circuitry and shows upasincreased pulse jitter, orskewed\nreference voltage. Note thatwhen theENpinispulled low, theBPregulator willbeturned offand notavailable\ntosupply power toexternal loads.\nThe amount ofpower available from thispinvaries with thesize ofthepower MOSFETs that thedrivers must\noperate. Larger MOSFETs require more gate drive current andreduces theamount ofpower available onthispin\nforother tasks.\n8.3.8 Prebias Start-up\nThe TPS40195 contains aunique circuit toprevent current from being pulled from theoutput during start-up in\nthecondition theoutput isprebiased. When thesoft-start commands avoltage higher than thepre-bias level\n(internal soft-start becomes greater than feedback voltage [VFB]),thecontroller slowly activates synchronous\nrectification bystarting thefirstLDRV pulses with anarrow on-time. Itthen increments that on-time onacycle-\nby-cycle basis until itcoincides with thetime dictated by(1-D), where Distheduty cycle oftheconverter. This\nscheme prevents theinitial sinking ofthepre-bias output, and ensures that theoutvoltage (VOUT)starts and\nramps upsmoothly into regulation and thecontrol loop isgiven time totransition from pre-biased start-up to\nnormal mode operation with minimal disturbance totheoutput voltage. The amount oftime from thestart of\nswitching until thelow-side MOSFET isturned onforthefull1-Dinterval isdefined by32clock cycles.\n18TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated8.3.9 Drivers\nThe drivers fortheexternal HDRV and LDRV MOSFETs arecapable ofdriving agate-to-source voltage of5V.\nThe LDRV driver switches between VDD and GND, while HDRV driver isreferenced toSW and switches\nbetween BOOT andSW. Thedrivers have non-overlapping timing thatisgoverned byanadaptive delay circuit to\nminimize body diode conduction inthesynchronous rectifier. The drivers arecapable ofdriving MOSFETS that\nareappropriate fora15-A converter ifpower dissipation requirements aremet.\n8.3.10 Power Good\nThe TPS40195 provides anindication that output power isgood fortheconverter. This isanopen-drain signal\nand pulls low when any condition exists that would indicate that theoutput ofthesupply might beoutof\nregulation. These conditions include:\n•VFB>±10% from nominal\n•soft-start isactive\n•aundervoltage condition exists forthedevice\n•ashort circuit condition hasbeen detected\n•dietemperature isover (150°C)\nNOTE\nWhen there isnopower tothedevice, PGOOD isnotable topullclose toGND ifan\nauxiliary supply isused forthepower good indication. Inthis case, abuilt inresistor\nconnected from drain togate onthePGOOD pulldown device makes thePGOOD pin\nlook approximately likeadiode toGND.\n8.3.11 Thermal Shutdown\nThermal shutdown Ifthejunction temperature ofthedevice reaches thethermal shutdown limit of150°C,the\nPWM and theoscillator isturned offand HDRV and LDRV aredriven low, turning offboth FETs. When the\njunction cools totherequired level (130°Cnominal), thePWM initiates softstart asduring anormal power up\ncycle.\n19TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS40195 isaflexible controller providing allthenecessary features toconstruct ahigh performance DC-\nDCconverter while keeping costs toaminimum. The threshold issetwith asingle external resistor connected\nfrom ILIM toGND.\n9.2 Typical Applications\n9.2.1 Typical Application 1\nThis section discusses basic buck converter design. Designers already familiar with the design ofbuck\nconverters canskip tothenext section Component Selection ofthisdesign example.\nFigure 22.TPS40195 Design Example Schematic\n9.2.1.1 Design Requirements\nTable 3.Example Electrical Characteristics\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT\nVIN Input voltage 10.8 12.0 13.2 V\nIIN Input currentVIN=12V,IOUT=10A 1.7 1.8 A\nNoload, VIN=12V,IOUT=0A 5 mA\nRIPPLE\nPK OUTI 2.10I I 10 11.05 A2 2/c61 /c43 /c61 /c43 /c61\n/c40 /c41/c40 /c41/c40 /c41/c40 /c412 2\n2 2 RIPPLE\nLOUT _RMS OUTI 2.10I I 10 10.02A12 12/c61 /c43 /c61 /c43 /c61\nfIN(max) OUT OUT\nRIPPLE\nIN(max) SW OUT(V V ) V 1.83 V (13.2V 1.83 V)I 2.10 AV L 13.2V 300kHz 2.5 H/c45 /c45/c61 /c180 /c61 /c180 /c61/c180 /c180 /c109\nfIN(max) OUT OUT\nOUT\nIN(max) SW RIPPLE(V - V ) V 1.8 V (13.2V -1.8 V)L 2.59 HV I 13.2V 300kHz 2.0/c61 /c180 /c61 /c180 /c61 /c109/c180 /c180\n20TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedTypical Applications (continued)\nTable 3.Example Electrical Characteristics (continued)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN_\nUVLO_OFFUndervoltage lockout turnoffthreshold 0A≤IOUT≤10A 5.4 6.0 6.6\nV\nVIN_UVLO\n_ONUndervoltage lockout turnonthreshold 0A≤IOUT≤10A 6.6 7.0 7.6\nOUTPUT\nVOUT Input voltage range VIN=12V,IOUT=5 1.75 1.80 1.85 V\nLine regulation 10.8≤VIN≤13.2 V 0.5%\nLoad regulation 0A≤IOUT≤10A 0.5%\nVOUT(ripple) Output voltage ripple VIN=12V,IOUT=10A 100 mVP-P\nIOUT Output current 10.8≤VIN≤13.2 V 0 5 10\nA\nIOCP Output overcurrent inception point VIN=12V,VOUT=(VOUT-5) 14 20 43\nΔI Transient response load step 10A≤IOUT(max) ≤0.2×(IOUT(max) ) 8 A\nTransient response load slew rate 5 A/μs\nTransient response overshoot 200 mV\nTransient response settling time 1 ms\nSYSTEM\nfSW Switching frequency 240 300 360 kHz\nηPK Peak efficiency VIN=12V,0A≤IOUT≤10A 90%\nη Efficiency atfullload VIN=12V,IOUT=10A 87%\nTOP Operating temperature range 10.8≤VIN≤13.2 V,0A≤IOUT≤10A -40 25 85 °C\nMECHANICAL\nW Width 1.6\nin L Length 3.5\nh Height 0.26\n9.2.1.2 Detailed Design Procedure\n9.2.1.2.1 Output Inductor, LOUT\nEquation 9canbeused tocalculate LOUT.\nwhere\n•IRIPPLE =theallowable ripple current intheinductor, 20% ofmaximum IOUT (9)\nForthisdesign a2.5-μHinductor from Coilcraft isused. IRIPPLE isrecalculated using Equation 10and a2.5-μH\ninductor value togive anew estimate ofIRIPPLE of2.1A.\n(10)\nWith thisIRIPPLE value, theRMS andpeak current flowing inLOUTcanbecalculated.\n(11)\n(12)\nGATE SW CON QSW P P P P /c43 /c43 /c61\nfGATE g(TOT) g SWP Q V /c61 /c180 /c180\n/c40 /c41/c40 /c4122RIPPLE OUT\nQSW(rms) OUT(max)\nIN(min)I VI IV 12/c230 /c246\n/c231 /c247 /c61 /c180 /c43/c231 /c247\n/c232 /c248\n/c40 /c412 2 2\nRIPPLE OUT OUT OUT OUT\nCAP(RMS) OUT OUT OUT\nIN IN IN INI V V V VI I I I 1V 12 V V V/c233 /c249/c230 /c246 /c230 /c246 /c230 /c246/c234 /c250/c61 /c45 /c180 /c43 /c180 /c43 /c180 /c180 /c45 /c231 /c247 /c231 /c247 /c231 /c247/c234 /c250/c232 /c248 /c232 /c248 /c232 /c248/c235 /c251\nRIPPLE\nRIPPLEV 100mVESR 47mI 2.1A/c61 /c61 /c61 /c87\n/c40 /c4122OUT STEP\nOUT\nOVER OUTL I 2.5 H 8C 222.2 F2 V V 2 200mV 1.8 V/c180 /c109 /c180/c61 /c61 /c61 /c109/c180 /c180 /c180 /c180\n/c40 /c41\n/c40 /c41/c40 /c41\n/c40 /c412 2\nOUT STEP\nOUT\nUNDER MAX IN(min) OUTL I 2.5 H 8C 71.68 F2 200mV 90% 10.8 V 1.8 V 2 V D V V/c180 /c109 /c180/c61 /c61 /c61 /c109/c180 /c180 /c180 /c45 /c180 /c180 /c180 /c45\n21TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated9.2.1.2.2 Output Capacitor, COUT\nThe capacitance value isselected tobegreater than thelargest value calculated from Equation 13and\nEquation 14.\n(13)\n(14)\n(15)\nFrom Equation 13,Equation 14andEquation 15,thecapacitance forCOUTshould begreater than 223μFandits\nESR should beless than 47mΩ.Three 100-μF,6.3-V, X5R ceramic capacitors arechosen. Each capacitor has\nanESR of5mΩ.\n9.2.1.2.3 Input Capacitor, CIN\nThe input capacitor isselected tohandle theripple current ofthebuck stage. Arelatively large capacitance is\nused tokeep theripple voltage onthesupply linelow. This isespecially important were thesupply linehasa\nhigh impedance. Itisrecommended thatthesupply lineimpedance bekept low. The input capacitor RMS current\ncanbecalculated using Equation 16.\n(16)\nThe RMS current intheinput capacitor is3.56 A.Two 22-μF,size 1206 capacitors using X7R material has a\ntypical dissipation factor of5%. Fora22-μFcapacitor at300kHz theESR isapproximately 5mΩ.Two ofthese\ncapacitors areused inparallel. The power dissipation ineach capacitor isless than 16mW. A470-μF,25-V\nelectrolytic isadded tomaintain thevoltage ontheinput rail.\n9.2.1.2.4 Switching MOSFET, QSW\nThefollowing keyparameters must bemetbytheselected MOSFET.\n•Drain-to-source voltage, VDS,must beable towithstand theinput voltage plus spikes that may beonthe\nswitching node. Forthisdesign aVDSrating ofbetween 25Vand30Visrecommended.\n(17)\nForthisdesign IDDshould begreater than 4.1A\n•Gate source voltage, Vgs,must beable towithstand thegate voltage from thecontrol device. For the\nTPS40195 thisis5V.\nTarget efficiency forthisdesign is90%. Based on1.8-V output and 10-A operating current thisequates toa\npower loss inthemodule of1.8W.The design allocates thispower budget equally between thetwopower FETS\nandtheinductor Theequations below areused tocalculate thepower loss, PQSW,intheswitching MOSFET.\n(18)\n(19)\n/c40 /c41 fBD f OUT 1 2 SP V I t t /c61 /c180 /c180 /c43 /c180\nfGATE g(TOT) g SWP Q V /c61 /c180 /c180\n/c40 /c41 /c40 /c41/c40 /c4122 2 RIPPLE OUT\nCON DS(on) QSW(rms) DS(on) OUT\nINI VP R I R IV 12/c230 /c246\n/c231 /c247 /c61 /c180 /c61 /c180 /c180 /c43/c231 /c247\n/c232 /c248\nQSR CON BD GATEP P P P /c61 /c43 /c43\n/c40 /c41\nfRIPPLE\nOUT gs1 gd\nSW IN S\ngII Q Q2P VI/c233 /c249/c230 /c246/c43 /c180 /c43 /c234 /c250/c231 /c247/c232 /c248/c234 /c250 /c61 /c180 /c180/c234 /c250\n/c234 /c250\n/c235 /c251\n/c40 /c41 /c40 /c41/c40 /c4122 2 RIPPLE OUT\nCON DS(on) QSW(rms) DS(on) OUT\nINI VP R I R IV 12/c230 /c246\n/c231 /c247 /c61 /c180 /c61 /c180 /c180 /c43/c231 /c247\n/c232 /c248\n22TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated(20)\nwhere\n•PCONisconduction losses\n•PSWisswitching losses\n•PGATE isgate drive losses\n•Qgdisdrain source charge ormiller charge\n•Qgs1isgate source post threshold charge\n•Igisgate drive current\n•Qg(TOT) istotal gate charge from 0Vtothegate voltage\n•Vgisgate voltage (21)\nEquation 22andEquation 23describe thepreliminary values forRDS(on) and(Qgs1+Qgd).Note output losses due\ntoQOSSandgate losses have been ignored here. Once aMOSFET isselected these parameters canbeadded.\nThe switching MOSFET forthisdesign should have anRDS(on)ofless than 20mΩ.The sum ofQgdand Qgs1\nshould beapproximately 14.8 nC..The Vishay SI7860ADP was selected forthisdesign. This device has an\nRDS(on) of9mΩand a(Qgs1+Qgd)of13nC.The estimated conduction losses are0.135 Wand theswitching\nlosses are0.297 W.This gives atotal estimated power loss of0.432 Wversus 0.6Wforourinitial boundary\ncondition. Note thisdoes notinclude gate losses ofapproximately 10mW.\n9.2.1.2.5 Rectifier MOSFET, QSR\nSimilar criteria asused above apply totherectifier MOSFET. One significant difference however, isthat the\nrectifier MOSFET switches with nearly zero voltage across itsdrain andsource soitsswitching losses arenearly\nzero. There arelosses from thesource todrain body diode thatoccur asitconducts during thedelay before the\nFET turns on.Theequations used tocalculate thelosses intherectifier MOSFET areshown below.\n(22)\n(23)\n(24)\nwhere\n•PBDisthebody diode loss\n•t1isthebody diode conduction prior toturn-on ofchannel (57nS)\n•t2isthebody diode conduction after turn-off ofchannel (14nS)\n•Vfisthebody diode forward voltage (25)\nEstimating thebody diode losses based onaforward voltage of1.0Vyields 0.162 W.The gate losses are\nunknown atthistime soassume 0.1Wgate losses. This leaves 0.338 Wforconduction losses. Using thisfigure\natarget RDS(on) of4.0mΩwas calculated. The SI7886ADP hasanRDS(on) maximum of4.8mΩandwas used for\nthisdesign.\nfDAC\nSS\nSWN 1024t 0.591 0.591 2.0ms300/c61 /c180 /c61 /c180 /c61\n/c40 /c41 /c40 /c416 6\nSTARTt 6.28 2.5 10 300 10 0.172ms/c45 /c45/c179 /c180 /c180 /c180 /c180 /c61\nSTART OUT OUTt 2 L C /c179 /c112 /c180 /c180\n/c40 /c41UVLO\nUVLO2 UVLO1\nON UVLOV 1.26R R 192.3k 42.2k7 1.26 V V/c61 /c180 /c61 /c87 /c180 /c61 /c87/c45 /c45\n/c40 /c41ON OFF\nUVLO16UVLOV V 7 6R 192.3kI5.2 10/c45/c45 /c45/c61 /c61 /c61 /c87\n/c180\n/c40 /c41 /c40 /c41\nf7 7\nT\nS2.5 10 2.5 10R 83.3k300/c180 /c180/c61 /c61 /c61 /c87\n23TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedUsing theparameters from itsdata sheet theactual expected power losses were calculated. Conduction loss is\n0.394 W,body diode loss is0.210 Wand thegate loss was 0.063 W.This totals 0.667 Wassociated with the\nrectifier MOSFET.\nThe ratio between CgsandCgdshould begreater than one. The Si7886 capacitor meets thiscriterion and helps\nreduce theriskofdv/dt induced turn onoftherectifier MOSFET. Ifthisislikely tobeaproblem asmall resistor\nmay beadded inseries with theboost capacitor, CBOOST .toslow theturn onspeed ofQSWattheexpense of\nincreased switching losses inthatdevice.\n9.2.1.2.6 Component Selection fortheTPS40195\n9.2.1.2.6.1 Timing Resistor, RT\nThetiming resistor iscalculated using thefollowing equation.\n(26)\nAstandard value resistor of82.5 kΩisused.\n9.2.1.2.6.2 Setting UVLO\nTheequations below areused tosettheUVLO voltages.\n(27)\n(28)\nTheUVLO threshold voltage (VUVLO)is1.26 V.The module hasaturn onvoltage of7Vandaturn offvoltage of\n6V.This sets RUVLO1 to191kΩ,thenearest standard value. Thesecond resistor RUVLO2 is42.2 kΩ.\n9.2.1.2.6.3 Setting theSoft-Start Time\nThe selection ofthesoftstart time should begreater than thetime constant oftheoutput filter, LOUTand COUT.\nThis time isgiven inEquation 29andEquation 30.\n(29)\n(30)\nThe soft-start time isdetermined using Equation 31.The TPS40195 uses acounter operating attheclock\nfrequency thatincrements aninternal DAC until itreaches theturn onthreshold voltage of0.591 V.The number\nofcounts required toreach thisthreshold isdetermined byoneofthree settings ontheSSpin.Inthiscase, the\npinisfloating (with asmall bypass capacitor) which sets theclock count (NDAC)to1024 andthesoft-start time is\n2.0ms\n(31)\n9.2.1.2.6.4 Short-Circuit Protection, RILIM\nShort-circuit protection isprogrammed using theRILIMresistor. Selection ofthisresistor depends ontheRDS(on) of\ntheswitching MOSFET andtherequired short circuit current trippoint, ISCP.The minimum ISCPmust exceed the\nsum oftheoutput current, thepeak ripple current, and theoutput capacitor charging current during start up.\nEquation 30gives thisminimum.\nIN\nPWM\nRAMPVKV/c64\n/c40 /c41g TOT\nBOOST\nBOOSTQ\nCΔV/c62\n/c40 /c41/c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c41ILIM max ILIM max ILIMOFST max\nSCP max\nDS(on) minI R V\nIR/c180 /c43\n/c61\n/c40 /c41/c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c41/c40 /c41ILIM min ILIM min ILIMOFST min\nSCP min\nDS on maxI R V\nIR/c180 /c43\n/c61\n/c40 /c41/c40 /c41 /c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c413\nDS on (max) SCP min ILIMOFSET min\nILIM min 6LIM(min)R I V (4.88 10 14) 20mVR 12.6kI7.0 10/c45\n/c45/c180 /c45 /c180 /c180 /c43/c61 /c61 /c61 /c87\n/c180\n/c40 /c41\n/c40 /c416\nOUT OUT\nSCP PK3START300 10 1.8 C VI I 11.05 11.32 At2 10/c45\n/c45/c180 /c180 /c180/c179 /c43 /c61 /c43 /c61\n/c180\n24TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated(32)\nThe minimum short circuit current trippoint forthisdesign issetto14A.Equation 33isthen used tocalculate\ntheminimum RILIMvalue.\n(33)\nRILIMiscalculated tobe12.6 kΩ.The closest standard value of12.7 kΩisused. The minimum and maximum\nshort circuit current canbecalculated using Equation 34andEquation 35.\n(34)\n(35)\nTheminimum ISCPis14Aandthemaximum is46A.\n9.2.1.2.6.5 Voltage Decoupling Capacitors, CBP,andCVDD\nTwo pins ontheTPS40195 have DCvoltages. Itisrecommended toadd small decoupling capacitors tothese\npins. Below aretherecommended values.\n•CBP=4.7μF\n•CVDD=0.1μF\n9.2.1.2.6.6 Boost Voltage, CBOOST andDBOOST (optional)\nSelection oftheboost capacitor isbased onthetotal gate charge oftheswitching MOSFET and theallowable\nripple ontheboost voltage, VBOOST .Aripple of0.2Visassumed forthisdesign. Using these twoparameter and\nequation (26) theminimum value forCBOOST canbecalculated.\n(36)\nThe total gate charge oftheswitching MOSFET is13.3 nC.Aminimum CBOOST of0.066-μFisrequired. A0.1-μF\ncapacitor was chosen. This capacitor must beable towithstand themaximum input voltage plus themaximum\nvoltage onBP.This is16Vplus 5.4Vwhich is21.4 V.A50-V capacitor isused.\nToreduce losses intheTPS40195 and toincrease theavailable gate voltage fortheswitching MOSFET an\nexternal diode can beadded between theBPpinand theBOOST pinofthedevice. Asmall signal schottky\nshould beused here, such astheBAT54.\n9.2.1.2.6.7 Closing theFeedback Loop RZ1,RP1,RPZ2,RSET1,RSET2,CZ2,CP2AND CPZ1\nAgraphical method isused toselect thecompensation components. This isastandard feedforward buck\nconverter. ItsPWM gain isgiven bythefollowing equation.\n(37)\nThegain oftheoutput LCfilter isgiven inEquation 38.\n−60−30−1001030\n−50\n100 1 k 10 k 1 M 100 k−40−2020Double\nPole\nL−C Slope\n−40 dB/decade\nf − Frequency − HzGain − dB\nESR_Zero\nOUT1f 318 k Hz2 ESR C/c61 /c61/c112 /c180 /c180\nfLC_Pole\nOUT OUT15.8kHz\n2 L C/c61 /c61\n/c112 /c180 /c180\nIN\nRAMPVDCgain 20 LOG 20 LOG(12) 21.6dBV/c230 /c246/c61 /c180 /c61 /c180 /c61 /c231 /c247\n/c232 /c248\n/c40 /c41\n/c40 /c41OUT IN\ne PWM LC\n2 RAMP OUT\nOUT OUT\nOUT1 s ESR C VG (s) K KV L1 s s L CR/c43 /c180 /c180/c61 /c180 /c61 /c180\n/c230 /c246/c43 /c180 /c43 /c180 /c180 /c231 /c247\n/c232 /c248\n/c40 /c41\n/c40 /c41OUT\nLC\n2 OUT\nOUT OUT\nOUT1 s ESR CK\nL1 s s L CR/c43 /c180 /c180/c61\n/c230 /c246/c43 /c180 /c43 /c180 /c180 /c231 /c247\n/c232 /c248\n25TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated(38)\nTheequation forthePWM andLCgain is:\n(39)\nToplotthisonaBode plottheDCgain must beexpressed indB.The DCgain isequal toKPWM.Toexpress this\nindBwetake itsLOG andmultiple by20.Forthisconverter theDCgain is:\n(40)\nAlso calculate thepole and zero frequencies. Adouble pole isassociated with theLCand azero isassociated\nwith the ESR ofthe output capacitance. The frequency atwhere these occur can becalculated using\nEquation 41.\n(41)\n(42)\nABode plotofthePWM andLCfilter isshown inFigure 23.\nFigure 23.PWM andL-CFilter Gain\nAType-III compensation network, shown inFigure 24,isused forthisdesign. Atypical bode plotofaType-III\ncompensation network isshown below inFigure 25.\n/c40 /c41Z 2\nPZ 2 P1 Z 2 PZ 2 Z 21 1f2 R R C 2 R C/c61 /c187/c112 /c180 /c43 /c180 /c112 /c180 /c180\nZ1\nZ1 PZ11f2 R C/c61/c112 /c180 /c180\nP2 Z2\nP2\nPZ2 P2 Z2 PZ2 P2C C 1f2 R C C 2 R C/c43/c61 /c187/c112 /c180 /c180 /c180 /c112 /c180 /c180\nP1\nP1 PZ11f2 R C/c61/c112 /c180 /c180\nf\nfPZ2 Z1 P1\nc PZ1\nZ1 P1\nC PZ11R R R2 C\nGain\n1R R2 C/c230 /c246 /c230 /c246/c180 /c43 /c43/c231 /c247 /c231 /c247/c231 /c247 /c112 /c180/c232 /c248 /c232 /c248/c61\n/c230 /c246/c43 /c231 /c247/c112 /c180/c232 /c248\nSET0.591 51kR 24.9 k1.8 0.591/c180 /c87/c61 /c61 /c87/c45\n/c40 /c41\n/c40 /c41REGF Z1\nSET\nOUT REFV RRV V/c180/c61/c45\n−20\n100 1 k 1 M−10010203040\nf − Frequency − HzGain − dB\nfP2 fP1 fZ2 fZ1High−Frequency\nGain\n2\n3TPS40195\nRSETRPZ2CZ2\nCP2FB\nCOMPRZ1RP1CPZ1\nVOUT\n26TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedFigure 24.Type IIICompensation Schematic\nFigure 25.Type-III Compensation Network Typical Bode\nPlot\nThe output voltage, thehigh-frequency gain and thebreak (pole and zero) frequencies arecalculated using the\nfollowing equations.\n(43)\n(44)\n(45)\n(46)\n(47)\n(48)\n(49)\nSteps inclosing thefeedback loop.\n1.Place onezero wellbelow theL-Cdouble pole at5.8kHz(fZ1=2.1 kHz)\n2.Place thesecond zero near thedouble pole fZ2at5.8kHz.\n3.Place onepole well above thedesired cross over frequency, selected asone sixth theswitching frequency,\nfCO1=50kHz, fP1=300kHz\n-60-40-20020406080\n1 0 1 00 1 000 1 0000 1 00000 1 000000\nFrequency - HzGain - dB\n-45045901 351 80\nPhase - °PHASE\nGAIN\n27TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated4.Place thesecond pole near theESR zero oftheoutput capacitors of318kHz. fP2=318kHz\n5.Thehigh frequency gain must besuch thattheover allsystem has0dBattherequired crossover frequency.\nThis gain is-1times thesum ofthemodulator gain and thegain oftheoutput stage atthecrossover\nfrequency of50kHz.\nUsing these values andtheabove equations calculate thesetpoint andtheRsandCsaround thecompensation\nnetwork using thefollowing procedure.\n1.SetRZ1=51kΩ\n2.Calculate RSETusing Equation 43.Forthismodule RSET=astandard 1%value =24.9 kΩ.\n3.Using Equation 48andfZ1=1.8kHz, CPZ1canbecalculated tobe1500 pF,FP1andEquation 46yields RP1\ntobe363Ωandthestandard value 357Ωisused.\n4.From Figure 23,therequired gain iscalculated at15.8 dB.Equation 45sets thevalue forRPZ2.Aresistor for\nRPZ2with value of12.7 kΩisused. CZ2iscalculated using Equation 49and thedesired frequency forthe\nsecond zero, CZ2=1475 pF.A2200 pFcapacitor isused.\n5.CP2iscalculated using thesecond pole frequency andEquation 47,CP2=37pF.A33-pf capacitor isused.\n9.2.1.2.7 Application Curve\nFigure 26.Final Bode Plot\n+\n28TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated9.2.2 Typical Application 2\nThis example demonstrates theperformance oftheTPS40195 inadesign thatproduces 5Aofoutput current at\navoltage of3.3V.Theinput forthisdesign is12V±10%.\nFigure 27.Design Example 2Schematic\n9.2.2.1 Design Requirements\nTable 4.Design Example 2BillofMaterials\nQTY RefDes Value Description Size Part Number MFR\n1 C1 25μF Capacitor, Aluminun, 25V, SM±20% 0.406 in×\n0.457 inEEVFK1E471P Panasonic\n2 C2 22μF Capacitor, Ceramic, 16V, XR5, 20% 0603 Std Std\n1 C4 8.2nF Capacitor, Ceramic, 16V, X7R, 10% 0603 Std Std\n1 C5 220pF Capacitor, Ceramic, 16V, X7R, 10% 0603 Std Std\n3 C6,C7,\nC13100nF Capacitor, Ceramic, 16V, X7R, 10% 0603 Std Std\n1 C8 1nF Capacitor, Ceramic, 50V, X7R,10% 0805 Std Std\n1 C9 47μF Capacitor, Ceramic, 6.3V, X5R, 20% 1210 C3225X5R0J476M TDK\n1 C12 4.7μF Capacitor, Ceramic, 10V, X5R, 10% Std Std\n1 C14 1nF Capacitor, Ceramic, 16V, X7R, 10% 0603 Std Std\n1 L1 800nH Inductor, SMT, 31A 0.512 ×0.571\ninchPG0077.801 Pulse\n1- Q1 Si7860DP MOSFET, N-Ch, 30V, 15A, 11mΩ SOT-8\nPWRPAKSi7860DP Vishay\n1 Q2 Si7868DP MOSFET, N-Ch, 20V, 2.75 mΩ,25A SOT-8\nPWRPAKSi7868DP Vishay\n3 R2,R3,\nR62.32 kΩ Resistor, Chip, 1/16W, 5% 0603 Std Std\n1 R5 2.2kΩ Resistor, Chip, 1/16W, 5% 0603 Std Std\n1 R7 7.5kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\n1 R9 100kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\n1 R10 49.9 kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\n1 R11 10kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\n1 U1 TPS40195PW 4.5-V to20-V Synchronous Buck\nControllerTSSOP-16 TPS40195PW TI\n0 2 4 6 8\nIOUT- Load Current - A1010.8 V\n12.0 V\n13.2 VVIN\n0102030405060708090100/c104- Efficiency - %VOUT= 3.3 V\n0 2 4 6 8 10\nIOUT- Load Current - A3.3053.3113.3143.316\n3.3073.3093.3123.3133.315\n3.3083.310\n3.306VOUT- Output Voltage - V13.2 V\n12.0 V\n10.8 VVIN\n29TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated9.2.2.2 Detailed Design Procedure\nSee Detailed Design Procedure .\n9.2.2.3 Application Curves\nFigure 28.Efficiency vsLoad CurrentFigure 29.Output Voltage vsLoad Current\n9.2.3 Typical Application 3\nThis design delivers 1Ato3Afrom a10-V supply. The output voltage may beadjusted from 1Vto5Vwith a\nsingle resistor. The part has57°ofphase margin atacrossover frequency of59kHz. The design isbuilt ona\ndouble sided PCboard with anactive area of1.5cm×3cm.\nFigure 30.Design Example 3Schematic\n30TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated9.2.3.1 Design Requirements\nTable 5.Example 3BillofMaterials\nQTY RefDes Value Description Size Part Number MFR\n1 C1 22μF Capacitor, Aluminun, 16V, X7R, 20% 1210 Std TDK\n2 C2 22μF Capacitor, Ceramic, 16V, XR5, 20% 1210 Std TDK\n1 C4 4700 pF Capacitor, Ceramic, 25V, X7R, 20% 0402 Std Std\n1 C5 10pF Capacitor, Ceramic, 25V, X7R, 20% 0402 Std Std\n2 C6,C7 100nF Capacitor, Ceramic, 25V, X7R, 20% 0603 Std Std\n1 C8 2.2nF Capacitor, Ceramic, 25V, X7R, 20% 0402 Std Std\n1 C12 4.7μF Capacitor, Ceramic, 6.3V, X5R, 20% 0603 Std Std\n1 C13 10pF Capacitor, Ceramic, 25V, X7R, 20% 0603 Std Std\n1 C14 470pF Capacitor, Ceramic, 25V, X7R, 20% 0402 Std Std\n4 C15 10μF Capacitor, Ceramic, 6.3V, X5R, 20% 0805 C2012X5R0J106M TDK\n1 L2 15μH Inductor, SMT, 4.2A, 24mΩ, 0.394 ×0.3941\ninchSLF120565T-150M4R2-PF TDK\n1 Q1 SP8K4 XSTR, MOSFET, Dual N-Ch,30V, 9A SOP-8 SP8K4 Rohm\n1 Q2 2N7002DICT MOSFET, N-Ch, 60V, 115mA, 1.2Ω SOT-23 2N7002DICT Vishay\n1 R2 24.3 kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 R3 178kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 R5 11kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 R7 10.1 kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 R9 39kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 R10 2.2kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n2 R11,\nR1351kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 R14 20kΩ Resistor, Chip, 1/16W, x% 0402 Std Std\n1 U1 TPS40195PW 4.5-V to20-V Synchronous Buck\nControllerTSSOP-16 TPS40195PW TI\n0506090100\n20\n030/c104- Efficiency - %\n0.5 1.0 2.0 1.5 2.5 3.0 3.59 V\n10 V\n11 VVIN\nIOUT- Load Current - A80\n70\n40\n10\n0\n100 1 k 100 k 10 k\nfSW- Switching Frequency - Hz02080100120\n4060\nPhase - °30405060\n1020Gain - dB\n100 kPHASE\nGAIN\n31TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated9.2.3.2 Detailed Design Procedure\nSee Detailed Design Procedure .\n9.2.3.3 Application Curves\nFigure 31.Efficiency vsLoad CurrentFigure 32.Gain And Phase vsFrequency\n10Layout\n10.1 Layout Guidelines\n•Keep theinput switching current loop assmall aspossible.\n•Place theinput capacitor (CIN)close tothetopswitching FET The output loop current loop should also be\nkept assmall aspossible.\n•Keep theSWnode asphysically small aspossible tominimize parasitic capacitance andtominimize radiated\nemissions Kelvin connections should bebrought from theoutput tothefeedback pin(FB) ofthedevice.\n•Keep analog andnon-switching components away from switching components.\n•Thegate drive trace should beasclose tothepower FET’sgate aspossible.\n•Make asingle point connection from thesignal ground topower ground.\n•Donotallow switching current toflow under thedevice.\n1\n5432\n6\n87EN\nFB\nCOMP\nVDD\nUVLO\nRT\nILIM\nGND16\n12131415\n11\n910HDRV\nSW\nBOOT\nLDRV\nBP\nSS_SEL\nPGOOD\nSYNCTPS40195\nCBOOT\nCBPCoutCin\nL\nCVDD\nPower□Ground□Plane Signal□Ground□PlanePower□Components Signal□Components\nVoutVin\n1.□Keep□these□loops□as□short□as□possible.□Run□out□and□return□lines□close□together.\n2.□Keep□the□switch□node□area□as□small□as□possible\n3.□Keep□Signal□and□Power□Grounds□separate.□Connect□into□a□general□power□plane□on□one□layer.See\nnote□1.See□note□1. See\nnote□1.\nSee□note□1.See□note□2.\nSee□note□3. See□note□3.See□note□1.\n32TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated10.2 Layout Examples\nFigure 33.Layout Suggestion\nAnalog□signal\ncomponents□away\nfrom□Power□Switching\nelementsSmall□switch□node□ares Kelvin□Feedback\nconnectionInput□capacitors□near\nDRAIN□of□top□FET\n33TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments IncorporatedLayout Examples (continued)\nFigure 34.Board Layout\n34TPS40195\nSLUS720F –FEBRUARY 2007 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Device Support\n11.2.1 Related Parts\nThefollowing parts have characteristics similar totheTPS40195 andmay beofinterest.\nTable 6.Related Parts\nDEVICE DESCRIPTION\nTPS40100 Midrange Input Synchronous Controller with Advanced Sequencing andOutput Margining\nTPS40075 Wide Input Synchronous Controller with Voltage Feed Forward\nTPS40190 Low PinCount Synchronous Buck Controller\nTPS40192/3 4.5V to18V Input, Low PinCount, Synchronous Buck Controller with Power Good\n11.3 Documentation Support\n11.3.1 Related Documentation\nThese references may befound ontheweb atwww.power.ti.com under Technical Documents. Many design\ntools andlinks toadditional references, including design software, may also befound atwww.power.ti.com\n•Under TheHood OfLow Voltage DC/DC Converters ,SEM 1500 Topdevice 5,2002 Seminar Series\n•Understanding Buck Power Stages inSwitch-mode Power Supplies ,SLVA057 ,March 1999\n•Design andApplication Guide forHigh Speed MOSFET Gate Drive Circuits ,SEM 1400, 2001 Seminar Series\n•Designing Stable Control Loops ,SEM 1400, 2001 Seminar Series\n•Additional PowerPADTMinformation may befound inApplications Briefs SLMA002 andSLMA004\n•QFN/SON PCB Attachment, Texas Instruments Literature Number SLUA271 ,June 2002\n11.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.5 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.6 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n35TPS40195\nwww.ti.com SLUS720F –FEBRUARY 2007 –REVISED JUNE 2019\nProduct Folder Links: TPS40195Submit Documentation Feedback Copyright ©2007 –2019, Texas Instruments Incorporated11.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS40195PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 40195\nTPS40195PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 40195\nTPS40195RGYR ACTIVE VQFN RGY 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 40195\nTPS40195RGYT ACTIVE VQFN RGY 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 40195\nTPS40195RGYTG4 ACTIVE VQFN RGY 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 40195\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS40195PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nTPS40195RGYR VQFN RGY 163000 330.0 12.43.714.211.118.012.0 Q1\nTPS40195RGYT VQFN RGY 16250 180.0 12.53.714.211.118.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS40195PWR TSSOP PW 162000 853.0 449.0 35.0\nTPS40195RGYR VQFN RGY 163000 338.0 355.0 50.0\nTPS40195RGYT VQFN RGY 16250 338.0 355.0 50.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS40195PW PW TSSOP 16 90 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS40195PWR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Operating Voltage Range: 4.5V to 20V
  - Output Voltage Range: As low as 0.591V ±0.5%
  
- **Current Ratings:**
  - Operating Current: 4 mA (VEN=3V)
  - Quiescent Current: 165-330 µA (VEN < 0.6V, VVDD = 12V/20V)
  
- **Power Consumption:**
  - Power Good Output: Open drain, pulls low under fault conditions.
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C
  - Storage Temperature: -55°C to 150°C
  
- **Package Type:**
  - Available in TSSOP (16 pins) and VQFN (16 pins) packages.
  
- **Special Features:**
  - 180° Bi-Directional Out-of-Phase Synchronization
  - Internal 5V Regulator
  - High and Low MOSFET Sense Overcurrent
  - Programmable Undervoltage Lockout (UVLO) and Hysteresis
  - Thermal Shutdown at 150°C
  - Selectable Soft Start
  - Prebias Output Safe
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (for TSSOP), 2 (for VQFN) according to JEDEC J-STD-020E.

#### Description:
The **TPS40195** is a synchronous buck controller designed for DC-DC conversion applications. It operates within a voltage range of 4.5V to 20V and can output voltages as low as 0.591V with high accuracy. The device features a voltage mode control architecture with an adjustable switching frequency from 100 kHz to 600 kHz, allowing for flexibility in design. It includes advanced features such as programmable short-circuit protection, undervoltage lockout, and soft-start capabilities, making it suitable for a variety of applications.

#### Typical Applications:
- **Digital TV**
- **Entry-Level and Midrange Servers**
- **Networking Equipment**
- **Non-Isolated DC-DC Modules**

The TPS40195 is particularly useful in applications requiring efficient power management, such as powering processors and FPGAs in computing and networking devices. Its ability to synchronize with other controllers enhances its utility in multi-phase power systems, ensuring stable and efficient operation.