{"vcs1":{"timestamp_begin":1745965308.125371504, "rt":0.86, "ut":0.23, "st":0.07}}
{"vcselab":{"timestamp_begin":1745965309.039099714, "rt":0.55, "ut":0.21, "st":0.04}}
{"link":{"timestamp_begin":1745965309.678343117, "rt":0.51, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745965307.965432021}
{"VCS_COMP_START_TIME": 1745965307.965432021}
{"VCS_COMP_END_TIME": 1745965310.290435217}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263956}}
{"vcselab": {"peak_mem": 140056}}
