<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h' l='596' type='805306368'/>
<use f='llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp' l='3101' u='r' c='_ZN12_GLOBAL__N_112X86AsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h' l='592'>// VEX_EVEX - Specifies that this instruction use EVEX form which provides
    // syntax support up to 32 512-bit register operands and up to 7 16-bit
    // mask operands as well as source operand data swizzling/memory operand
    // conversion, eviction hint, and rounding mode.</doc>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp' l='169' u='r' c='_ZL8isCDisp8miRi'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp' l='387' u='r' c='_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp' l='1008' u='r' c='_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='417' u='r' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='222' u='r' c='_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='1178' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel18PostprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFMA3Info.cpp' l='137' u='r' c='_ZN4llvm12getFMA3GroupEjm'/>
