
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002085                       # Number of seconds simulated
sim_ticks                                  2085299500                       # Number of ticks simulated
final_tick                                 2085299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167690                       # Simulator instruction rate (inst/s)
host_op_rate                                   167810                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10903080                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                   191.26                       # Real time elapsed on the host
sim_insts                                    32071999                       # Number of instructions simulated
sim_ops                                      32094892                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         312192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             446784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6981                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          15805883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         149710869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            429674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16112793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            153455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          15928647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            122764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          15990029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             214254116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     15805883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       429674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       153455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       122764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16511777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         15805883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        149710869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           429674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16112793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           153455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         15928647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           122764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         15990029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            214254116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 446784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  446784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2085260000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.046768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.141260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.392345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          103      7.08%      7.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1012     69.60%     76.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      2.13%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      0.96%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.96%     80.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.89%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.55%     82.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.55%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          251     17.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1454                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     52788250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               183682000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34905000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7561.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26311.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       214.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    214.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     298705.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6025320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3287625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29016000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            135785520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1109724165                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            274071000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1557909630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            749.287254                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    451520500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1561148500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4906440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2677125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            135785520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1110218355                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            273637500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1552208340                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            746.545180                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    451828000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      69420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1561794500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 582379                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           580180                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             5330                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              580355                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 577209                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.457918                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    815                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 108                       # Number of system calls
system.cpu0.numCycles                         4170600                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1136320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       8500465                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     582379                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            578024                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2986762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  10805                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  1121542                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1987                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           4128490                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.061699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.068741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2637346     63.88%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   98358      2.38%     66.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  119556      2.90%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  109354      2.65%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  126115      3.05%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  101573      2.46%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  114069      2.76%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  427519     10.36%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  394600      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             4128490                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.139639                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.038188                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  366598                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2686763                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   308955                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               761080                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  5094                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 920                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  321                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               8360997                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1131                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  5094                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  618288                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 422281                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9335                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   808794                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2264698                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8334454                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               1444187                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                640662                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                254096                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           10930811                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             41062774                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13834595                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             10848626                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   82185                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               136                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  3874442                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2131324                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              83324                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             8855                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             752                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8309744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 13038082                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             7151                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          43131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       131330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            84                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      4128490                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.158075                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.235804                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             638772     15.47%     15.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             585481     14.18%     29.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             554310     13.43%     43.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             425583     10.31%     53.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             618363     14.98%     68.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             618586     14.98%     83.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             401379      9.72%     93.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             195552      4.74%     97.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              90464      2.19%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        4128490                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                     34      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10277      0.95%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1072473     99.03%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  227      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4478039     34.35%     34.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1606042     12.32%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             6871661     52.70%     99.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              82337      0.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              13038082                       # Type of FU issued
system.cpu0.iq.rate                          3.126189                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1083011                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.083065                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          31294755                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          8353200                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8280009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              14121060                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             137                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        14579                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1609                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      4756623                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  5094                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  73575                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                27850                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8310027                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             7136                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2131324                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               83324                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               127                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 12457                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 7793                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            79                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4505                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          591                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5096                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             13030487                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              6868070                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             7595                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6950249                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  565603                       # Number of branches executed
system.cpu0.iew.exec_stores                     82179                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.124367                       # Inst execution rate
system.cpu0.iew.wb_sent                       8280422                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8280037                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  6294470                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  8718481                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.985335                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.721969                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          43185                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             5022                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4120420                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.006322                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.747050                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1797334     43.62%     43.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       850571     20.64%     64.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       404472      9.82%     74.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       206284      5.01%     79.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        44046      1.07%     80.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       190563      4.62%     84.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        56812      1.38%     86.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        44053      1.07%     87.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       526285     12.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4120420                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8258962                       # Number of instructions committed
system.cpu0.commit.committedOps               8266889                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2198460                       # Number of memory references committed
system.cpu0.commit.loads                      2116745                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    564614                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  7702786                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4462766     53.98%     53.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1605660     19.42%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2116745     25.61%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         81715      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8266889                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               526285                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    11903909                       # The number of ROB reads
system.cpu0.rob.rob_writes                   16628230                       # The number of ROB writes
system.cpu0.timesIdled                            417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    8258962                       # Number of Instructions Simulated
system.cpu0.committedOps                      8266889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.504979                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.504979                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.980281                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.980281                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                19451825                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7593085                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 45445455                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3269899                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                2214121                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           537796                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.985139                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1101549                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           538820                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.044373                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71827250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.985139                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.980454                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980454                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4940886                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4940886                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1095097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1095097                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         6334                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6334                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1101431                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1101431                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1101436                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1101436                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1024217                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1024217                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        75267                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        75267                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1099484                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1099484                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1099485                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1099485                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  12656588311                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12656588311                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4923802937                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4923802937                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  17580391248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17580391248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  17580391248                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17580391248                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2119314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2119314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        81601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        81601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2200915                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2200915                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2200921                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2200921                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.483278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.483278                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.922378                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.922378                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.499558                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.499558                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.499557                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.499557                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 12357.330830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12357.330830                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 65417.818393                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65417.818393                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15989.674473                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15989.674473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15989.659930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15989.659930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2584233                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           482289                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.358267                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       139384                       # number of writebacks
system.cpu0.dcache.writebacks::total           139384                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       493744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       493744                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        66912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        66912                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       560656                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       560656                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       560656                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       560656                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       530473                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       530473                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8355                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8355                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       538828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       538828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       538829                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       538829                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6695218282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6695218282                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    416034938                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    416034938                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   7111253220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7111253220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   7111329470                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7111329470                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.102388                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102388                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.244820                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.244820                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.244820                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.244820                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12621.223478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12621.223478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 49794.726272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49794.726272                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13197.631192                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13197.631192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 13197.748210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13197.748210                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              234                       # number of replacements
system.cpu0.icache.tags.tagsinuse          350.052995                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1120748                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              614                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1825.322476                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   350.052995                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.683697                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.683697                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2243698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2243698                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1120748                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1120748                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1120748                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1120748                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1120748                       # number of overall hits
system.cpu0.icache.overall_hits::total        1120748                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          794                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          794                       # number of overall misses
system.cpu0.icache.overall_misses::total          794                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53379239                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53379239                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53379239                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53379239                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53379239                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53379239                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1121542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1121542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1121542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1121542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1121542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1121542                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000708                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000708                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000708                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000708                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000708                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67228.260705                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67228.260705                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67228.260705                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67228.260705                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67228.260705                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67228.260705                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          616                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          616                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42519261                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42519261                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42519261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42519261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42519261                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42519261                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69024.774351                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69024.774351                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69024.774351                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69024.774351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69024.774351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69024.774351                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 548067                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           547568                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             4270                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              544509                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 544285                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.958862                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    246                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         3770844                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1086069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       8153394                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     548067                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            544531                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2678033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   8611                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  1083425                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1447                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3768415                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.165226                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.119955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2349965     62.36%     62.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   97389      2.58%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  101124      2.68%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  108720      2.89%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  107461      2.85%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  101097      2.68%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   97933      2.60%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  427061     11.33%     89.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  377665     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3768415                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.145343                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.162220                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  328855                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2420499                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   260538                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               754244                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  4278                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 216                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               8019291                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  4278                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  578708                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 418504                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1958                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   755372                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2009594                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               7995040                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               1445085                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                641077                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands           10642688                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             39442631                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        13300022                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             10574883                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   67790                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            50                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3844282                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2129660                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              13372                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             8582                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             154                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   7974897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 90                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 12694358                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             7010                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          32285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       106835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3768415                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.368620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.148108                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             371770      9.87%      9.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             572478     15.19%     25.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             532802     14.14%     39.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             413731     10.98%     50.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             600086     15.92%     66.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             610338     16.20%     82.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             391125     10.38%     92.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             192381      5.11%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              83704      2.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3768415                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1840      0.17%      0.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9881      0.91%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1070487     98.91%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   86      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4250809     33.49%     33.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1572868     12.39%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6857536     54.02%     99.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              13145      0.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              12694358                       # Type of FU issued
system.cpu1.iq.rate                          3.366450                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1082294                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.085258                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          30246435                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          8007283                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      7951478                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              13776652                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              40                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        12546                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          371                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      4743589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  4278                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  70958                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                27178                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            7974990                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             5936                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2129660                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               13372                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 12144                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 7462                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          4162                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                4250                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             12688064                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              6854051                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             6294                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6867152                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  534567                       # Number of branches executed
system.cpu1.iew.exec_stores                     13101                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.364781                       # Inst execution rate
system.cpu1.iew.wb_sent                       7951692                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      7951478                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6093979                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  8345396                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.108673                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.730220                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          32212                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             4243                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3762136                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.111221                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.777239                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1515186     40.27%     40.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       847836     22.54%     62.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       367165      9.76%     72.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       205776      5.47%     78.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        43236      1.15%     79.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       189139      5.03%     84.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        40893      1.09%     85.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44029      1.17%     86.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       508876     13.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3762136                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             7937701                       # Number of instructions committed
system.cpu1.commit.committedOps               7942702                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2130115                       # Number of memory references committed
system.cpu1.commit.loads                      2117114                       # Number of loads committed
system.cpu1.commit.membars                         38                       # Number of memory barriers committed
system.cpu1.commit.branches                    534249                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7408611                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  98                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4239720     53.38%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1572867     19.80%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2117114     26.65%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         13001      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          7942702                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               508876                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    11227810                       # The number of ROB reads
system.cpu1.rob.rob_writes                   15956212                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      399755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    7937701                       # Number of Instructions Simulated
system.cpu1.committedOps                      7942702                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.475055                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.475055                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.105020                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.105020                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                18915606                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7391550                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 44417238                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3193431                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2147722                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    28                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           533039                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.087689                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1099234                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           534061                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.058256                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        256564001                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.087689                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.890711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4797414                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4797414                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1094433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1094433                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         4792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4792                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1099225                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1099225                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1099227                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1099227                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1024230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1024230                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8200                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1032430                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1032430                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1032434                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1032434                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  12652961282                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12652961282                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    208740643                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    208740643                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        30000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        30000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  12861701925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12861701925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  12861701925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12861701925                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2118663                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2118663                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        12992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        12992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2131655                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2131655                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2131661                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2131661                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.483432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.483432                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.631158                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.631158                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.484333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.484333                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.484333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.484333                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12353.632760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12353.632760                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25456.175976                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25456.175976                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  2666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 12457.698754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12457.698754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 12457.650489                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12457.650489                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2589379                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           482029                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.371832                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       135282                       # number of writebacks
system.cpu1.dcache.writebacks::total           135282                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       494264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       494264                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       498366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       498366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       498366                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       498366                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       529966                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       529966                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4098                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       534064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       534064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       534067                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       534067                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6686094243                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6686094243                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    104352480                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    104352480                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        22500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        22500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   6790446723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6790446723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   6790472223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6790472223                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.250142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.250142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.315425                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.315425                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250540                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250540                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250540                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250540                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12616.081490                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12616.081490                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 25464.245974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25464.245974                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12714.668510                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12714.668510                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12714.644835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12714.644835                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.770262                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1083360                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         21667.200000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.770262                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.077676                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.077676                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2166900                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2166900                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1083360                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1083360                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1083360                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1083360                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1083360                       # number of overall hits
system.cpu1.icache.overall_hits::total        1083360                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3561216                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3561216                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3561216                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3561216                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3561216                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3561216                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1083425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1083425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1083425                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1083425                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1083425                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1083425                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000060                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000060                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54787.938462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54787.938462                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54787.938462                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54787.938462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54787.938462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54787.938462                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2617023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2617023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2617023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2617023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2617023                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2617023                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52340.460000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52340.460000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52340.460000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52340.460000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52340.460000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52340.460000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 547995                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           547486                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4274                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              544447                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 544209                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.956286                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    254                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         3770244                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1086096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       8153036                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     547995                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            544463                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      2678132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   8617                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  1083438                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1493                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           3768544                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.165066                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.119424                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2349614     62.35%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   97861      2.60%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  100750      2.67%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  109336      2.90%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  107010      2.84%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  101407      2.69%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   98488      2.61%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  426848     11.33%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  377230     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             3768544                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.145347                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.162469                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  329082                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2420493                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   259403                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               755285                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  4280                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 221                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               8018680                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  4280                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  578853                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 418655                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2362                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   755522                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2008871                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               7994705                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               1446131                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                637693                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands           10642084                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39441057                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        13299544                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             10574627                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   67455                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3844744                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2129733                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              13377                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             8545                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             129                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   7975006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 96                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 12701727                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             7223                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          32584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       107673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            27                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      3768544                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.370460                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.147719                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             371762      9.86%      9.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             570838     15.15%     25.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             532748     14.14%     39.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             413760     10.98%     50.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             600279     15.93%     66.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             611149     16.22%     82.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             392312     10.41%     92.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             192188      5.10%     97.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              83508      2.22%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        3768544                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1899      0.18%      0.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 10222      0.94%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      1.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1071585     98.87%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   81      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4250776     33.47%     33.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1572868     12.38%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6864940     54.05%     99.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              13143      0.10%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              12701727                       # Type of FU issued
system.cpu2.iq.rate                          3.368940                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    1083787                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.085326                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          30263008                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          8007697                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      7951381                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              13785514                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              38                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        12654                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          395                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      4751165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  4280                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  71437                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                26852                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            7975105                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             5754                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2129733                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               13377                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                41                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 11993                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 7189                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          4163                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                4252                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             12695554                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6861612                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             6173                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     6874708                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  534533                       # Number of branches executed
system.cpu2.iew.exec_stores                     13096                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.367303                       # Inst execution rate
system.cpu2.iew.wb_sent                       7951615                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      7951381                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  6094133                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  8346407                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.108983                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.730150                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          32595                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             4246                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      3762236                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.111116                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.775838                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1513266     40.22%     40.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       849351     22.58%     62.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       367627      9.77%     72.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       206022      5.48%     78.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        42949      1.14%     79.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       190574      5.07%     84.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40184      1.07%     85.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        44027      1.17%     86.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       508236     13.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      3762236                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             7937546                       # Number of instructions committed
system.cpu2.commit.committedOps               7942518                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2130061                       # Number of memory references committed
system.cpu2.commit.loads                      2117079                       # Number of loads committed
system.cpu2.commit.membars                         37                       # Number of memory barriers committed
system.cpu2.commit.branches                    534214                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7408457                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  95                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4239590     53.38%     53.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1572867     19.80%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2117079     26.66%     99.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         12982      0.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          7942518                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               508236                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    11228762                       # The number of ROB reads
system.cpu2.rob.rob_writes                   15956560                       # The number of ROB writes
system.cpu2.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      400355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    7937546                       # Number of Instructions Simulated
system.cpu2.committedOps                      7942518                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.474989                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.474989                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.105314                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.105314                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                18924994                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7391585                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 44439687                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 3193182                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                2147718                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           533071                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          912.077414                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1098939                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           534094                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.057576                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        256562500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   912.077414                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.890701                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890701                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4797465                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4797465                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1094162                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1094162                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         4768                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4768                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1098930                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1098930                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1098932                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1098932                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1024530                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1024530                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8206                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8206                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1032736                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1032736                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1032740                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1032740                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  12655651749                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12655651749                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    209774598                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    209774598                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        39499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        39499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        21500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        21500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  12865426347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12865426347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  12865426347                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12865426347                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2118692                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2118692                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        12974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        12974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2131666                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2131666                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2131672                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2131672                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.483567                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.483567                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.632496                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.632496                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.484474                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.484474                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.484474                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.484474                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 12352.641454                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12352.641454                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25563.563003                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25563.563003                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7899.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7899.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  7166.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7166.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 12457.613898                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12457.613898                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 12457.565648                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12457.565648                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2586929                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           482242                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.364379                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       134506                       # number of writebacks
system.cpu2.dcache.writebacks::total           134506                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       494533                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       494533                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         4107                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4107                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       498640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       498640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       498640                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       498640                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       529997                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       529997                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4099                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4099                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       534096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       534096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       534099                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       534099                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6685254412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6685254412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    104604950                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    104604950                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        31001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        31001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   6789859362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6789859362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   6789875862                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6789875862                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.250153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.250153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.315940                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.315940                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250553                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250553                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250554                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250554                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12613.758968                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12613.758968                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 25519.626738                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25519.626738                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  6200.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6200.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12712.806990                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12712.806990                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12712.766476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12712.766476                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.770948                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1083373                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         21242.607843                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.770948                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.077678                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.077678                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2166927                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2166927                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1083373                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1083373                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1083373                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1083373                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1083373                       # number of overall hits
system.cpu2.icache.overall_hits::total        1083373                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2835961                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2835961                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2835961                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2835961                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2835961                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2835961                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1083438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1083438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1083438                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1083438                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1083438                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1083438                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000060                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000060                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 43630.169231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43630.169231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 43630.169231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43630.169231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 43630.169231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43630.169231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           51                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           51                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           51                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2099030                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2099030                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2099030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2099030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2099030                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2099030                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 41157.450980                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41157.450980                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 41157.450980                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41157.450980                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 41157.450980                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41157.450980                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 548016                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           547545                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             4265                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              544533                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 544237                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.945641                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    226                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         3769826                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1085691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       8153484                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     548016                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            544463                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2678765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   8603                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  1083368                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 1486                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           3768765                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.165005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.119538                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2349978     62.35%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   97517      2.59%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  101100      2.68%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  108950      2.89%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  107492      2.85%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  101381      2.69%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   98074      2.60%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  426672     11.32%     89.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  377601     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             3768765                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.145369                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.162828                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  328938                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2420884                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   259394                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               755278                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  4270                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 196                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               8018279                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  4270                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  578336                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 417695                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2325                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   755765                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              2010373                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               7994736                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               1445431                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                642267                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands           10642472                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             39441287                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13299648                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10575077                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   67395                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3840406                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2129618                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              13259                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             8553                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             146                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   7974754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 87                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 12697785                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             7099                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          32058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       106051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      3768765                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.369216                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.148073                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             371903      9.87%      9.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             572382     15.19%     25.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             532295     14.12%     39.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             413242     10.96%     50.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             600740     15.94%     66.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             610364     16.20%     82.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             392093     10.40%     92.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             192219      5.10%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              83527      2.22%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        3768765                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1847      0.17%      0.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 10041      0.93%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      1.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1070813     98.89%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   77      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              4250889     33.48%     33.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             1572868     12.39%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             6860973     54.03%     99.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              13055      0.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              12697785                       # Type of FU issued
system.cpu3.iq.rate                          3.368268                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    1082778                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.085273                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          30254212                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          8006910                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      7951577                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              13780563                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              38                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        12508                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          261                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      4747157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  4270                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  71320                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                27054                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            7974844                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             6042                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2129618                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               13259                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                36                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 12084                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 7311                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4162                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                4241                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             12691820                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              6857695                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             5965                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     6870733                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  534571                       # Number of branches executed
system.cpu3.iew.exec_stores                     13038                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.366686                       # Inst execution rate
system.cpu3.iew.wb_sent                       7951811                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      7951577                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6094747                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  8347712                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.109269                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.730110                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          32077                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             4234                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3762550                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.111011                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.776866                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1515034     40.27%     40.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       848580     22.55%     62.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       366951      9.75%     72.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       205754      5.47%     78.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        42914      1.14%     79.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       189822      5.05%     84.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        40764      1.08%     85.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        44159      1.17%     86.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       508572     13.52%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3762550                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             7937790                       # Number of instructions committed
system.cpu3.commit.committedOps               7942783                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2130108                       # Number of memory references committed
system.cpu3.commit.loads                      2117110                       # Number of loads committed
system.cpu3.commit.membars                         37                       # Number of memory barriers committed
system.cpu3.commit.branches                    534270                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7408669                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  97                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4239808     53.38%     53.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        1572867     19.80%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2117110     26.65%     99.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         12998      0.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          7942783                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               508572                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    11228461                       # The number of ROB reads
system.cpu3.rob.rob_writes                   15955936                       # The number of ROB writes
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      400773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    7937790                       # Number of Instructions Simulated
system.cpu3.committedOps                      7942783                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.474921                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.474921                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.105612                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.105612                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                18920523                       # number of integer regfile reads
system.cpu3.int_regfile_writes                7391622                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 44428515                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 3193683                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                2159921                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           533091                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          912.088740                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1099390                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           534113                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.058347                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        256564000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   912.088740                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.890712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890712                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4797619                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4797619                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1094595                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1094595                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4787                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4787                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1099382                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1099382                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1099384                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1099384                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1024152                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1024152                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8205                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8205                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1032357                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1032357                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1032361                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1032361                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  12647589847                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12647589847                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    210105163                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    210105163                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        21000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        21000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  12857695010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12857695010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  12857695010                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12857695010                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2118747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2118747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        12992                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        12992                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2131739                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2131739                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2131745                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2131745                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.483376                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.483376                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.631542                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.631542                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.484279                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.484279                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.484280                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.484280                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12349.328856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12349.328856                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25606.966849                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25606.966849                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         7000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 12454.698336                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12454.698336                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 12454.650079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12454.650079                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2586039                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           481874                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.366629                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       135500                       # number of writebacks
system.cpu3.dcache.writebacks::total           135500                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       494140                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       494140                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4104                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4104                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       498244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       498244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       498244                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       498244                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       530012                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       530012                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4101                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4101                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       534113                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534113                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       534116                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534116                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   6683522554                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6683522554                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    104859176                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    104859176                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   6788381730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6788381730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   6788398230                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6788398230                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.250154                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.250154                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.315656                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.315656                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250553                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250553                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250553                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250553                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 12610.134401                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12610.134401                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 25569.172397                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25569.172397                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12709.635845                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12709.635845                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12709.595350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12709.595350                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           39.770501                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1083304                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         20832.769231                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    39.770501                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.077677                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.077677                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2166788                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2166788                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1083304                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1083304                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1083304                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1083304                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1083304                       # number of overall hits
system.cpu3.icache.overall_hits::total        1083304                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1739969                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1739969                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1739969                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1739969                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1739969                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1739969                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1083368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1083368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1083368                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1083368                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1083368                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1083368                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000059                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000059                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 27187.015625                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27187.015625                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 27187.015625                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27187.015625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 27187.015625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27187.015625                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           52                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           52                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1318772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1318772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1318772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1318772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1318772                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1318772                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        25361                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        25361                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        25361                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        25361                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        25361                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        25361                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5414.615470                       # Cycle average of tags in use
system.l2.tags.total_refs                     1120149                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    162.199392                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4807.020269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       466.401021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       110.853076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        11.751625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         7.525782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.811307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.360759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         3.613092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         3.278540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.146699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.165241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5761                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210754                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9213416                       # Number of tag accesses
system.l2.tags.data_accesses                  9213416                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  95                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              145573                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              145534                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              144979                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              145888                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  582156                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           544672                       # number of Writeback hits
system.l2.Writeback_hits::total                544672                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              3602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              3579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              3580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14341                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   95                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               149175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               149113                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               148559                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               149468                       # number of demand (read+write) hits
system.l2.demand_hits::total                   596497                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  95                       # number of overall hits
system.l2.overall_hits::cpu0.data              149175                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu1.data              149113                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu2.data              148559                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu3.data              149468                       # number of overall hits
system.l2.overall_hits::total                  596497                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               521                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               147                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   759                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6298                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               4896                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                528                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                522                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                524                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7057                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               521                       # number of overall misses
system.l2.overall_misses::cpu0.data              4896                       # number of overall misses
system.l2.overall_misses::cpu1.inst                30                       # number of overall misses
system.l2.overall_misses::cpu1.data               528                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data               522                       # number of overall misses
system.l2.overall_misses::cpu3.inst                12                       # number of overall misses
system.l2.overall_misses::cpu3.data               524                       # number of overall misses
system.l2.overall_misses::total                  7057                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40893750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     12323000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2337500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       937500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1751000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       404500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst       828250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       541500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60017000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        92997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        92997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    349916749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     43143500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     42833250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     42797000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     478690499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40893750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    362239749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     44081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     43237750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst       828250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     43338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        538707499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40893750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    362239749                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2337500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     44081000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1751000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     43237750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst       828250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     43338500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       538707499                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          145720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          145546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          144985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          145895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              582915                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       544672                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            544672                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          4095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          4097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20639                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           154071                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           149641                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           149081                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           149992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               603554                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          154071                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          149641                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          149081                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          149992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              603554                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.845779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.001009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.600000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.470588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001302                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.600000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.568674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.126007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.125977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305150                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.845779                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.031778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.003528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.470588                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.003501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.003494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011692                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.845779                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.031778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.003528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.470588                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.003501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.003494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011692                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78490.882917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83829.931973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 77916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        78125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 72958.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 67416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 69020.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 77357.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79073.781291                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        30999                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        30999                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73682.196041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 83611.434109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 83010.174419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 82779.497099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76006.748015                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78490.882917                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73986.876838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 77916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 83486.742424                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 72958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 82830.938697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 69020.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 82707.061069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76336.615984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78490.882917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73986.876838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 77916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 83486.742424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 72958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 82830.938697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 69020.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 82707.061069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76336.615984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 74                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  74                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 74                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              685                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         4749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6298                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          4879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         4879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6983                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34138000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      9568500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1141500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       597000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       320250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       183000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       266750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       267250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46482250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        52503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        52503                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    290645251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     36715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     36406250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     36352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    400119501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    300213751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     37312500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       320250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     36589250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       266750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     36619750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    446601751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    300213751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     37312500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       320250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     36589250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       266750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     36619750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    446601751                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.837662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000892                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.280000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000062                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.098039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001175                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.568674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.126007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.125977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305150                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.837662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.031667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.280000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.098039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.003474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.837662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.031667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.280000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.098039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.003474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011570                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66158.914729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73603.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 81535.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 66333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        64050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        61000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 66687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 66812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67857.299270                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61201.358391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 71154.069767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 70554.748062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 70314.313346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63531.200540                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66158.914729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61531.820250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 81535.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 71071.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        64050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 70499.518304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 66687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 70287.428023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63955.570815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66158.914729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61531.820250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 81535.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 71071.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        64050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 70499.518304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 66687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 70287.428023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63955.570815                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 684                       # Transaction distribution
system.membus.trans_dist::ReadResp                683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6297                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6297                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       446720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  446720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               11                       # Total snoops (count)
system.membus.snoop_fanout::samples              6996                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6996    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6996                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7685500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36919746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2121243                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2121241                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           544672                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       832294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       818998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       817695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       819615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3290138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18781120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18235072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     18149568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     18271488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73486336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1538346                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2686579                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                2686579    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2686579                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1887961500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             90.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021239                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         853179990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            40.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             81477                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         845436780                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            40.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             83970                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         845416605                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            40.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            81728                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        845387728                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           40.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
