{
  "module_name": "qcom,sm6350-camcc.h",
  "hash_id": "954dcd51073065110605d81a3fa85b8762bdfc65f56fc0b6715dd66689b9bda5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,sm6350-camcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_CAMCC_SM6350_H\n#define _DT_BINDINGS_CLK_QCOM_CAMCC_SM6350_H\n\n \n#define CAMCC_PLL2_OUT_EARLY\t\t0\n#define CAMCC_PLL0\t\t\t1\n#define CAMCC_PLL0_OUT_EVEN\t\t2\n#define CAMCC_PLL1\t\t\t3\n#define CAMCC_PLL1_OUT_EVEN\t\t4\n#define CAMCC_PLL2\t\t\t5\n#define CAMCC_PLL2_OUT_MAIN\t\t6\n#define CAMCC_PLL3\t\t\t7\n#define CAMCC_BPS_AHB_CLK\t\t8\n#define CAMCC_BPS_AREG_CLK\t\t9\n#define CAMCC_BPS_AXI_CLK\t\t10\n#define CAMCC_BPS_CLK\t\t\t11\n#define CAMCC_BPS_CLK_SRC\t\t12\n#define CAMCC_CAMNOC_ATB_CLK\t\t13\n#define CAMCC_CAMNOC_AXI_CLK\t\t14\n#define CAMCC_CCI_0_CLK\t\t15\n#define CAMCC_CCI_0_CLK_SRC\t\t16\n#define CAMCC_CCI_1_CLK\t\t17\n#define CAMCC_CCI_1_CLK_SRC\t\t18\n#define CAMCC_CORE_AHB_CLK\t\t19\n#define CAMCC_CPAS_AHB_CLK\t\t20\n#define CAMCC_CPHY_RX_CLK_SRC\t\t21\n#define CAMCC_CSI0PHYTIMER_CLK\t\t22\n#define CAMCC_CSI0PHYTIMER_CLK_SRC\t23\n#define CAMCC_CSI1PHYTIMER_CLK\t\t24\n#define CAMCC_CSI1PHYTIMER_CLK_SRC\t25\n#define CAMCC_CSI2PHYTIMER_CLK\t\t26\n#define CAMCC_CSI2PHYTIMER_CLK_SRC\t27\n#define CAMCC_CSI3PHYTIMER_CLK\t\t28\n#define CAMCC_CSI3PHYTIMER_CLK_SRC\t29\n#define CAMCC_CSIPHY0_CLK\t\t30\n#define CAMCC_CSIPHY1_CLK\t\t31\n#define CAMCC_CSIPHY2_CLK\t\t32\n#define CAMCC_CSIPHY3_CLK\t\t33\n#define CAMCC_FAST_AHB_CLK_SRC\t\t34\n#define CAMCC_ICP_APB_CLK\t\t35\n#define CAMCC_ICP_ATB_CLK\t\t36\n#define CAMCC_ICP_CLK\t\t\t37\n#define CAMCC_ICP_CLK_SRC\t\t38\n#define CAMCC_ICP_CTI_CLK\t\t39\n#define CAMCC_ICP_TS_CLK\t\t40\n#define CAMCC_IFE_0_AXI_CLK\t\t41\n#define CAMCC_IFE_0_CLK\t\t42\n#define CAMCC_IFE_0_CLK_SRC\t\t43\n#define CAMCC_IFE_0_CPHY_RX_CLK\t44\n#define CAMCC_IFE_0_CSID_CLK\t\t45\n#define CAMCC_IFE_0_CSID_CLK_SRC\t46\n#define CAMCC_IFE_0_DSP_CLK\t\t47\n#define CAMCC_IFE_1_AXI_CLK\t\t48\n#define CAMCC_IFE_1_CLK\t\t49\n#define CAMCC_IFE_1_CLK_SRC\t\t50\n#define CAMCC_IFE_1_CPHY_RX_CLK\t51\n#define CAMCC_IFE_1_CSID_CLK\t\t52\n#define CAMCC_IFE_1_CSID_CLK_SRC\t53\n#define CAMCC_IFE_1_DSP_CLK\t\t54\n#define CAMCC_IFE_2_AXI_CLK\t\t55\n#define CAMCC_IFE_2_CLK\t\t56\n#define CAMCC_IFE_2_CLK_SRC\t\t57\n#define CAMCC_IFE_2_CPHY_RX_CLK\t58\n#define CAMCC_IFE_2_CSID_CLK\t\t59\n#define CAMCC_IFE_2_CSID_CLK_SRC\t60\n#define CAMCC_IFE_2_DSP_CLK\t\t61\n#define CAMCC_IFE_LITE_CLK\t\t62\n#define CAMCC_IFE_LITE_CLK_SRC\t\t63\n#define CAMCC_IFE_LITE_CPHY_RX_CLK\t64\n#define CAMCC_IFE_LITE_CSID_CLK\t65\n#define CAMCC_IFE_LITE_CSID_CLK_SRC\t66\n#define CAMCC_IPE_0_AHB_CLK\t\t67\n#define CAMCC_IPE_0_AREG_CLK\t\t68\n#define CAMCC_IPE_0_AXI_CLK\t\t69\n#define CAMCC_IPE_0_CLK\t\t70\n#define CAMCC_IPE_0_CLK_SRC\t\t71\n#define CAMCC_JPEG_CLK\t\t\t72\n#define CAMCC_JPEG_CLK_SRC\t\t73\n#define CAMCC_LRME_CLK\t\t\t74\n#define CAMCC_LRME_CLK_SRC\t\t75\n#define CAMCC_MCLK0_CLK\t\t76\n#define CAMCC_MCLK0_CLK_SRC\t\t77\n#define CAMCC_MCLK1_CLK\t\t78\n#define CAMCC_MCLK1_CLK_SRC\t\t79\n#define CAMCC_MCLK2_CLK\t\t80\n#define CAMCC_MCLK2_CLK_SRC\t\t81\n#define CAMCC_MCLK3_CLK\t\t82\n#define CAMCC_MCLK3_CLK_SRC\t\t83\n#define CAMCC_MCLK4_CLK\t\t84\n#define CAMCC_MCLK4_CLK_SRC\t\t85\n#define CAMCC_SLOW_AHB_CLK_SRC\t\t86\n#define CAMCC_SOC_AHB_CLK\t\t87\n#define CAMCC_SYS_TMR_CLK\t\t88\n\n \n#define BPS_GDSC\t\t\t0\n#define IPE_0_GDSC\t\t\t1\n#define IFE_0_GDSC\t\t\t2\n#define IFE_1_GDSC\t\t\t3\n#define IFE_2_GDSC\t\t\t4\n#define TITAN_TOP_GDSC\t\t\t5\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}