// Seed: 3101500244
macromodule module_0 (
    id_1
);
  inout wire id_1;
  tri1 id_2 = id_2 * 1;
  localparam id_3 = 1;
  parameter id_4#(
      .id_5(id_4),
      .id_6(id_3),
      .id_7((id_5))
  ) = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (id_6);
endmodule
module module_2 #(
    parameter id_3 = 32'd2
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output tri id_5;
  output wire id_4;
  inout wire _id_3;
  module_0 modCall_1 (id_1);
  output wire id_2;
  inout wire id_1;
  wire [1 : id_3] id_7, id_8, id_9;
  assign id_5 = -1;
  assign id_9 = (id_6);
  logic id_10;
  ;
endmodule
