<module id="NVIC" HW_revision="" description="NVIC Registers">
	<register id="NVIC_ISER0" width="32" page="1" offset="0x100" internal="0" description="NVIC Interrupt Set Enable Register 0">
		<bitfield id="SETENA0" description="Set INTR0 Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SETENA1" description="Set INTR1 Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SETENA2" description="Set INTR2 Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SETENA3" description="Set INTR3 Enable" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SETENA4" description="Set INTR4 Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SETENA5" description="Set INTR5 Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SETENA6" description="Set INTR6 Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SETENA7" description="Set INTR7 Enable" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SETENA8" description="Set INTR8 Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SETENA9" description="Set INTR9 Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SETENA10" description="Set INTR10 Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SETENA11" description="Set INTR11 Enable" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SETENA12" description="Set INTR12 Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SETENA13" description="Set INTR13 Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SETENA14" description="Set INTR14 Enable" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SETENA15" description="Set INTR15 Enable" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SETENA16" description="Set INTR16 Enable" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SETENA17" description="Set INTR17 Enable" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SETENA18" description="Set INTR18 Enable" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SETENA19" description="Set INTR19 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SETENA20" description="Set INTR20 Enable" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SETENA21" description="Set INTR21 Enable" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SETENA22" description="Set INTR22 Enable" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="SETENA23" description="Set INTR23 Enable" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="SETENA24" description="Set INTR24 Enable" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="SETENA25" description="Set INTR25 Enable" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="SETENA26" description="Set INTR26 Enable" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="SETENA27" description="Set INTR27 Enable" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="SETENA28" description="Set INTR28 Enable" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="SETENA29" description="Set INTR29 Enable" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="SETENA30" description="Set INTR30 Enable" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="SETENA31" description="Set INTR31 Enable" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ISER1" width="32" page="1" offset="0x104" internal="0" description="NVIC Interrupt Set Enable Register 1">
		<bitfield id="SETENA32" description="Set INTR32 Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SETENA33" description="Set INTR33 Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SETENA34" description="Set INTR34 Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SETENA35" description="Set INTR35 Enable" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SETENA36" description="Set INTR36 Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SETENA37" description="Set INTR37 Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SETENA38" description="Set INTR38 Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SETENA39" description="Set INTR39 Enable" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SETENA40" description="Set INTR40 Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SETENA41" description="Set INTR41 Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SETENA42" description="Set INTR42 Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SETENA43" description="Set INTR43 Enable" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SETENA44" description="Set INTR44 Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SETENA45" description="Set INTR45 Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SETENA46" description="Set INTR46 Enable" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SETENA47" description="Set INTR47 Enable" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SETENA48" description="Set INTR48 Enable" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SETENA49" description="Set INTR49 Enable" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SETENA50" description="Set INTR50 Enable" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SETENA51" description="Set INTR51 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SETENA52" description="Set INTR52 Enable" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SETENA53" description="Set INTR53 Enable" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SETENA54" description="Set INTR54 Enable" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="SETENA55" description="Set INTR55 Enable" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="SETENA56" description="Set INTR56 Enable" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="SETENA57" description="Set INTR57 Enable" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="SETENA58" description="Set INTR58 Enable" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="SETENA59" description="Set INTR59 Enable" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="SETENA60" description="Set INTR60 Enable" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="SETENA61" description="Set INTR61 Enable" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="SETENA62" description="Set INTR62 Enable" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="SETENA63" description="Set INTR63 Enable" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ICER0" width="32" page="1" offset="0x180" internal="0" description="NVIC Interrupt Clear Enable Register 0">
		<bitfield id="CLRENA0" description="Clear INTR0 Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA1" description="Clear INTR1 Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA2" description="Clear INTR2 Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA3" description="Clear INTR3 Enable" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA4" description="Clear INTR4 Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA5" description="Clear INTR5 Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA6" description="Clear INTR6 Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA7" description="Clear INTR7 Enable" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA8" description="Clear INTR8 Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA9" description="Clear INTR9 Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA10" description="Clear INTR10 Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA11" description="Clear INTR11 Enable" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA12" description="Clear INTR12 Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA13" description="Clear INTR13 Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA14" description="Clear INTR14 Enable" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA15" description="Clear INTR15 Enable" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA16" description="Clear INTR16 Enable" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA17" description="Clear INTR17 Enable" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA18" description="Clear INTR18 Enable" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA19" description="Clear INTR19 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA20" description="Clear INTR20 Enable" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA21" description="Clear INTR21 Enable" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA22" description="Clear INTR22 Enable" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA23" description="Clear INTR23 Enable" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA24" description="Clear INTR24 Enable" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA25" description="Clear INTR25 Enable" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA26" description="Clear INTR26 Enable" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA27" description="Clear INTR27 Enable" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA28" description="Clear INTR28 Enable" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA29" description="Clear INTR29 Enable" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA30" description="Clear INTR30 Enable" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA31" description="Clear INTR31 Enable" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ICER1" width="32" page="1" offset="0x184" internal="0" description="NVIC Interrupt Clear Enable Register 1">
		<bitfield id="CLRENA32" description="Clear INTR32 Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA33" description="Clear INTR33 Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA34" description="Clear INTR34 Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA35" description="Clear INTR35 Enable" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA36" description="Clear INTR36 Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA37" description="Clear INTR37 Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA38" description="Clear INTR38 Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA39" description="Clear INTR39 Enable" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA40" description="Clear INTR40 Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA41" description="Clear INTR41 Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA42" description="Clear INTR42 Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA43" description="Clear INTR43 Enable" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA44" description="Clear INTR44 Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA45" description="Clear INTR45 Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA46" description="Clear INTR46 Enable" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA47" description="Clear INTR47 Enable" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA48" description="Clear INTR48 Enable" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA49" description="Clear INTR49 Enable" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA50" description="Clear INTR50 Enable" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA51" description="Clear INTR51 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA52" description="Clear INTR52 Enable" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA53" description="Clear INTR53 Enable" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA54" description="Clear INTR54 Enable" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA55" description="Clear INTR55 Enable" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA56" description="Clear INTR56 Enable" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA57" description="Clear INTR57 Enable" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA58" description="Clear INTR58 Enable" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA59" description="Clear INTR59 Enable" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA60" description="Clear INTR60 Enable" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA61" description="Clear INTR61 Enable" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA62" description="Clear INTR62 Enable" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CLRENA63" description="Clear INTR63 Enable" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ISPR0" width="32" page="1" offset="0x200" internal="0" description="NVIC Interrupt Set Pending Register 0">
		<bitfield id="SETPEND0" description="Set INTR0 Pending" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND1" description="Set INTR1 Pending" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND2" description="Set INTR2 Pending" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND3" description="Set INTR3 Pending" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND4" description="Set INTR4 Pending" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND5" description="Set INTR5 Pending" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND6" description="Set INTR6 Pending" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND7" description="Set INTR7 Pending" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND8" description="Set INTR8 Pending" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND9" description="Set INTR9 Pending" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND10" description="Set INTR10 Pending" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND11" description="Set INTR11 Pending" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND12" description="Set INTR12 Pending" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND13" description="Set INTR13 Pending" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND14" description="Set INTR14 Pending" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND15" description="Set INTR15 Pending" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND16" description="Set INTR16 Pending" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND17" description="Set INTR17 Pending" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND18" description="Set INTR18 Pending" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND19" description="Set INTR19 Pending" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND20" description="Set INTR20 Pending" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND21" description="Set INTR21 Pending" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND22" description="Set INTR22 Pending" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND23" description="Set INTR23 Pending" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND24" description="Set INTR24 Pending" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND25" description="Set INTR25 Pending" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND26" description="Set INTR26 Pending" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND27" description="Set INTR27 Pending" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND28" description="Set INTR28 Pending" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND29" description="Set INTR29 Pending" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND30" description="Set INTR30 Pending" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND31" description="Set INTR31 Pending" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ISPR1" width="32" page="1" offset="0x204" internal="0" description="NVIC Interrupt Set Pending Register 1">
		<bitfield id="SETPEND32" description="Set INTR32 Pending" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND33" description="Set INTR33 Pending" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND34" description="Set INTR34 Pending" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND35" description="Set INTR35 Pending" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND36" description="Set INTR36 Pending" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND37" description="Set INTR37 Pending" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND38" description="Set INTR38 Pending" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND39" description="Set INTR39 Pending" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND40" description="Set INTR40 Pending" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND41" description="Set INTR41 Pending" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND42" description="Set INTR42 Pending" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND43" description="Set INTR43 Pending" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND44" description="Set INTR44 Pending" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND45" description="Set INTR45 Pending" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND46" description="Set INTR46 Pending" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND47" description="Set INTR47 Pending" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND48" description="Set INTR48 Pending" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND49" description="Set INTR49 Pending" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND50" description="Set INTR50 Pending" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND51" description="Set INTR51 Pending" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND52" description="Set INTR52 Pending" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND53" description="Set INTR53 Pending" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND54" description="Set INTR54 Pending" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND55" description="Set INTR55 Pending" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND56" description="Set INTR56 Pending" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND57" description="Set INTR57 Pending" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND58" description="Set INTR58 Pending" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND59" description="Set INTR59 Pending" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND60" description="Set INTR60 Pending" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND61" description="Set INTR61 Pending" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND62" description="Set INTR62 Pending" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND63" description="Set INTR63 Pending" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ISPR2" width="32" page="1" offset="0x208" internal="0" description="NVIC Interrupt Set Pending Register 2">
		<bitfield id="SETPEND64" description="Set INTR64 Pending" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND65" description="Set INTR65 Pending" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND66" description="Set INTR66 Pending" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND67" description="Set INTR67 Pending" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND68" description="Set INTR68 Pending" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND69" description="Set INTR69 Pending" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND70" description="Set INTR70 Pending" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND71" description="Set INTR71 Pending" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND72" description="Set INTR72 Pending" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND73" description="Set INTR73 Pending" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND74" description="Set INTR74 Pending" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND75" description="Set INTR75 Pending" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND76" description="Set INTR76 Pending" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND77" description="Set INTR77 Pending" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND78" description="Set INTR78 Pending" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND79" description="Set INTR79 Pending" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND80" description="Set INTR80 Pending" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND81" description="Set INTR81 Pending" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND82" description="Set INTR82 Pending" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND83" description="Set INTR83 Pending" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND84" description="Set INTR84 Pending" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND85" description="Set INTR85 Pending" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND86" description="Set INTR86 Pending" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND87" description="Set INTR87 Pending" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND88" description="Set INTR88 Pending" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND89" description="Set INTR89 Pending" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND90" description="Set INTR90 Pending" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND91" description="Set INTR91 Pending" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND92" description="Set INTR92 Pending" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND93" description="Set INTR93 Pending" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND94" description="Set INTR94 Pending" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="SETPEND95" description="Set INTR95 Pending" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ICPR0" width="32" page="1" offset="0x280" internal="0" description="NVIC Interrupt Clear Pending Register 0">
		<bitfield id="CLRPEND0" description="Clear INTR0 Pending" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND1" description="Clear INTR1 Pending" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND2" description="Clear INTR2 Pending" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND3" description="Clear INTR3 Pending" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND4" description="Clear INTR4 Pending" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND5" description="Clear INTR5 Pending" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND6" description="Clear INTR6 Pending" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND7" description="Clear INTR7 Pending" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND8" description="Clear INTR8 Pending" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND9" description="Clear INTR9 Pending" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND10" description="Clear INTR10 Pending" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND11" description="Clear INTR11 Pending" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND12" description="Clear INTR12 Pending" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND13" description="Clear INTR13 Pending" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND14" description="Clear INTR14 Pending" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND15" description="Clear INTR15 Pending" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND16" description="Clear INTR16 Pending" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND17" description="Clear INTR17 Pending" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND18" description="Clear INTR18 Pending" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND19" description="Clear INTR19 Pending" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND20" description="Clear INTR20 Pending" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND21" description="Clear INTR21 Pending" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND22" description="Clear INTR22 Pending" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND23" description="Clear INTR23 Pending" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND24" description="Clear INTR24 Pending" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND25" description="Clear INTR25 Pending" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND26" description="Clear INTR26 Pending" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND27" description="Clear INTR27 Pending" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND28" description="Clear INTR28 Pending" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND29" description="Clear INTR29 Pending" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND30" description="Clear INTR30 Pending" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND31" description="Clear INTR31 Pending" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_ICPR1" width="32" page="1" offset="0x284" internal="0" description="NVIC Interrupt Clear Pending Register 1">
		<bitfield id="CLRPEND32" description="Clear INTR32 Pending" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND33" description="Clear INTR33 Pending" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND34" description="Clear INTR34 Pending" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND35" description="Clear INTR35 Pending" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND36" description="Clear INTR36 Pending" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND37" description="Clear INTR37 Pending" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND38" description="Clear INTR38 Pending" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND39" description="Clear INTR39 Pending" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND40" description="Clear INTR40 Pending" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND41" description="Clear INTR41 Pending" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND42" description="Clear INTR42 Pending" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND43" description="Clear INTR43 Pending" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND44" description="Clear INTR44 Pending" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND45" description="Clear INTR45 Pending" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND46" description="Clear INTR46 Pending" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND47" description="Clear INTR47 Pending" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND48" description="Clear INTR48 Pending" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND49" description="Clear INTR49 Pending" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND50" description="Clear INTR50 Pending" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND51" description="Clear INTR51 Pending" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND52" description="Clear INTR52 Pending" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND53" description="Clear INTR53 Pending" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND54" description="Clear INTR54 Pending" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND55" description="Clear INTR55 Pending" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND56" description="Clear INTR56 Pending" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND57" description="Clear INTR57 Pending" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND58" description="Clear INTR58 Pending" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND59" description="Clear INTR59 Pending" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND60" description="Clear INTR60 Pending" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND61" description="Clear INTR61 Pending" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND62" description="Clear INTR62 Pending" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CLRPEND63" description="Clear INTR63 Pending" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="NVIC_IABR0" width="32" page="1" offset="0x300" internal="0" description="NVIC Interrupt Active Bit Register 0">
		<bitfield id="ACTIVE0" description="INTR0 Active" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE1" description="INTR1 Active" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE2" description="INTR2 Active" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE3" description="INTR3 Active" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE4" description="INTR4 Active" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE5" description="INTR5 Active" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE6" description="INTR6 Active" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE7" description="INTR7 Active" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE8" description="INTR8 Active" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE9" description="INTR9 Active" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE10" description="INTR10 Active" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE11" description="INTR11 Active" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE12" description="INTR12 Active" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE13" description="INTR13 Active" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE14" description="INTR14 Active" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE15" description="INTR15 Active" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE16" description="INTR16 Active" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE17" description="INTR17 Active" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE18" description="INTR18 Active" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE19" description="INTR19 Active" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE20" description="INTR20 Active" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE21" description="INTR21 Active" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE22" description="INTR22 Active" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE23" description="INTR23 Active" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE24" description="INTR24 Active" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE25" description="INTR25 Active" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE26" description="INTR26 Active" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE27" description="INTR27 Active" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE28" description="INTR28 Active" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE29" description="INTR29 Active" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE30" description="INTR30 Active" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE31" description="INTR31 Active" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="NVIC_IABR1" width="32" page="1" offset="0x304" internal="0" description="NVIC Interrupt Active Bit Register 1">
		<bitfield id="ACTIVE32" description="INTR32 Active" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE33" description="INTR33 Active" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE34" description="INTR34 Active" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE35" description="INTR35 Active" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE36" description="INTR36 Active" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE37" description="INTR37 Active" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE38" description="INTR38 Active" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE39" description="INTR39 Active" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE40" description="INTR40 Active" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE41" description="INTR41 Active" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE42" description="INTR42 Active" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE43" description="INTR43 Active" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE44" description="INTR44 Active" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE45" description="INTR45 Active" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE46" description="INTR46 Active" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE47" description="INTR47 Active" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE48" description="INTR48 Active" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE49" description="INTR49 Active" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE50" description="INTR50 Active" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE51" description="INTR51 Active" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE52" description="INTR52 Active" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE53" description="INTR53 Active" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE54" description="INTR54 Active" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE55" description="INTR55 Active" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE56" description="INTR56 Active" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE57" description="INTR57 Active" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE58" description="INTR58 Active" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE59" description="INTR59 Active" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE60" description="INTR60 Active" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE61" description="INTR61 Active" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE62" description="INTR62 Active" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="ACTIVE63" description="INTR63 Active" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="NVIC_IPR0" width="32" page="1" offset="0x400" internal="0" description="NVIC Interrupt Priority Register 0">
		<bitfield id="PRI_0" description="Priority, byte offset 0" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_1" description="Priority, byte offset 1" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_2" description="Priority, byte offset 2" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_3" description="Priority, byte offset 3" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR1" width="32" page="1" offset="0x404" internal="0" description="NVIC Interrupt Priority Register 1">
		<bitfield id="PRI_4" description="Priority, byte offset 4" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_5" description="Priority, byte offset 5" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_6" description="Priority, byte offset 6" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_7" description="Priority, byte offset 7" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR2" width="32" page="1" offset="0x408" internal="0" description="NVIC Interrupt Priority Register 2">
		<bitfield id="PRI_8" description="Priority, byte offset 8" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_9" description="Priority, byte offset 9" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_10" description="Priority, byte offset 10" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_11" description="Priority, byte offset 11" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR3" width="32" page="1" offset="0x40c" internal="0" description="NVIC Interrupt Priority Register 3">
		<bitfield id="PRI_12" description="Priority, byte offset 12" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_13" description="Priority, byte offset 13" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_14" description="Priority, byte offset 14" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_15" description="Priority, byte offset 15" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR4" width="32" page="1" offset="0x410" internal="0" description="NVIC Interrupt Priority Register 4">
		<bitfield id="PRI_16" description="Priority, byte offset 16" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_17" description="Priority, byte offset 17" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_18" description="Priority, byte offset 18" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_19" description="Priority, byte offset 19" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR5" width="32" page="1" offset="0x414" internal="0" description="NVIC Interrupt Priority Register 5">
		<bitfield id="PRI_20" description="Priority, byte offset 20" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_21" description="Priority, byte offset 21" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_22" description="Priority, byte offset 22" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_23" description="Priority, byte offset 23" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR6" width="32" page="1" offset="0x418" internal="0" description="NVIC Interrupt Priority Register 6">
		<bitfield id="PRI_24" description="Priority, byte offset 24" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_25" description="Priority, byte offset 25" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_26" description="Priority, byte offset 26" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_27" description="Priority, byte offset 27" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR7" width="32" page="1" offset="0x41c" internal="0" description="NVIC Interrupt Priority Register 7">
		<bitfield id="PRI_28" description="Priority, byte offset 28" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_29" description="Priority, byte offset 29" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_30" description="Priority, byte offset 30" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_31" description="Priority, byte offset 31" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR8" width="32" page="1" offset="0x420" internal="0" description="NVIC Interrupt Priority Register 8">
		<bitfield id="PRI_32" description="Priority, byte offset 32" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_33" description="Priority, byte offset 33" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_34" description="Priority, byte offset 34" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_35" description="Priority, byte offset 35" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR9" width="32" page="1" offset="0x424" internal="0" description="NVIC Interrupt Priority Register 9">
		<bitfield id="PRI_36" description="Priority, byte offset 36" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_37" description="Priority, byte offset 37" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_38" description="Priority, byte offset 38" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_39" description="Priority, byte offset 39" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR10" width="32" page="1" offset="0x428" internal="0" description="NVIC Interrupt Priority Register 10">
		<bitfield id="PRI_40" description="Priority, byte offset 40" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_41" description="Priority, byte offset 41" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_42" description="Priority, byte offset 42" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_43" description="Priority, byte offset 43" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR11" width="32" page="1" offset="0x42c" internal="0" description="NVIC Interrupt Priority Register 11">
		<bitfield id="PRI_44" description="Priority, byte offset 44" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_45" description="Priority, byte offset 45" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_46" description="Priority, byte offset 46" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_47" description="Priority, byte offset 47" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR12" width="32" page="1" offset="0x430" internal="0" description="NVIC Interrupt Priority Register 12">
		<bitfield id="PRI_48" description="Priority, byte offset 48" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_49" description="Priority, byte offset 49" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_50" description="Priority, byte offset 50" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_51" description="Priority, byte offset 51" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR13" width="32" page="1" offset="0x434" internal="0" description="NVIC Interrupt Priority Register 13">
		<bitfield id="PRI_52" description="Priority, byte offset 52" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_53" description="Priority, byte offset 53" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_54" description="Priority, byte offset 54" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_55" description="Priority, byte offset 55" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR14" width="32" page="1" offset="0x438" internal="0" description="NVIC Interrupt Priority Register 14">
		<bitfield id="PRI_56" description="Priority, byte offset 56" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_57" description="Priority, byte offset 57" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_58" description="Priority, byte offset 58" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_59" description="Priority, byte offset 59" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="NVIC_IPR15" width="32" page="1" offset="0x43c" internal="0" description="NVIC Interrupt Priority Register 15">
		<bitfield id="PRI_60" description="Priority, byte offset 60" begin="7" end="5" width="3" rwaccess="RW"/>
		<bitfield id="PRI_61" description="Priority, byte offset 61" begin="15" end="13" width="3" rwaccess="RW"/>
		<bitfield id="PRI_62" description="Priority, byte offset 62" begin="23" end="21" width="3" rwaccess="RW"/>
		<bitfield id="PRI_63" description="Priority, byte offset 63" begin="31" end="29" width="3" rwaccess="RW"/>
	</register>
	<register id="STIR" width="32" page="1" offset="0xf00" internal="0" description="Software Trigger Interrupt Register">
		<bitfield id="INTID" description="Software Trigger Interrupt Register." begin="8" end="0" width="9" rwaccess="RW"/>
	</register>
</module>
