# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vaja7aStevecModul5.srcs/sources_1/new/simulacija.vhd" \
"../../../../vaja7aStevecModul5.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
