41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 107 44 0 \NUL
Reusken, Nout
22 8 96 72 76 0 \NUL
nreusken
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 18 458 287 438 0 \NUL
when any of the swtiches are turned one,
22 17 484 247 464 0 \NUL
 the 7 segment display will display
22 392 452 727 432 0 \NUL
b_1 is directly connected to in_0, the output for b_1
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 183 722 656 702 0 \NUL
all the outputs display outputs for the equation (in_2)'(in_0)+(in_2)(in_1)' 
22 192 764 468 744 0 \NUL
c_1 a circuit only made out of NAND gates
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 17 511 287 491 0 \NUL
 the 4-bit number assigned to that switch.
22 20 534 264 514 0 \NUL
in_0 is assigned to a_0 and equals 1
22 96 583 100 579 0 \NUL

22 16 606 264 586 0 \NUL
in_3  is assigned to a_3 and equals 8
22 418 503 755 483 0 \NUL
b_2 is connected to in_1 and in_2 with an xor gate, 
22 394 477 619 457 0 \NUL
 is always the exact same as in_0
22 18 583 266 563 0 \NUL
in_2  is assigned to a_2 and equals 4
22 19 558 267 538 0 \NUL
in_1  is assigned to a_1 and equals 2
22 387 422 795 402 0 \NUL
b_0 is connect to gournd so the output for b_0 will alwasy be 0
22 477 525 731 505 0 \NUL
meaing that if either in_0 or in_1 is on,
22 500 548 662 528 0 \NUL
 the output b_2 will be 1 
22 519 596 705 576 0 \NUL
than the output b_2 will be 0
22 513 570 722 550 0 \NUL
 but if in_0 and in_1 are both on
22 194 788 462 768 0 \NUL
c_2 a circuit only made out of NOR gates
22 193 743 443 723 0 \NUL
Using the inputs in_0, in_1, in_2, in_3
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 107 44 0 \NUL
Reusken, Nout
22 8 96 72 76 0 \NUL
nreusken
19 392 168 451 149 0
a0
7 448 496 497 447 0 1
19 424 408 483 389 0
c0
7 496 408 545 359 0 1
7 496 456 545 407 0 1
7 448 376 497 327 0 1
19 424 432 483 413 0
c1
19 424 288 483 269 0
b0
7 496 288 545 239 0 1
7 496 336 545 287 0 1
7 448 256 497 207 0 1
19 424 312 483 293 0
b1
19 344 200 403 181 0
a1
7 400 496 449 447 0 1
19 384 528 443 509 0
d0
19 344 504 403 485 0
d1
7 360 456 409 407 0 1
19 296 456 355 437 0
e1
19 296 424 355 405 0
e0
7 360 408 409 359 0 1
7 400 376 449 327 0 1
7 360 336 409 287 0 1
19 296 288 355 269 0
f1
19 296 248 355 229 0
f0
7 360 288 409 239 0 1
7 400 256 449 207 0 1
19 296 376 355 357 0
g1
19 296 344 355 325 0
g0
7 200 376 249 327 0 1
7 152 376 201 327 0 1
19 136 408 195 389 0
h0
19 96 384 155 365 0
h1
22 279 60 667 40 0 \NUL
Your circuit must use senders to interface with these LEDs.
22 280 32 522 12 0 \NUL
Do not add any circuitry to this page.
1 497 383 480 398
1 497 431 480 422
1 497 263 480 278
1 448 158 449 231
1 497 311 480 302
1 440 518 449 471
1 400 494 401 471
1 361 431 352 446
1 361 383 352 414
1 361 311 352 278
1 361 263 352 238
1 400 190 401 231
1 449 351 352 366
1 401 351 352 334
1 192 398 201 351
1 152 374 153 351
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 107 44 0 \NUL
Reusken, Nout
22 8 96 72 76 0 \NUL
nreusken
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
20 128 400 187 381 0
e1
20 128 424 187 405 0
e0
20 128 448 187 429 0
f1
20 128 472 187 453 0
f0
20 128 496 187 477 0
g1
20 128 520 187 501 0
g0
20 128 544 187 525 0
h1
20 128 568 187 549 0
h0
20 128 208 187 189 0
a1
20 128 232 187 213 0
a0
20 128 256 187 237 0
b1
20 128 280 187 261 0
b0
20 128 304 187 285 0
c1
20 128 328 187 309 0
c0
20 128 352 187 333 0
d1
20 128 376 187 357 0
d0
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 107 44 0 \NUL
Reusken, Nout
22 8 96 72 76 0 \NUL
nreusken
19 32 216 91 197 0
in_3
19 32 240 91 221 0
in_2
19 32 264 91 245 0
in_1
19 32 288 91 269 0
in_0
20 195 216 254 197 0
a_3
20 195 240 254 221 0
a_2
20 195 264 254 245 0
a_1
20 195 288 254 269 0
a_0
1 88 206 196 206
1 88 230 196 230
1 88 254 196 254
1 88 278 196 278
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 107 44 0 \NUL
Reusken, Nout
22 8 96 72 76 0 \NUL
nreusken
20 422 445 481 426 0
b_1
20 494 624 553 605 0
b_0
20 444 220 503 201 0
b_2
19 46 244 105 225 0
in_1
19 45 179 104 160 0
in_0
14 71 639 120 590
35 215 235 264 186 0 0
19 55 445 114 426 0
in_0
1 117 614 495 614
1 261 210 445 210
1 101 169 216 196
1 102 234 216 224
1 423 435 111 435
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 107 44 0 \NUL
Reusken, Nout
22 8 96 72 76 0 \NUL
nreusken
20 671 471 730 452 0
c_2
20 707 222 766 203 0
c_1
20 714 44 773 25 0
c_0
19 237 37 296 18 0
in_2
19 183 97 242 78 0
in_1
19 403 56 462 37 0
in_0
3 533 54 582 5 0 0
3 534 114 583 65 0 0
5 326 49 375 0 0
4 628 86 677 37 0 0
5 302 120 351 71 0
3 525 210 574 161 0 1
3 584 277 633 228 0 1
3 574 211 623 162 0 1
3 644 232 693 183 0 1
3 477 210 526 161 0 1
3 537 276 586 227 0 1
3 491 275 540 226 0 1
19 140 294 199 275 0
in_1
19 145 186 204 167 0
in_2
19 263 213 322 194 0
in_0
3 267 299 316 250 0 1
3 356 182 405 133 0 1
4 560 482 609 433 0 1
4 607 483 656 434 0 1
4 376 439 425 390 0 1
4 285 461 334 412 0 1
4 287 411 336 362 0 1
4 374 540 423 491 0 1
4 289 564 338 515 0 1
4 224 518 273 469 0 1
19 200 458 259 439 0
in_0
19 22 451 81 432 0
in_2
19 61 544 120 525 0
in_1
4 243 564 292 515 0 1
4 239 408 288 359 0 1
19 132 255 191 236 0
in_1
19 375 249 434 230 0
in_2
19 174 145 233 126 0
in_2
19 415 88 474 69 0
in_2
19 201 435 260 416 0
in_0
19 22 451 81 432 0
in_2
19 30 383 89 364 0
in_2
19 95 338 154 319 0
in_2
19 78 506 137 487 0
in_2
19 84 594 143 575 0
in_1
1 459 46 534 43
1 372 24 534 15
1 293 27 327 24
1 674 61 715 34
1 580 89 629 75
1 579 29 629 47
1 348 95 535 103
1 303 95 239 87
1 620 186 645 193
1 630 252 645 221
1 523 185 526 171
1 523 185 526 199
1 571 185 575 172
1 571 185 575 200
1 537 250 538 237
1 537 250 538 265
1 583 251 585 238
1 583 251 585 266
1 319 203 478 199
1 402 157 478 171
1 201 176 357 171
1 196 284 268 288
1 313 274 492 264
1 690 207 708 212
1 606 457 608 444
1 606 457 608 472
1 653 458 672 461
1 331 436 377 428
1 333 386 377 400
1 422 414 561 443
1 335 539 375 529
1 270 493 375 501
1 420 515 561 471
1 78 441 225 479
1 256 448 286 450
1 285 383 288 372
1 285 383 288 400
1 289 539 290 525
1 289 539 290 553
1 244 525 117 534
1 188 245 268 260
1 492 236 431 239
1 230 135 357 143
1 471 78 535 75
1 257 425 286 422
1 134 496 225 507
1 86 373 240 397
1 151 328 240 369
1 140 584 244 553
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
