{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765262938386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765262938387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 13:48:57 2025 " "Processing started: Tue Dec  9 13:48:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765262938387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262938387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262938387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765262938566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765262938566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SWAP_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SWAP_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SWAP_unit " "Found entity 1: SWAP_unit" {  } { { "../../02_rtl/BFP16_ADD/SWAP_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SWAP_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_unit " "Found entity 1: SIGN_unit" {  } { { "../../02_rtl/BFP16_ADD/SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SHF_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SHF_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right " "Found entity 1: SHF_right" {  } { { "../../02_rtl/BFP16_ADD/SHF_right.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SHF_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SHF_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SHF_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left " "Found entity 1: SHF_left" {  } { { "../../02_rtl/BFP16_ADD/SHF_left.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/SHF_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PSC_unit " "Found entity 1: PSC_unit" {  } { { "../../02_rtl/BFP16_ADD/PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_unit " "Found entity 1: NOR_unit" {  } { { "../../02_rtl/BFP16_ADD/NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_ALU " "Found entity 1: MAN_ALU" {  } { { "../../02_rtl/BFP16_ADD/MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rtl/BFP16_ADD/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_adjust " "Found entity 1: EXP_adjust" {  } { { "../../02_rtl/BFP16_ADD/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../02_rtl/BFP16_ADD/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../02_rtl/BFP16_ADD/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../02_rtl/BFP16_ADD/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rtl/BFP16_ADD/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BFU16_add " "Found entity 1: BFU16_add" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPU_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPU_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_top " "Found entity 1: FPU_top" {  } { { "FPU_top.sv" "" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/04_imple/BFP16/FPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765262943595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262943595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_top " "Elaborating entity \"FPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765262943621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BFU16_add BFU16_add:DUT " "Elaborating entity \"BFU16_add\" for hierarchy \"BFU16_add:DUT\"" {  } { { "FPU_top.sv" "DUT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/04_imple/BFP16/FPU_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit BFU16_add:DUT\|COMP_8bit:COMP_EXP_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"BFU16_add:DUT\|COMP_8bit:COMP_EXP_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "COMP_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit BFU16_add:DUT\|COMP_8bit:COMP_EXP_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"BFU16_add:DUT\|COMP_8bit:COMP_EXP_UNIT\|COMP_4bit:u_low\"" {  } { { "../../02_rtl/BFP16_ADD/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/COMP_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWAP_unit BFU16_add:DUT\|SWAP_unit:SWAP_EXP_UNIT " "Elaborating entity \"SWAP_unit\" for hierarchy \"BFU16_add:DUT\|SWAP_unit:SWAP_EXP_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "SWAP_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit BFU16_add:DUT\|CLA_8bit:SUB_EXP_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"BFU16_add:DUT\|CLA_8bit:SUB_EXP_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "SUB_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit BFU16_add:DUT\|CLA_8bit:SUB_EXP_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"BFU16_add:DUT\|CLA_8bit:SUB_EXP_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rtl/BFP16_ADD/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_adjust BFU16_add:DUT\|EXP_adjust:EXP_ADJUSTION_UNIT " "Elaborating entity \"EXP_adjust\" for hierarchy \"BFU16_add:DUT\|EXP_adjust:EXP_ADJUSTION_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "EXP_ADJUSTION_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right BFU16_add:DUT\|SHF_right:SHF_RIGHT_MAN_UNIT " "Elaborating entity \"SHF_right\" for hierarchy \"BFU16_add:DUT\|SHF_right:SHF_RIGHT_MAN_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "SHF_RIGHT_MAN_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_ALU BFU16_add:DUT\|MAN_ALU:MAN_ALU_UNIT " "Elaborating entity \"MAN_ALU\" for hierarchy \"BFU16_add:DUT\|MAN_ALU:MAN_ALU_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "MAN_ALU_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit BFU16_add:DUT\|LOPD_8bit:LOPD_UNIT " "Elaborating entity \"LOPD_8bit\" for hierarchy \"BFU16_add:DUT\|LOPD_8bit:LOPD_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "LOPD_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_unit BFU16_add:DUT\|NOR_unit:NOR_UNIT " "Elaborating entity \"NOR_unit\" for hierarchy \"BFU16_add:DUT\|NOR_unit:NOR_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left BFU16_add:DUT\|NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit " "Elaborating entity \"SHF_left\" for hierarchy \"BFU16_add:DUT\|NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit\"" {  } { { "../../02_rtl/BFP16_ADD/NOR_unit.sv" "SHF_left_unit" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/NOR_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_unit BFU16_add:DUT\|SIGN_unit:SIGN_UNIT " "Elaborating entity \"SIGN_unit\" for hierarchy \"BFU16_add:DUT\|SIGN_unit:SIGN_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "SIGN_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSC_unit BFU16_add:DUT\|PSC_unit:PSC_UNIT " "Elaborating entity \"PSC_unit\" for hierarchy \"BFU16_add:DUT\|PSC_unit:PSC_UNIT\"" {  } { { "../../02_rtl/BFP16_ADD/BFU16_add.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFU16_add.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262943633 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765262944641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765262944910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765262945940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765262945940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765262945984 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765262945984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765262945984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765262945984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765262945989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 13:49:05 2025 " "Processing ended: Tue Dec  9 13:49:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765262945989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765262945989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765262945989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765262945989 ""}
