# 💡 DigitalLab – ENCS2110: Digital Electronics and Computer Organization Lab

This repository contains Verilog-based implementations and FPGA simulation files for the **ENCS2110 Digital Electronics and Computer Organization Lab** at **Birzeit University**. Each experiment focuses on fundamental digital logic concepts and their application using **Intel Quartus** and FPGA hardware.

## 📚 Course Info

- **Course Name**: Digital Electronics and Computer Organization Lab
- **Course Code**: ENCS2110
- **Faculty**: Engineering and Technology
- **Department**: Electrical and Computer Engineering
- **Instructor**: Dr. Hanya Radwan
- **Lab Assistant**: Ms. Katy Sadi

---

## 🧪 Experiments Included

| Experiment No. | Title                                                         | Link                                                                                         | Status  |
|----------------|---------------------------------------------------------------|----------------------------------------------------------------------------------------------|---------|
| 1              | Combinational Logic Circuits                                  | [Experiment 1](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_1)               | ✅ Done |
| 2              | Comparators, Adders, and Subtractors                          | [Experiment 2](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_2)               | ✅ Done |
| 3              | Encoders, Decoders, Multiplexers, and Demultiplexers         | [Experiment 3](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_3)               | ✅ Done |
| 4              | Digital Circuits Implementation using Breadboard             | [Experiment 4](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_4)               | ✅ Done |
| 5              | Sequential Logic Circuits                                     | [Experiment 5](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_5)             | ✅ Done |
| 6              |Sequential Logic Circuits using Breadboard and IC's             | [Experiment 6](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_6)             | ✅ Done |
| 7              | Constructing Memory Circuits Using Flip—Flops                 | [Experiment 7](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_7)             | ✅ Done |
| 8              | Introduction to Quartus II Software                           | [Experiment 8](https://github.com/AnasAlSayed18/DigitalLab/tree/master/lab_8)                | ✅ Done |
| 9              | Simple Security System Using FPGA                             | [Experiment 9](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_9)             | ✅ Done |
| 10             | Simple Computer Simulation                                    | [Experiment 10](https://github.com/AnasAlSayed18/DigitalLab/tree/master/Lab_10)             | 🚧 In Progress |
| 11             | Arithmetic Elements                                           | 🚧 Not uploaded yet                                                                          | 🚧 In Progress |

## 🛠️ Tools & Technologies

- **Quartus Prime** – FPGA synthesis and simulation
- **ModelSim** – Functional and timing simulations
- **Verilog HDL** – Hardware description language used for all modules
- **Intel/Altera FPGA Board** – For testing and deployment

---

## 📂 Repository Structure

\`\`\`
DigitalLab/
│
├── Experiment_1/                # Basic Logic Gates
├── Experiment_2/                # Adders, Subtractors, Comparators
├── Experiment_3/                # Encoders, Decoders, MUX, DEMUX
├── Experiment_4/                # Breadboard Circuit Implementations
├── Experiment_5_to_7/           # Sequential & Memory Circuits
├── Experiment_8/                # Quartus Introduction Project
├── Experiment_9_SecuritySystem/ # FPGA Digital Lock
└── README.md                    # Project overview
\`\`\`

---

## 🔐 Highlight: Security System Using FPGA

A two-digit digital lock was implemented using:
- **4x2 Priority Encoder**
- **7-Segment Display Driver**
- **D Flip-Flops + MUX-based Memory**
- **Comparators for Code Verification**
- **Logic AND Gate for final access check**

✅ Correct code lights up a green LED  
❌ Incorrect input keeps red LED on

This design showcases full-system integration on an FPGA.

---

## 🎓 Contributors

- **Anas Al Sayed** – 1221020  

---

## 📜 License

This project is intended for **academic and educational purposes only**. Unauthorized commercial use is not permitted.

---

## 📌 References

- [Course Lab Manual – ENCS2110 (Uploaded)]  
- [Intel Quartus Prime Documentation](https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html)  
- [Verilog HDL IEEE Standard](https://ieeexplore.ieee.org/document/8299595)
