inv
n
2
Sv
n
2
Sv
n
2
1n C
2
1n C
ad i
bd i
2
in
po
v
dv d
n
=
2
in
om
vdv d
n
=
oC cR
R
p
o
m
lR
lR
L
L
2
mR
n
2
mL
n
ov
ai
bi  
  
2 
R ：電容的內部電阻 
R l ：二次側線圈內組 
R m ：鐵心銅損部分 
圖2 倍流轉換器的平均模型 
 
在這因為是對稱半橋式控制，所以責任週期與電容
上電壓為 
d1 =d2 =d                             (1) 
 
2
s
po om
vv v= =                                (2) 
 
由圖3-3 可知有幾個電壓、電流與責任週期的變 
數，利用擾動法(perturbing method)分別對以上變數 
注入一個交流小信號的變動量，則可得 
 
d=D+dˆ                               (3) 
 
i=I+iˆ                                 (4) 
 
ˆin in inv V v= +                            (5) 
 
ˆo ov V v= + o                                  (6) 
 
(a) G ps 定義為責任週期dˆ 對輸出電壓v ˆo 的轉移函 
數(transfer-function of the output voltage- to- duty 
cycle)：
ˆ
ˆ
o
ps
vG
d
Δ=  
將(3)-(6)代入到圖2 的變數中，假設上下半部電 
路對稱，以致於將小信號模型化簡成圖3。由圖3 所知， 
使用節點電壓法，即可求出轉移函數為 
 
( ) ( )( ) ( ) ( )2
1
2 2
c in
ps
c c l c l l
sCR R VG S
s CL R R s CRR CRR CR R L R R n
+= + + + + + + + ⋅
 (7) 
 
     
C
cR
2
lR
2
L
l
ov 2
inVd
n
R
Lˆi
 
圖3 化簡後的小信號模型 
(b) 定義為責任週期 對電感電流 的轉移函數
(transfer-function of the inductor current- to- 
duty cycle) 
diLF dˆ Lˆi
ˆ
ˆ
L
diL
iF
d
Δ=        
同理，參考圖3 且使用擾動法與節點電壓法，即可 
求出轉移函數為 
( ) ( )( ) ( ) ( )2
1
2 2L
c in
di
c c l c l l
sC R R VF S
2s CL R R s CRR CRR CR R L R R n
+ += ⋅+ + + + + + +
(8) 
 
此轉移函數在電流模式控制與並聯雙模組控制時 
是很重要的轉移函數，因為這兩個控制方法都是擷取電 
流信號作為迴授參考，是不可忽略的。 
 
(c) oZ 定義為輸出電壓 對輸出電流 的轉移函
數(output impedance)：
ˆov oˆi
ˆ
ˆ
o
o
o
vZ
i
Δ=     
 
圖4 是利用驅動點法來求輸出阻抗的等效電路圖， 
並且先將圖3-3 的負載R 開路，再注入一電壓源，則轉 
移函數可以表示如下 
2
( 1 ) ( )ˆ
( 2 )
c l
o
l c
s C R s L RZ
s L C s C R C R 2
+ += + + +  (9) 
 
C
cR
2
lR
2
L
l
ov
loi
 
圖4 驅動點法求輸出阻抗之小信號模型 
 
III. 電流模式控制分析與閉迴路系統設計 
一般採用電流模式來控制系統有下列幾個特點 
[6-8]： 
(1)一般採用擷取開關(電感)電流信號，很容易作電流 
限制(current-limit)來保護系統，並且對於轉換器的
並聯有好的分流(current-sharing)效果。 
(2)有良好的開迴路電壓調整(line-regulation)，這是可以 
改善聲音的耐受性(audiosusceptibility)。 
(3)可從小信號推導的轉移函數中觀察到，電感濾波器 
的極點(pole)是可被消除的，在控制系統中，極點造
成不穩定的因素，因為電流模式控制可消除一極
點，相對於電壓迴路的補償器設計就簡單多了。 
(4)轉換器工作時的責任週期如果大於50%，則需要外部 
斜率作補償，不然會使系統發散，並造成整個系統
不穩定[9]。 
截至目前為止，轉換器的各個轉移函數都依序推導 
出來，在這裡吾人整理出電流模式控制重要的轉移
函數[10]，如表1。  
 
(a) 
(b) 
圖7 系統閉迴路之相位增益圖 
IV. 實驗結果 
為了驗證本文所提出之理論，分別作一實測值與 
Pspice 電路模擬值來作一輔證，其本實驗轉換器規格與 
變壓器各項參數如表2 與表3 所示。 
 
 
 
圖8 為單模組轉換器的效率，此模組的滿載電流為 
20(A)，在滿載效率約在84(%)左右。圖9 為同步整流波 
形圖。圖10與11分別為變壓器一次側電壓V ab 與電流I ab  
和變壓器二次側等效電感輸出電壓V ce ,V de 之波形圖。圖
12 為一次側電流取樣電壓波形V R i 、外部電壓斜率波形V 
ramp 與補償斜率後之電壓波形V ramp+V Ri，圖13 為一次側
開關信號S 1 ,S 2 與電流斜率補償後之波形圖V ramp+V Ri 和
外部電壓斜率波形V ramp 之比較，圖14 所示為動態負載
電流在5(ms)變化週期，電流由10A~20A 變動時之輸出
電壓V o 與負載電流波形圖。圖15(a)(b)為開迴路系統之
波德圖，分別使用GP102 相位增益分析儀作實測，同時
也使用Pspice 軟體模擬，其三者比較結果一致，驗證理
論值的推導是正確的。圖16(a)(b)為閉迴路系統之波德 
圖，分別也是使用GP102 相位增益分析儀來作測量與 
Pspice 軟體模擬，三者結果也是一致相同，轉折頻率約 
在600Hz，並且其相位邊限約在85 度左右，此證明了本 
文的轉換器有良好的穩定度，並從圖14 變動負載所示， 
可知此系統也有良好的動態響應。 
 
圖8 單模組轉換器之效率圖 
 
 
圖9 同步整流波形圖 
  
4 
 
(b) 
圖16 閉迴路系統T 之波德圖 
 
V. 結論 
半橋式合併型倍流轉換器是適用於低電壓與高電 
流輸出的場合，因為此架構有輕薄短小的優點，也可以 
裝設於主機板上提供微處理機電源等。其結論可歸納為 
下列三點 
(1) 建立一小信號的平均電路，並推導出各項的轉移函 
數，由電流模式的控制方塊圖去求出系統閉迴路的 
轉移函數，並針對此系統設計一適當的補償器，讓 
系統有良好的穩定度。 
(2) 使用Pspice 軟體去模擬出轉換器的平均電路，藉由 
此平均電路模型的建立，而去模擬出整體系統的相 
位增益圖，並與理論值相符合，更驗證此預測值的 
精準度與可靠度。 
(3) 在動態響應的分析部分，由均載10A 至滿載20A 
的負載變動，且週期為5ms，在這些條件下系統的
輸出電壓是保持定值，不隨負載飄移。從這實驗結
果是可以得到系統是有一良好的動態響應，是適合
應用於變動負載的場合。 
致謝 
感謝國科會之經費(NSC 95-2221-E-224-107-NY2)之補
助使本計畫得以完成 
 
參考文獻 
[1] Yuri Panov, Milan M. Jovanovic, ‘’Design and 
Performance Evaluation of Low-Voltage/High-Current 
DC/DC On-Board Modules,’’ in IEEE Transaction on 
Power Electronics, VOL. 16, NO.1, January 2001, 
pp.26–33. 
[2] C. Peng, M. Hannigan, and O. Seiersen, ‘’A new 
efficient high frequency rectifier circuit,’’ in 
Proceedings of 1991 High Frequency Power Conversion 
(HFPC’91) Conference, 1991, pp.1507–1511. 
[3] W. Chen, et al., ‘’Design of high efficiency, low profile, 
low voltage converter with integrated magnetics,’’ in 
Proceedings of 1997 IEEE Applied Power Electronics 
Conference and Exposition, 1997, pp.911–917. 
[4] P. Xu, et al., ‘’A novel integrated current doubler 
rectifier,’’ in Proceedings of 1997 IEEE Applied Power 
Electronics Conference 
and Exposition, 2000, pp.735–740. 
[5] Jian Sun, F.F. Webb,and Vivek Mehrotra,‘’ An 
improved current-doubler rectifier with integrated 
magnetics,’’ IEEE Applied Power Electronics 
Conference and Exposition, 2002, pp.831–837. 
[6] W. Tang, F.C. Lee, and R.B. Ridley,‘’ Small-signal 
modeling of average current-mode control,’’ IEEE 
Applied Power Electronics Conference and Exposition, 
1992, pp.747–755. 
[7] Chunxiao Sun, and Brad Leham,‘’ Discussions of 
control loop design in average current mode control,’’ in 
IEEE Applied Power Electronics Conference and 
Exposition, 2000, pp.2411–2417. 
[8] J.T. Mossoba, and P.T. Krein ,‘’ Small signal modeling 
of sensorless current mode controlled dc-dc 
converters, ’’ in IEEE Applied Power Electronics 
Conference and Exposition, 2002, pp.23–28. 
[9] Robert W. Erickson,‘’ Fundamentals of power 
electronics, ’’ Boston, Kluwer Academic Pub.,1997, 
pp.441–482. 
[10] Yie-Tone Chen, Dan Y. Chen, Yan-Pei Wu, and 
Fu-Yuan Shih ,‘’Small-signal modeling of 
multiple-output forward converters with current-mode 
control,’’ IEEE Transaction on Power Electronics, 
VOL. 11, NO.1, January 1996, pp.122–131. 
[11] 陳志泰，“並聯電流模式控制之倍流轉換器的小信
號分析與設計＂，國立雲林科技大學電機工程系碩
士論文，民國九十三年六月。 
 
 
 
  
6 
 8 
Figure 2 shows the control block diagram of single-module 
circuit. In this diagram the voltage signal is fed back and 
compared to a reference voltage. The differential signal is fed 
into the compensator EAG  and its output DC voltage level 
will produce a duty cycle accordingly.  
The average circuit model of the power stage for a CDR 
converter has been established in [5,7] and is shown in Figure 
3. This average model is simultaneously suitable to the 
non-integrated and the integrated CDR converters. Thus, the 
power stage transfer function psG  of the applied integrated 
CDR converter can be derived from the average circuit. 
Substitute this function into the blocks in Figure 3 and define 
the open-loop gain as: 
,v open ps d mT G K F
∆
= ⋅ ⋅            (1) 
Hence it is possible to design a proper compensator to 
assure system stability [13~15]. The closed-loop result is that 
the critical frequency is at 15 kHz, and the phase margin is 
about 60 degrees. This means that the single-module system 
has a good stability.  
 
refV ˆxv ˆEAv ˆd ˆov
EAG mF psG
dK
 
  mF f Modulator gain; dK f weighting feedback gain of output 
Figure 2. Control block diagram of a single module 
 
inv
n
2
Sv
n
2
Sv
n
2
1n C
2
1n C
a
d i
bd i
2
in
po
vdv d
n
=
2
in
om
vdv d
n
=
o
C
c
R
R
p
o
m
lR
lR
L
L
2
mR
n
2
mL
n
o
v
a
i
bi
c
R f ESR of output capacitor oC ; lR f resistance in the secondary winding; 
m
R f copper loss in the core 
Figure 3. Average circuit model of a half-bridge converter with CDR 
 
2.2 Analysis of the paralleled modules 
Figure 4 shows the simple schematics of the paralleled 
integrated CDR converter. The converter operates in the 
simple master-slave mode. In this figure a sampled current 
signal is passed through a low-pass filter ivG  to remove the 
high frequency noise. Then, the signal is amplified with a 
positive amplifier opG  and passed to the current-sharing bus 
and the positive port of the current loop compensator.  
Figure 5 shows the block diagram of the paralleled 
integrated CDR converter in the simple master-slave mode. If 
the circuit is in operation, because the sampled signal of the 
master is higher than the slave, the diode in the 
current-sharing loop circuit of the slave is in its OFF-state and 
therefore the master’s sampled signal will enter the slave’s 
current loop. The compensator of the current sharing loop will 
then compensate the entire circuit accordingly. A simplified 
control diagram for the simple master-slave mode is given in 
Figure 6. 
In Figure 6, there is a break point at B. The small signal 
will be injected and measured at this point. With Mason’s Law, 
the transfer functions of the entire system can be derived. 
After deriving the system transfer function of the paralleled 
integrated CDR converter, the stability and the dynamic 
response of the system can be analyzed. Section III provides a 
detailed discussion of the compensator design in the parallel 
current loop circuit.   
 
III. Compensator Design of the Current-Sharing Loop 
Circuit 
In section 2.1, the compensator design for the voltage loop 
in a single module converter is already discussed. Similarly, 
the parallel converter in the simple master-slave mode also 
consists of a compensator for its current loop. An improperly 
designed compensator can have a negative impact on the 
stability of the entire system. Before starting the compensator 
design, the open-loop Bode diagram of the system has to be 
studied then the parameters of the compensator can be derived. 
After removing the transfer function A of the current-sharing 
loop compensator, and define 
, _c s s o p e nT  and _p openT  as  
, _ , , 2 ,cs s o p en b m a m div mT F F R= −              (2) 
_ 2 , , , 1 , , ,
1
2p o p en d iv s b s p s s d iv m b m a m
T R F G R F F= −  (3) 
Then the loop gain of the open system is: 
, _ , , _
, , , , ,
(1 )
1 ( ) ( )
cs s open v m cs m p open
open
v s v m cs m v s cs m
T T T T
T
T T T T T
+ + +
=
+ + + +
    (4) 
Regarding the open loop system, the author will provide a 
suitable compensator below. In this case, a first-order 
compensator is applied to compensate the current-sharing 
loop. The circuit is shown in Figure 7. Define now the transfer 
function of the compensator as:  
 
301 302
301 301
1sC RA
sC R
+
=
            (5) 
 
The critical frequency of the current-sharing loop design 
must be carefully chosen such that it is far less than the 
critical frequency of the voltage loop (
vcs ff << ). If the 
values of these two frequencies are too close to each other, the 
output current will resonate and result in instability of system. 
Figure 8(a) and (b) shows the closed-loop Bode plot of the  
paralleled integrated CDR converter. In this figure, the critical 
frequency of the current-sharing loop compensator is shown 
to be around 400Hz, and the phase margin is about 115 
 10
1 2
1 2
% 100%o o
o o
I ICS
I I
−
= ×
+
          (12) 
Table I shows the current sharing measurements of the 
two converters. It shows clearly that the current sharing 
tolerance is lower than 5% if the load is in the range of 
10A~35A. Obviously the paralleled converter can provide an 
accurate load sharing. 
TABLE II MEASURED CURRENT-SHARING ACCURACY OF TWO 
PARALLELED CONVERTERS 
LoadI [A] 5.00 10.00 15.00 20.00 25.00 30.00 35.00 
1oI [A] 2.78 5.04 7.60 10.08 12.52 15.28 17.98 
2oI [A] 2.22 4.96 7.40 9.98 12.48 14.72 17.02 
CS 
error[%] 11.20 0.8 1.33 0.50 0.16 1.87 2.74 
 
Figure 9(a) presents the measured output waveforms of a 
paralleled converter. The load is under change which varies 
between 14A and 28A with a period of 1ms. Figure 9(b) 
shows the similar measurement but the period is changed to 
be 10ms. Figure 10(a) and (b) shows the Bode-plot 
comparison between the measured results and the theoretical 
values for the open-loop transfer function of the paralleled 
converter. These figures show that at about 10 kHz, the 
measured curve slightly deviates from the theoretical values, 
because that the converter resonates with the injected 
measurement signal. At a frequency of above 15 kHz, the 
measured curve is lower than the theoretical values due to the 
effect of the low-pass filter. Figure 11(a) and (b) shows the 
closed-loop measurement. Again, there is a slightly drop at 
5~10 kHz due to the effect of the low-pass filter. Except that, 
the measurement and the theoretical prediction are matched 
well.   
 
 
(a) period: 1ms 
 
(b) period: 10ms 
Figure 9. Dynamic response of the paralleled converters (load at 14~28A) 
 
 
(a) 
 
(b) 
Figure 10. Comparison between the measured result and the prediction for the 
open-loop transfer function ( openT ) of the paralleled CDR converter 
 
 
(a) 
 
(b) 
Figure 11. Comparison between the measurement and the prediction for the 
closed-loop transfer function ( T ) of the paralleled CDR converter 
 
VIII. Conclusions 
The CDR converter is suitable for low output voltage and 
high output current occasions. A modified master-slave 
control strategy is proposed for the current-sharing circuit of 
the parallel integrated CDR converter. The advantages of the 
proposed parallel method are the low cost and flexible design. 
Furthermore, this method can also be applied to the parallel 
operation of the other topologies. Many important conclusions 
are also obtained and summarized as follow: 
(1) A small-signal model of the parallel modules is built. 
Detailed derivation and analysis of the closed-loop 
system are also developed.  
