{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683592631201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683592631201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 09:37:10 2023 " "Processing started: Tue May 09 09:37:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683592631201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683592631201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_hw -c memory_hw " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_hw -c memory_hw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683592631201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683592632118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/de0_doorlock_2modes/src/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/de0_doorlock_2modes/src/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../../de0_doorlock_2modes/src/delay.v" "" { Text "C:/altera/13.1/de0_doorlock_2modes/src/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ip/ram_dual_2x8/ram_dual_2x8.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_ip/ram_dual_2x8/ram_dual_2x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual_2x8 " "Found entity 1: ram_dual_2x8" {  } { { "mem_ip/ram_dual_2x8/ram_dual_2x8.v" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/mem_ip/ram_dual_2x8/ram_dual_2x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/de0_memory_hw/src/mem_ip/write_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/de0_memory_hw/src/mem_ip/write_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_ctrl " "Found entity 1: write_ctrl" {  } { { "../src/mem_ip/write_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/write_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/de0_memory_hw/src/mem_ip/read_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/de0_memory_hw/src/mem_ip/read_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_ctrl " "Found entity 1: read_ctrl" {  } { { "../src/mem_ip/read_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/read_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/de0_memory_hw/src/memory_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/de0_memory_hw/src/memory_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_hw " "Found entity 1: memory_hw" {  } { { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fnd_out.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fnd_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd_out " "Found entity 1: fnd_out" {  } { { "output_files/fnd_out.v" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/output_files/fnd_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_hw " "Elaborating entity \"memory_hw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683592632560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_2x8 ram_dual_2x8:u_ram_dual_2x8 " "Elaborating entity \"ram_dual_2x8\" for hierarchy \"ram_dual_2x8:u_ram_dual_2x8\"" {  } { { "../src/memory_hw.v" "u_ram_dual_2x8" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\"" {  } { { "mem_ip/ram_dual_2x8/ram_dual_2x8.v" "altsyncram_component" { Text "C:/altera/13.1/de0_memory_hw/quartus/mem_ip/ram_dual_2x8/ram_dual_2x8.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\"" {  } { { "mem_ip/ram_dual_2x8/ram_dual_2x8.v" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/mem_ip/ram_dual_2x8/ram_dual_2x8.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632828 ""}  } { { "mem_ip/ram_dual_2x8/ram_dual_2x8.v" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/mem_ip/ram_dual_2x8/ram_dual_2x8.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683592632828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_haj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_haj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_haj1 " "Found entity 1: altsyncram_haj1" {  } { { "db/altsyncram_haj1.tdf" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/db/altsyncram_haj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683592632987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683592632987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_haj1 ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\|altsyncram_haj1:auto_generated " "Elaborating entity \"altsyncram_haj1\" for hierarchy \"ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\|altsyncram_haj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592632987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_ctrl write_ctrl:u_write_ctrl1 " "Elaborating entity \"write_ctrl\" for hierarchy \"write_ctrl:u_write_ctrl1\"" {  } { { "../src/memory_hw.v" "u_write_ctrl1" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592633020 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_state write_ctrl.v(48) " "Verilog HDL Always Construct warning at write_ctrl.v(48): variable \"c_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/mem_ip/write_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/write_ctrl.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683592633034 "|memory_hw|write_ctrl:u_write_ctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status_vld write_ctrl.v(52) " "Verilog HDL Always Construct warning at write_ctrl.v(52): variable \"status_vld\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/mem_ip/write_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/write_ctrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683592633034 "|memory_hw|write_ctrl:u_write_ctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_addr write_ctrl.v(52) " "Verilog HDL Always Construct warning at write_ctrl.v(52): variable \"w_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/mem_ip/write_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/write_ctrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683592633034 "|memory_hw|write_ctrl:u_write_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_ctrl read_ctrl:u_read_ctrl1 " "Elaborating entity \"read_ctrl\" for hierarchy \"read_ctrl:u_read_ctrl1\"" {  } { { "../src/memory_hw.v" "u_read_ctrl1" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592633050 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_addr read_ctrl.v(48) " "Verilog HDL Always Construct warning at read_ctrl.v(48): variable \"r_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/mem_ip/read_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/read_ctrl.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683592633050 "|memory_hw|read_ctrl:u_read_ctrl1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_addr read_ctrl.v(49) " "Verilog HDL Always Construct warning at read_ctrl.v(49): variable \"r_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/mem_ip/read_ctrl.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/mem_ip/read_ctrl.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683592633050 "|memory_hw|read_ctrl:u_read_ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_out fnd_out:u_fnd_out1 " "Elaborating entity \"fnd_out\" for hierarchy \"fnd_out:u_fnd_out1\"" {  } { { "../src/memory_hw.v" "u_fnd_out1" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592633098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:u_delay1 " "Elaborating entity \"delay\" for hierarchy \"delay:u_delay1\"" {  } { { "../src/memory_hw.v" "u_delay1" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683592633114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 188 -1 0 } } { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 194 -1 0 } } { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 200 -1 0 } } { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 206 -1 0 } } { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 51 -1 0 } } { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1683592634000 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1683592634000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1683592634221 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1683592634395 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\|altsyncram_haj1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"ram_dual_2x8:u_ram_dual_2x8\|altsyncram:altsyncram_component\|altsyncram_haj1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_haj1.tdf" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/db/altsyncram_haj1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem_ip/ram_dual_2x8/ram_dual_2x8.v" "" { Text "C:/altera/13.1/de0_memory_hw/quartus/mem_ip/ram_dual_2x8/ram_dual_2x8.v" 90 0 0 } } { "../src/memory_hw.v" "" { Text "C:/altera/13.1/de0_memory_hw/src/memory_hw.v" 83 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683592634426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683592635042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683592635042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683592635393 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683592635393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683592635393 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1683592635393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683592635393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683592635535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 09:37:15 2023 " "Processing ended: Tue May 09 09:37:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683592635535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683592635535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683592635535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683592635535 ""}
