------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'CLOCK_50'
Slack : -4.714
TNS   : -115.166

Type  : Slow 1100mV 85C Model Setup 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : -2.895
TNS   : -10.545

Type  : Slow 1100mV 85C Model Setup 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 34.980
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'CLOCK_50'
Slack : 0.204
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : 0.433
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.440
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : -0.394
TNS   : -2.256

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.867
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.761
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'CLOCK_50'
Slack : -4.353
TNS   : -105.898

Type  : Slow 1100mV 0C Model Setup 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : -3.023
TNS   : -11.116

Type  : Slow 1100mV 0C Model Setup 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 35.176
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'CLOCK_50'
Slack : -0.063
TNS   : -0.072

Type  : Slow 1100mV 0C Model Hold 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.388
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : 0.390
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : -0.394
TNS   : -2.294

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.821
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.741
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'CLOCK_50'
Slack : -3.304
TNS   : -76.454

Type  : Fast 1100mV 85C Model Setup 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : -1.550
TNS   : -5.564

Type  : Fast 1100mV 85C Model Setup 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 36.421
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'CLOCK_50'
Slack : 0.178
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : 0.206
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.244
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : 0.108
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.814
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.882
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'CLOCK_50'
Slack : -2.700
TNS   : -60.755

Type  : Fast 1100mV 0C Model Setup 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : -1.548
TNS   : -5.664

Type  : Fast 1100mV 0C Model Setup 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 36.863
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'CLOCK_50'
Slack : 0.075
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : 0.171
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.193
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'crosswalk_datapath:u3|rate_divider:crosswalk_count|countdown[0]'
Slack : 0.120
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 8.807
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'vga_map|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 18.881
TNS   : 0.000

------------------------------------------------------------
