# ERROR: No extended dataflow license exists
# do ipm_ID1000500B_convolution_coprocessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/joserodriguez/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/ipm_ID1000500B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/ipm_ID1000500B.v 
# -- Compiling module ipm_ID1000500B
# 
# Top level modules:
# 	ipm_ID1000500B
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/basicblocks/aip {/home/joserodriguez/basicblocks/aip/aipModules.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/basicblocks/aip" /home/joserodriguez/basicblocks/aip/aipModules.v 
# -- Compiling module aipStatus
# -- Compiling module aipParametricMux
# -- Compiling module aipId
# -- Compiling module aipConfigurationRegister
# 
# Top level modules:
# 	aipStatus
# 	aipParametricMux
# 	aipId
# 	aipConfigurationRegister
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/basicblocks/memories {/home/joserodriguez/basicblocks/memories/simple_dual_port_ram_single_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/basicblocks/memories" /home/joserodriguez/basicblocks/memories/simple_dual_port_ram_single_clk.v 
# -- Compiling module simple_dual_port_ram_single_clk
# 
# Top level modules:
# 	simple_dual_port_ram_single_clk
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/basicblocks/ipm {/home/joserodriguez/basicblocks/ipm/ipm_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/basicblocks/ipm" /home/joserodriguez/basicblocks/ipm/ipm_register.v 
# -- Compiling module ipm_register
# 
# Top level modules:
# 	ipm_register
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/basicblocks/ipm {/home/joserodriguez/basicblocks/ipm/ipm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/basicblocks/ipm" /home/joserodriguez/basicblocks/ipm/ipm.v 
# -- Compiling module ipm
# 
# Top level modules:
# 	ipm
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v 
# -- Compiling module ID1000500B_aip
# -- Compiling module ID1000500B_aipModules
# -- Compiling module ID1000500B_aipCtrl
# 
# Top level modules:
# 	ID1000500B_aip
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/basicblocks/sequential {/home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/basicblocks/sequential" /home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v 
# -- Compiling module convolution_coprocessor_register
# 
# Top level modules:
# 	convolution_coprocessor_register
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/basicblocks/arithmetic {/home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/basicblocks/arithmetic" /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v 
# -- Compiling module convolution_coprocessor_realAdder
# 
# Top level modules:
# 	convolution_coprocessor_realAdder
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v 
# -- Compiling module ID1000500B_convolution_coprocessor
# 
# Top level modules:
# 	ID1000500B_convolution_coprocessor
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_substractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_substractor.sv 
# -- Compiling module convolution_coprocessor_substractor
# 
# Top level modules:
# 	convolution_coprocessor_substractor
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_not.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_not.sv 
# -- Compiling module convolution_coprocessor_not
# 
# Top level modules:
# 	convolution_coprocessor_not
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_mux.sv 
# -- Compiling module convolution_coprocessor_mux
# 
# Top level modules:
# 	convolution_coprocessor_mux
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_mult.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_mult.sv 
# -- Compiling module convolution_coprocessor_mult
# 
# Top level modules:
# 	convolution_coprocessor_mult
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_and.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/basic_blocks/convolution_coprocessor_and.sv 
# -- Compiling module convolution_coprocessor_and
# 
# Top level modules:
# 	convolution_coprocessor_and
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/basicblocks/memories {/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/basicblocks/memories" /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv 
# -- Compiling module convolution_coprocessor_simple_rom_sv
# 
# Top level modules:
# 	convolution_coprocessor_simple_rom_sv
# End time: 00:45:55 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/basicblocks/arithmetic {/home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:55 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/basicblocks/arithmetic" /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv 
# -- Compiling module convolution_coprocessor_comparatorLessThan
# 
# Top level modules:
# 	convolution_coprocessor_comparatorLessThan
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv 
# -- Compiling module convolution_coprocessor_fsm
# 
# Top level modules:
# 	convolution_coprocessor_fsm
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv 
# -- Compiling module ID1000500B_convolution_coprocessor_core
# 
# Top level modules:
# 	ID1000500B_convolution_coprocessor_core
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation/ID1000500BTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation/ID1000500BTB.v 
# -- Compiling module ID1000500BTB
# 
# Top level modules:
# 	ID1000500BTB
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/convolution_coprocessor_fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/convolution_coprocessor_fsm.sv 
# -- Compiling module convolution_coprocessor_fsm
# 
# Top level modules:
# 	convolution_coprocessor_fsm
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/ID1000500B_aip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/ID1000500B_aip.v 
# -- Compiling module ID1000500B_aip
# -- Compiling module ID1000500B_aipModules
# -- Compiling module ID1000500B_aipCtrl
# 
# Top level modules:
# 	ID1000500B_aip
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/ID1000500B_convolution_coprocessor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/ID1000500B_convolution_coprocessor.v 
# -- Compiling module ID1000500B_convolution_coprocessor
# 
# Top level modules:
# 	ID1000500B_convolution_coprocessor
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/ID1000500B_convolution_coprocessor_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../src/ID1000500B_convolution_coprocessor_core.sv 
# -- Compiling module ID1000500B_convolution_coprocessor_core
# 
# Top level modules:
# 	ID1000500B_convolution_coprocessor_core
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv 
# -- Compiling module convolution_coprocessor_comparatorLessThan
# 
# Top level modules:
# 	convolution_coprocessor_comparatorLessThan
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic/convolution_coprocessor_realAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/arithmetic/convolution_coprocessor_realAdder.v 
# -- Compiling module convolution_coprocessor_realAdder
# 
# Top level modules:
# 	convolution_coprocessor_realAdder
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm/ipm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm/ipm.v 
# -- Compiling module ipm
# 
# Top level modules:
# 	ipm
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm/ipm_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/ipm/ipm_register.v 
# -- Compiling module ipm_register
# 
# Top level modules:
# 	ipm_register
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv 
# -- Compiling module convolution_coprocessor_simple_rom_sv
# 
# Top level modules:
# 	convolution_coprocessor_simple_rom_sv
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories/simple_dual_port_ram_single_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/memories/simple_dual_port_ram_single_clk.v 
# -- Compiling module simple_dual_port_ram_single_clk
# 
# Top level modules:
# 	simple_dual_port_ram_single_clk
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/sequential {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/sequential/convolution_coprocessor_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/sequential" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/sequential/convolution_coprocessor_register.v 
# -- Compiling module convolution_coprocessor_register
# 
# Top level modules:
# 	convolution_coprocessor_register
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/aip {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/aip/aipModules.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/aip" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../../../basicblocks/aip/aipModules.v 
# -- Compiling module aipStatus
# -- Compiling module aipParametricMux
# -- Compiling module aipId
# -- Compiling module aipConfigurationRegister
# 
# Top level modules:
# 	aipStatus
# 	aipParametricMux
# 	aipId
# 	aipConfigurationRegister
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_and.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_and.sv 
# -- Compiling module convolution_coprocessor_and
# 
# Top level modules:
# 	convolution_coprocessor_and
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_mult.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_mult.sv 
# -- Compiling module convolution_coprocessor_mult
# 
# Top level modules:
# 	convolution_coprocessor_mult
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_mux.sv 
# -- Compiling module convolution_coprocessor_mux
# 
# Top level modules:
# 	convolution_coprocessor_mux
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_not.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:56 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_not.sv 
# -- Compiling module convolution_coprocessor_not
# 
# Top level modules:
# 	convolution_coprocessor_not
# End time: 00:45:56 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_substractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:57 on May 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks" /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../basic_blocks/convolution_coprocessor_substractor.sv 
# -- Compiling module convolution_coprocessor_substractor
# 
# Top level modules:
# 	convolution_coprocessor_substractor
# End time: 00:45:57 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/.. {/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../ipm_ID1000500B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:57 on May 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/.." /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../ipm_ID1000500B.v 
# -- Compiling module ipm_ID1000500B
# 
# Top level modules:
# 	ipm_ID1000500B
# End time: 00:45:57 on May 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ID1000500BTB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ID1000500BTB 
# Start time: 00:45:57 on May 25,2024
# Loading work.ID1000500BTB
# Loading work.ID1000500B_convolution_coprocessor
# Loading work.ID1000500B_aip
# Loading work.ID1000500B_aipModules
# Loading work.aipConfigurationRegister
# Loading work.ID1000500B_aipCtrl
# Loading work.aipParametricMux
# Loading work.aipId
# Loading work.aipStatus
# Loading sv_std.std
# Loading work.ID1000500B_convolution_coprocessor_core
# Loading work.convolution_coprocessor_fsm
# Loading work.convolution_coprocessor_realAdder
# Loading work.convolution_coprocessor_mux
# Loading work.convolution_coprocessor_register
# Loading work.convolution_coprocessor_substractor
# Loading work.convolution_coprocessor_comparatorLessThan
# Loading work.convolution_coprocessor_not
# Loading work.convolution_coprocessor_and
# Loading work.convolution_coprocessor_simple_rom_sv
# Loading work.convolution_coprocessor_mult
# Loading work.simple_dual_port_ram_single_clk
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
#                    0 << Start Simulation >>
#  100000 Read ID 1000500b
#  160000 Read STATUS 00000000
#  700000 Sending start
# 4140000 Done flag detected!
# 4200000 Read STATUS 00010001
# 4380000 Read STATUS 00010000
# 		MEMY 	  Got 	    Expected 	Result
# Read data  0 	00000017 	0000005c 	0000005c 	   OK
# Read data  1 	0000002e 	00000508 	00000508 	   OK
# Read data  2 	00000000 	00000a55 	00000a55 	   OK
# Read data  3 	0000002e 	00000508 	00000508 	   OK
# Read data  4 	00000022 	00000e5e 	00000e5e 	   OK
# Read data  5 	0000001e 	00001116 	00001116 	   OK
# Read data  6 	00000001 	000009f6 	000009f6 	   OK
# Read data  7 	0000001e 	00000b0a 	00000b0a 	   OK
# Read data  8 	00000015 	00000c3f 	00000c3f 	   OK
# Read data  9 	00000000 	00000aa8 	00000aa8 	   OK
# Read data 10 	xxxxxxxx 	000002e1 	000002e1 	   OK
# Read data 11 	xxxxxxxx 	00000546 	00000546 	   OK
# Read data 12 	xxxxxxxx 	0000031e 	0000031e 	   OK
# Read data 13 	xxxxxxxx 	00000000 	00000000 	   OK
#                 5180 << End Simulation >>
# ** Note: $stop    : /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation/ID1000500BTB.v(72)
#    Time: 5180 ns  Iteration: 0  Instance: /ID1000500BTB
# Break in Module ID1000500BTB at /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation/ID1000500BTB.v line 72
restart
run 10us
#                    0 << Start Simulation >>
#  100000 Read ID 1000500b
#  160000 Read STATUS 00000000
#  700000 Sending start
# 4140000 Done flag detected!
# 4200000 Read STATUS 00010001
# 4380000 Read STATUS 00010000
# 		MEMY 	  Got 	    Expected 	Result
# Read data  0 	0000000e 	00000038 	00000038 	   OK
# Read data  1 	00000008 	000002c0 	000002c0 	   OK
# Read data  2 	0000001a 	000002f2 	000002f2 	   OK
# Read data  3 	0000001c 	00000674 	00000674 	   OK
# Read data  4 	00000009 	000009b6 	000009b6 	   OK
# Read data  5 	00000009 	0000061c 	0000061c 	   OK
# Read data  6 	00000027 	000007eb 	000007eb 	   OK
# Read data  7 	00000008 	00000c9d 	00000c9d 	   OK
# Read data  8 	00000019 	00000679 	00000679 	   OK
# Read data  9 	00000021 	000008a8 	000008a8 	   OK
# Read data 10 	xxxxxxxx 	00000e25 	00000e25 	   OK
# Read data 11 	xxxxxxxx 	0000049d 	0000049d 	   OK
# Read data 12 	xxxxxxxx 	00000500 	00000500 	   OK
# Read data 13 	xxxxxxxx 	000004e6 	000004e6 	   OK
#                 5180 << End Simulation >>
# ** Note: $stop    : /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation/ID1000500BTB.v(72)
#    Time: 5180 ns  Iteration: 0  Instance: /ID1000500BTB
# Break in Module ID1000500BTB at /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/../simulation/ID1000500BTB.v line 72
