# RISCV_Internship_Dec17_2025

root@codespaces-41c123:root@codespaces-4root@codespaces-41c123:/works
paces/vsd-riscv2# **riscv64-unknown-elf-gcc --version**

riscv64-unknown-elf-gcc (SiFive GCC 8.3.0-2019.08.0) **8.3.0**

root@codespaces-41c123:/workspaces/vsd-riscv2# **spike --version**

spike: unrecognized option --version

Try 'spike --help' for more information.

root@codespaces-41c123:/workspaces/vsd-riscv2# **spike --help**

Spike RISC-V ISA Simulator **1.1.1-dev**


root@codespaces-41c123:/workspaces/vsd-riscv2# **iverilog -V**

Icarus Verilog version **11.0**(stable) ()

<img width="940" height="596" alt="image" src="https://github.com/user-attachments/assets/ead1cce9-576c-43a4-92ac-80d16128b6d3" />

<img width="940" height="605" alt="image" src="https://github.com/user-attachments/assets/8e330295-b64d-48e7-b457-3d1e8dcbceea" />

<img width="940" height="358" alt="image" src="https://github.com/user-attachments/assets/8b6c8f65-243e-4249-8ea9-fd3817ed20f1" />

<img width="940" height="604" alt="image" src="https://github.com/user-attachments/assets/57841748-1a61-4e70-899f-b17c614485e4" />


