<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: amd_kernel_code_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structamd__kernel__code__s-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">amd_kernel_code_s Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for amd_kernel_code_s:</div>
<div class="dyncontent">
<div class="center"><img src="structamd__kernel__code__s__coll__graph.png" border="0" usemap="#amd__kernel__code__s_coll__map" alt="Collaboration graph"/></div>
<map name="amd__kernel__code__s_coll__map" id="amd__kernel__code__s_coll__map">
<area shape="rect" id="node7" href="structhsa__ext__control__directives__s.html" title="The hsa_ext_control_directives_t specifies the values for the HSAIL control directives. These control how the finalizer generates code. This struct is used both as an argument to hsaFinalizeKernel to specify values for the control directives, and is used in HsaKernelCode to record the values of the control directives that the finalize used when generating the code which either came from the finalizer argument or explicit HSAIL control directives. See the definition of the control directives in HSA Programmer&#39;s Reference Manual which also defines how the values specified as finalizer arguments have to agree with the control directives in the HSAIL code. " alt="" coords="538,503,744,530"/><area shape="rect" id="node8" href="structhsa__dim3__s.html" title="hsa_dim3_s" alt="" coords="414,147,513,174"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5bddc8c63b762121016c81d70f17fde3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a5bddc8c63b762121016c81d70f17fde3">amd_code_version_major</a></td></tr>
<tr class="separator:a5bddc8c63b762121016c81d70f17fde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab798002ce56f949174598b0fa73fcb01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ab798002ce56f949174598b0fa73fcb01">amd_code_version_minor</a></td></tr>
<tr class="separator:ab798002ce56f949174598b0fa73fcb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4465bddecaa19438da146926372080b4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a4465bddecaa19438da146926372080b4">struct_byte_size</a></td></tr>
<tr class="separator:a4465bddecaa19438da146926372080b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440703f5808df8f41bca2c862d1d6421"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a440703f5808df8f41bca2c862d1d6421">target_chip</a></td></tr>
<tr class="separator:a440703f5808df8f41bca2c862d1d6421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80a7b908b126b9edccb7812d1051e6e"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ab80a7b908b126b9edccb7812d1051e6e">kernel_code_entry_byte_offset</a></td></tr>
<tr class="separator:ab80a7b908b126b9edccb7812d1051e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d19b3dfc497632c6d955628495a1dd"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a79d19b3dfc497632c6d955628495a1dd">kernel_code_prefetch_byte_offset</a></td></tr>
<tr class="separator:a79d19b3dfc497632c6d955628495a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fae4434b5596645ae4911169a18ba21"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a1fae4434b5596645ae4911169a18ba21">kernel_code_prefetch_byte_size</a></td></tr>
<tr class="separator:a1fae4434b5596645ae4911169a18ba21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252bdcc05ce955c57def16d00c2e0f78"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a252bdcc05ce955c57def16d00c2e0f78">max_scratch_backing_memory_byte_size</a></td></tr>
<tr class="separator:a252bdcc05ce955c57def16d00c2e0f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b92859130d65728c35dc29b7edf5636"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">amd_compute_pgm_resource_register64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a7b92859130d65728c35dc29b7edf5636">compute_pgm_resource_registers</a></td></tr>
<tr class="separator:a7b92859130d65728c35dc29b7edf5636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da5e3ea218632e411419e7689b5b06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">amd_code_property32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a3da5e3ea218632e411419e7689b5b06b">code_properties</a></td></tr>
<tr class="separator:a3da5e3ea218632e411419e7689b5b06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df57402a4d6bce6adc008a2c2703630"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a4df57402a4d6bce6adc008a2c2703630">workitem_private_segment_byte_size</a></td></tr>
<tr class="separator:a4df57402a4d6bce6adc008a2c2703630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d1342950ad5679cb75e5a551583961"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a76d1342950ad5679cb75e5a551583961">workgroup_group_segment_byte_size</a></td></tr>
<tr class="separator:a76d1342950ad5679cb75e5a551583961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab131471b40714a56b941ba224df46401"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ab131471b40714a56b941ba224df46401">gds_segment_byte_size</a></td></tr>
<tr class="separator:ab131471b40714a56b941ba224df46401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa840eff57f443d0ad4f62ddd4d6d9e7f"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#aa840eff57f443d0ad4f62ddd4d6d9e7f">kernarg_segment_byte_size</a></td></tr>
<tr class="separator:aa840eff57f443d0ad4f62ddd4d6d9e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd3b0027b18bfb68447eff86ae369de"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a0fd3b0027b18bfb68447eff86ae369de">workgroup_fbarrier_count</a></td></tr>
<tr class="separator:a0fd3b0027b18bfb68447eff86ae369de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ca3407b13af2f0d9a9c80ce582c37b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ab8ca3407b13af2f0d9a9c80ce582c37b">wavefront_sgpr_count</a></td></tr>
<tr class="separator:ab8ca3407b13af2f0d9a9c80ce582c37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6400e51805c0d3e6658f51e0f4b1258"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ad6400e51805c0d3e6658f51e0f4b1258">workitem_vgpr_count</a></td></tr>
<tr class="separator:ad6400e51805c0d3e6658f51e0f4b1258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110a82e27c4c538dd9265a897043f666"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a110a82e27c4c538dd9265a897043f666">reserved_vgpr_first</a></td></tr>
<tr class="separator:a110a82e27c4c538dd9265a897043f666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6757964e0e2e4a2f85ea0d3aef282668"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a6757964e0e2e4a2f85ea0d3aef282668">reserved_vgpr_count</a></td></tr>
<tr class="separator:a6757964e0e2e4a2f85ea0d3aef282668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ded9dece15b44ade5de4f64617bbc1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ab3ded9dece15b44ade5de4f64617bbc1">reserved_sgpr_first</a></td></tr>
<tr class="separator:ab3ded9dece15b44ade5de4f64617bbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08abdcbd560da11ea18952a8addd07c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ab08abdcbd560da11ea18952a8addd07c">reserved_sgpr_count</a></td></tr>
<tr class="separator:ab08abdcbd560da11ea18952a8addd07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d620d42712646db99a1161164288821"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a7d620d42712646db99a1161164288821">debug_wavefront_private_segment_offset_sgpr</a></td></tr>
<tr class="separator:a7d620d42712646db99a1161164288821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ab4a23378c0a0447856cab09d99d3b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#af9ab4a23378c0a0447856cab09d99d3b">debug_private_segment_buffer_sgpr</a></td></tr>
<tr class="separator:af9ab4a23378c0a0447856cab09d99d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad981376d4a30a06e737ec6f22008b0dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ad981376d4a30a06e737ec6f22008b0dd">kernarg_segment_alignment</a></td></tr>
<tr class="separator:ad981376d4a30a06e737ec6f22008b0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e395ef4cffe70b299f517442099212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a46e395ef4cffe70b299f517442099212">group_segment_alignment</a></td></tr>
<tr class="separator:a46e395ef4cffe70b299f517442099212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e3f9d80056ac50ccc6d3b871c45817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a19e3f9d80056ac50ccc6d3b871c45817">private_segment_alignment</a></td></tr>
<tr class="separator:a19e3f9d80056ac50ccc6d3b871c45817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467a38129c716fe4ad494c263c6a1a28"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a467a38129c716fe4ad494c263c6a1a28">reserved3</a></td></tr>
<tr class="separator:a467a38129c716fe4ad494c263c6a1a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03b68109efcb20dccc2ee39e9949c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">hsa_ext_code_kind32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ae03b68109efcb20dccc2ee39e9949c00">code_type</a></td></tr>
<tr class="memdesc:ae03b68109efcb20dccc2ee39e9949c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of code object.  <a href="#ae03b68109efcb20dccc2ee39e9949c00">More...</a><br/></td></tr>
<tr class="separator:ae03b68109efcb20dccc2ee39e9949c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a177b948f2a9fd74186bc0100992251"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a3a177b948f2a9fd74186bc0100992251">reserved4</a></td></tr>
<tr class="separator:a3a177b948f2a9fd74186bc0100992251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f88789873f265afd0ac24abf0bcd3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a84f88789873f265afd0ac24abf0bcd3f">wavefront_size</a></td></tr>
<tr class="separator:a84f88789873f265afd0ac24abf0bcd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dddf19229449e00f9e3a0a9a3cb3c0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a03dddf19229449e00f9e3a0a9a3cb3c0">optimization_level</a></td></tr>
<tr class="separator:a03dddf19229449e00f9e3a0a9a3cb3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749eabb630c5bf332894140ca5416db0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">hsa_ext_brig_profile8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a749eabb630c5bf332894140ca5416db0">hsail_profile</a></td></tr>
<tr class="separator:a749eabb630c5bf332894140ca5416db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ba5a5990ccb66c1bced5e72eb19952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">hsa_ext_brig_machine_model8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#ac0ba5a5990ccb66c1bced5e72eb19952">hsail_machine_model</a></td></tr>
<tr class="separator:ac0ba5a5990ccb66c1bced5e72eb19952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8249273a0cb93d5b2b356d78dc46ffd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a8249273a0cb93d5b2b356d78dc46ffd9">hsail_version_major</a></td></tr>
<tr class="separator:a8249273a0cb93d5b2b356d78dc46ffd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94eb2fb402ff86e092cfc08b70cfabdb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a94eb2fb402ff86e092cfc08b70cfabdb">hsail_version_minor</a></td></tr>
<tr class="separator:a94eb2fb402ff86e092cfc08b70cfabdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1c423e8ee33bded8076fa23c5e1c7a"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a8c1c423e8ee33bded8076fa23c5e1c7a">reserved5</a></td></tr>
<tr class="separator:a8c1c423e8ee33bded8076fa23c5e1c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf237866c9d098817f9606e4cb4876e"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#acaf237866c9d098817f9606e4cb4876e">reserved6</a></td></tr>
<tr class="memdesc:acaf237866c9d098817f9606e4cb4876e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. Must be 0.  <a href="#acaf237866c9d098817f9606e4cb4876e">More...</a><br/></td></tr>
<tr class="separator:acaf237866c9d098817f9606e4cb4876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ed8deebf5868a79fa3db7bacf34157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a40c83573be6c1e21ad46ff8a7edd21b0">hsa_ext_control_directives_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__s.html#a14ed8deebf5868a79fa3db7bacf34157">control_directive</a></td></tr>
<tr class="separator:a14ed8deebf5868a79fa3db7bacf34157"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>AMD Kernel Code Object (amd_kernel_code_t). GPU CP uses the AMD Kernel Code Object to set up the hardware to execute the kernel dispatch.</p>
<p>Initial Kernel Register State.</p>
<p>Initial kernel register state will be set up by CP/SPI prior to the start of execution of every wavefront. This is limited by the constraints of the current hardware.</p>
<p>The order of the SGPR registers is defined, but the Finalizer can specify which ones are actually setup in the amd_kernel_code_t object using the enable_sgpr_* bit fields. The register numbers used for enabled registers are dense starting at SGPR0: the first enabled register is SGPR0, the next enabled register is SGPR1 etc.; disabled registers do not have an SGPR number.</p>
<p>The initial SGPRs comprise up to 16 User SRGPs that are set up by CP and apply to all waves of the grid. It is possible to specify more than 16 User SGPRs using the enable_sgpr_* bit fields, in which case only the first 16 are actually initialized. These are then immediately followed by the System SGPRs that are set up by ADC/SPI and can have different values for each wave of the grid dispatch.</p>
<p>SGPR register initial state is defined as follows:</p>
<p>Private Segment Buffer (enable_sgpr_private_segment_buffer): Number of User SGPR registers: 4. V# that can be used, together with Scratch Wave Offset as an offset, to access the Private/Spill/Arg segments using a segment address. It must be set as follows:</p>
<ul>
<li>Base address: of the scratch memory area used by the dispatch. It does not include the scratch wave offset. It will be the per process SH_HIDDEN_PRIVATE_BASE_VMID plus any offset from this dispatch (for example there may be a per pipe offset, or per AQL Queue offset).</li>
<li>Stride + data_format: Element Size * Index Stride (???)</li>
<li>Cache swizzle: ???</li>
<li>Swizzle enable: SH_STATIC_MEM_CONFIG.SWIZZLE_ENABLE (must be 1 for scratch)</li>
<li>Num records: Flat Scratch Work Item Size / Element Size (???)</li>
<li>Dst_sel_*: ???</li>
<li>Num_format: ???</li>
<li>Element_size: SH_STATIC_MEM_CONFIG.ELEMENT_SIZE (will be DWORD, must agree with amd_kernel_code_t.privateElementSize)</li>
<li>Index_stride: SH_STATIC_MEM_CONFIG.INDEX_STRIDE (will be 64 as must be number of wavefront lanes for scratch, must agree with amd_kernel_code_t.wavefrontSize)</li>
<li>Add tid enable: 1</li>
<li>ATC: from SH_MEM_CONFIG.PRIVATE_ATC,</li>
<li>Hash_enable: ???</li>
<li>Heap: ???</li>
<li>Mtype: from SH_STATIC_MEM_CONFIG.PRIVATE_MTYPE</li>
<li>Type: 0 (a buffer) (???)</li>
</ul>
<p>Dispatch Ptr (enable_sgpr_dispatch_ptr): Number of User SGPR registers: 2. 64 bit address of AQL dispatch packet for kernel actually executing.</p>
<p>Queue Ptr (enable_sgpr_queue_ptr): Number of User SGPR registers: 2. 64 bit address of AmdQueue object for AQL queue on which the dispatch packet was queued.</p>
<p>Kernarg Segment Ptr (enable_sgpr_kernarg_segment_ptr): Number of User SGPR registers: 2. 64 bit address of Kernarg segment. This is directly copied from the kernargPtr in the dispatch packet. Having CP load it once avoids loading it at the beginning of every wavefront.</p>
<p>Dispatch Id (enable_sgpr_dispatch_id): Number of User SGPR registers: 2. 64 bit Dispatch ID of the dispatch packet being executed.</p>
<p>Flat Scratch Init (enable_sgpr_flat_scratch_init): Number of User SGPR registers: 2. This is 2 SGPRs.</p>
<p>For CI/VI: The first SGPR is a 32 bit byte offset from SH_MEM_HIDDEN_PRIVATE_BASE to base of memory for scratch for this dispatch. This is the same offset used in computing the Scratch Segment Buffer base address. The value of Scratch Wave Offset must be added by the kernel code and moved to SGPRn-4 for use as the FLAT SCRATCH BASE in flat memory instructions.</p>
<p>The second SGPR is 32 bit byte size of a single work-item’s scratch memory usage. This is directly loaded from the dispatch packet Private Segment Byte Size and rounded up to a multiple of DWORD.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo:</a></b></dt><dd>[Does CP need to round this to &gt;4 byte alignment?]</dd></dl>
<pre class="fragment">The kernel code must move to SGPRn-3 for use as the FLAT SCRATCH SIZE in
flat memory instructions. Having CP load it once avoids loading it at
the beginning of every wavefront.
</pre><p>For PI: This is the 64 bit base address of the scratch backing memory for allocated by CP for this dispatch.</p>
<p>Private Segment Size (enable_sgpr_private_segment_size): Number of User SGPR registers: 1. The 32 bit byte size of a single work-item’s scratch memory allocation. This is the value from the dispatch packet. Private Segment Byte Size rounded up by CP to a multiple of DWORD.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo:</a></b></dt><dd>[Does CP need to round this to &gt;4 byte alignment?]</dd></dl>
<p>Having CP load it once avoids loading it at the beginning of every wavefront.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000004">Todo:</a></b></dt><dd>[This will not be used for CI/VI since it is the same value as the second SGPR of Flat Scratch Init. However, it is need for PI which changes meaning of Flat Scratchg Init..]</dd></dl>
<p>Grid Work-Group Count X (enable_sgpr_grid_workgroup_count_x): Number of User SGPR registers: 1. 32 bit count of the number of work-groups in the X dimension for the grid being executed. Computed from the fields in the HsaDispatchPacket as ((gridSize.x+workgroupSize.x-1)/workgroupSize.x).</p>
<p>Grid Work-Group Count Y (enable_sgpr_grid_workgroup_count_y): Number of User SGPR registers: 1. 32 bit count of the number of work-groups in the Y dimension for the grid being executed. Computed from the fields in the HsaDispatchPacket as ((gridSize.y+workgroupSize.y-1)/workgroupSize.y).</p>
<p>Only initialized if &lt;16 previous SGPRs initialized.</p>
<p>Grid Work-Group Count Z (enable_sgpr_grid_workgroup_count_z): Number of User SGPR registers: 1. 32 bit count of the number of work-groups in the Z dimension for the grid being executed. Computed from the fields in the HsaDispatchPacket as ((gridSize.z+workgroupSize.z-1)/workgroupSize.z).</p>
<p>Only initialized if &lt;16 previous SGPRs initialized.</p>
<p>Work-Group Id X (enable_sgpr_workgroup_id_x): Number of System SGPR registers: 1. 32 bit work group id in X dimension of grid for wavefront. Always present.</p>
<p>Work-Group Id Y (enable_sgpr_workgroup_id_y): Number of System SGPR registers: 1. 32 bit work group id in Y dimension of grid for wavefront.</p>
<p>Work-Group Id Z (enable_sgpr_workgroup_id_z): Number of System SGPR registers: 1. 32 bit work group id in Z dimension of grid for wavefront. If present then Work-group Id Y will also be present</p>
<p>Work-Group Info (enable_sgpr_workgroup_info): Number of System SGPR registers: 1. {first_wave, 14’b0000, ordered_append_term[10:0], threadgroup_size_in_waves[5:0]}</p>
<p>Private Segment Wave Byte Offset (enable_sgpr_private_segment_wave_byte_offset): Number of System SGPR registers: 1. 32 bit byte offset from base of dispatch scratch base. Must be used as an offset with Private/Spill/Arg segment address when using Scratch Segment Buffer. It must be added to Flat Scratch Offset if setting up FLAT SCRATCH for flat addressing.</p>
<p>The order of the VGPR registers is defined, but the Finalizer can specify which ones are actually setup in the amd_kernel_code_t object using the enableVgpr* bit fields. The register numbers used for enabled registers are dense starting at VGPR0: the first enabled register is VGPR0, the next enabled register is VGPR1 etc.; disabled registers do not have an VGPR number.</p>
<p>VGPR register initial state is defined as follows:</p>
<p>Work-Item Id X (always initialized): Number of registers: 1. 32 bit work item id in X dimension of work-group for wavefront lane.</p>
<p>Work-Item Id X (enable_vgpr_workitem_id &gt; 0): Number of registers: 1. 32 bit work item id in Y dimension of work-group for wavefront lane.</p>
<p>Work-Item Id X (enable_vgpr_workitem_id &gt; 0): Number of registers: 1. 32 bit work item id in Z dimension of work-group for wavefront lane.</p>
<p>The setting of registers is being done by existing GPU hardware as follows: 1) SGPRs before the Work-Group Ids are set by CP using the 16 User Data registers. 2) Work-group Id registers X, Y, Z are set by SPI which supports any combination including none. 3) Scratch Wave Offset is also set by SPI which is why its value cannot be added into the value Flat Scratch Offset which would avoid the Finalizer generated prolog having to do the add. 4) The VGPRs are set by SPI which only supports specifying either (X), (X, Y) or (X, Y, Z).</p>
<p>Flat Scratch Dispatch Offset and Flat Scratch Size are adjacent SGRRs so they can be moved as a 64 bit value to the hardware required SGPRn-3 and SGPRn-4 respectively using the Finalizer ?FLAT_SCRATCH? Register.</p>
<p>The global segment can be accessed either using flat operations or buffer operations. If buffer operations are used then the Global Buffer used to access HSAIL Global/Readonly/Kernarg (which are combine) segments using a segment address is not passed into the kernel code by CP since its base address is always 0. Instead the Finalizer generates prolog code to initialize 4 SGPRs with a V# that has the following properties, and then uses that in the buffer instructions:</p>
<ul>
<li>base address of 0</li>
<li>no swizzle</li>
<li>ATC=1</li>
<li>MTYPE set to support memory coherence specified in amd_kernel_code_t.globalMemoryCoherence</li>
</ul>
<p>When the Global Buffer is used to access the Kernarg segment, must add the dispatch packet kernArgPtr to a kernarg segment address before using this V#. Alternatively scalar loads can be used if the kernarg offset is uniform, as the kernarg segment is constant for the duration of the kernel execution. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00502">502</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a5bddc8c63b762121016c81d70f17fde3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a> amd_kernel_code_s::amd_code_version_major</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The AMD major version of the Code Object. Must be the value AMD_CODE_VERSION_MAJOR. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00505">505</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab798002ce56f949174598b0fa73fcb01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a> amd_kernel_code_s::amd_code_version_minor</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The AMD minor version of the Code Object. Minor versions must be backward compatible. Must be the value AMD_CODE_VERSION_MINOR. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00510">510</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3da5e3ea218632e411419e7689b5b06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">amd_code_property32_t</a> amd_kernel_code_s::code_properties</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Code properties. See amd_code_property_mask_t for a full list of properties. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00560">560</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae03b68109efcb20dccc2ee39e9949c00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">hsa_ext_code_kind32_t</a> amd_kernel_code_s::code_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type of code object. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00639">639</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b92859130d65728c35dc29b7edf5636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">amd_compute_pgm_resource_register64_t</a> amd_kernel_code_s::compute_pgm_resource_registers</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shader program settings for CS. Contains COMPUTE_PGM_RSRC1 and COMPUTE_PGM_RSRC2 registers. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00556">556</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14ed8deebf5868a79fa3db7bacf34157"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a40c83573be6c1e21ad46ff8a7edd21b0">hsa_ext_control_directives_t</a> amd_kernel_code_s::control_directive</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The values should be the actually values used by the finalizer in generating the code. This may be the union of values specified as finalizer arguments and explicit HSAIL control directives. If the finalizer chooses to ignore a control directive, and not generate constrained code, then the control directive should not be marked as enabled even though it was present in the HSAIL or finalizer argument. The values are intended to reflect the constraints that the code actually requires to correctly execute, not the values that were actually specified at finalize time. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00696">696</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9ab4a23378c0a0447856cab09d99d3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::debug_private_segment_buffer_sgpr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If is_debug_supported is 0 then must be 0. Otherwise, this is the fixed SGPR number of the first of 4 SGPRs used to hold the scratch V# used for the entire kernel execution, or uint16_t(-1) if the registers are not used or not known. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00627">627</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d620d42712646db99a1161164288821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::debug_wavefront_private_segment_offset_sgpr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If is_debug_supported is 0 then must be 0. Otherwise, this is the fixed SGPR number used to hold the wave scratch offset for the entire kernel execution, or uint16_t(-1) if the register is not used or not known. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00621">621</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab131471b40714a56b941ba224df46401"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::gds_segment_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of byte of GDS required by kernel dispatch. Must be 0 if not using GDS. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00576">576</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46e395ef4cffe70b299f517442099212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a> amd_kernel_code_s::group_segment_alignment</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00633">633</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0ba5a5990ccb66c1bced5e72eb19952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">hsa_ext_brig_machine_model8_t</a> amd_kernel_code_s::hsail_machine_model</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The HSAIL machine model gives the address sizes used by the code. This information is from the HSAIL version directive. If not generated from an HSAIL compilation unit then must still indicate for what machine mode the code is generated. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00666">666</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a749eabb630c5bf332894140ca5416db0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">hsa_ext_brig_profile8_t</a> amd_kernel_code_s::hsail_profile</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The HSAIL profile defines which features are used. This information is from the HSAIL version directive. If this amd_kernel_code_t is not generated from an HSAIL compilation unit then must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00660">660</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8249273a0cb93d5b2b356d78dc46ffd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::hsail_version_major</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The HSAIL major version. This information is from the HSAIL version directive. If this amd_kernel_code_t is not generated from an HSAIL compilation unit then must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00671">671</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94eb2fb402ff86e092cfc08b70cfabdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::hsail_version_minor</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The HSAIL minor version. This information is from the HSAIL version directive. If this amd_kernel_code_t is not generated from an HSAIL compilation unit then must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00676">676</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad981376d4a30a06e737ec6f22008b0dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a> amd_kernel_code_s::kernarg_segment_alignment</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The maximum byte alignment of variables used by the kernel in the specified memory segment. Expressed as a power of two. Must be at least HSA_POWERTWO_16. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00632">632</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa840eff57f443d0ad4f62ddd4d6d9e7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t amd_kernel_code_s::kernarg_segment_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The size in bytes of the kernarg segment that holds the values of the arguments to the kernel. This could be used by CP to prefetch the kernarg segment pointed to by the dispatch packet. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00581">581</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab80a7b908b126b9edccb7812d1051e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t amd_kernel_code_s::kernel_code_entry_byte_offset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byte offset (possibly negative) from start of amd_kernel_code_t object to kernel's entry point instruction. The actual code for the kernel is required to be 256 byte aligned to match hardware requirements (SQ cache line is 16). The code must be position independent code (PIC) for AMD devices to give runtime the option of copying code to discrete GPU memory or APU L2 cache. The Finalizer should endeavour to allocate all kernel machine code in contiguous memory pages so that a device pre-fetcher will tend to only pre-fetch Kernel Code objects, improving cache performance. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00532">532</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79d19b3dfc497632c6d955628495a1dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t amd_kernel_code_s::kernel_code_prefetch_byte_offset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Range of bytes to consider prefetching expressed as an offset and size. The offset is from the start (possibly negative) of amd_kernel_code_t object. Set both to 0 if no prefetch information is available.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000005">Todo:</a></b></dt><dd>ttye 11/15/2013 Is the prefetch definition we want? Did not make the size a uint64_t as prefetching more than 4GiB seems excessive. </dd></dl>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00542">542</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1fae4434b5596645ae4911169a18ba21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t amd_kernel_code_s::kernel_code_prefetch_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00543">543</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a252bdcc05ce955c57def16d00c2e0f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t amd_kernel_code_s::max_scratch_backing_memory_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of bytes of scratch backing memory required for full occupancy of target chip. This takes into account the number of bytes of scratch per work-item, the wavefront size, the maximum number of wavefronts per <a class="el" href="namespaceCU.html">CU</a>, and the number of CUs. This is an upper limit on scratch. If the grid being dispatched is small it may only need less than this. If the kernel uses no scratch, or the Finalizer has not computed this value, it must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00552">552</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a03dddf19229449e00f9e3a0a9a3cb3c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t amd_kernel_code_s::optimization_level</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The optimization level specified when the kernel was finalized. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00654">654</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19e3f9d80056ac50ccc6d3b871c45817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a> amd_kernel_code_s::private_segment_alignment</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00634">634</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a467a38129c716fe4ad494c263c6a1a28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t amd_kernel_code_s::reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00636">636</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a177b948f2a9fd74186bc0100992251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for code properties if any are defined in the future. There are currently no code properties so this field must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00643">643</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c1c423e8ee33bded8076fa23c5e1c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for HSAIL target options if any are defined in the future. There are currently no target options so this field must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00681">681</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="acaf237866c9d098817f9606e4cb4876e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. Must be 0. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00684">684</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab08abdcbd560da11ea18952a8addd07c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::reserved_sgpr_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The number of consecutive SGPRs reserved by the client. If is_debug_supported then this count includes SGPRs reserved for debugger use. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00615">615</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3ded9dece15b44ade5de4f64617bbc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::reserved_sgpr_first</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If reserved_sgpr_count is 0 then must be 0. Otherwise, this is the first fixed SGPR number reserved. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00610">610</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6757964e0e2e4a2f85ea0d3aef282668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::reserved_vgpr_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The number of consecutive VGPRs reserved by the client. If is_debug_supported then this count includes VGPRs reserved for debugger use. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00606">606</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a110a82e27c4c538dd9265a897043f666"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::reserved_vgpr_first</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If reserved_vgpr_count is 0 then must be 0. Otherwise, this is the first fixed VGPR number reserved. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00601">601</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4465bddecaa19438da146926372080b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::struct_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte size of this struct. Must be set to sizeof(amd_kernel_code_t). Used for backward compatibility. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00515">515</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a440703f5808df8f41bca2c862d1d6421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::target_chip</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The target chip instruction set for which code has been generated. Values are from the E_SC_INSTRUCTION_SET enumeration in sc/Interface/SCCommon.h. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00520">520</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8ca3407b13af2f0d9a9c80ce582c37b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::wavefront_sgpr_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of scalar registers used by a wavefront. This includes the special SGPRs for VCC, Flat Scratch Base, Flat Scratch Size and XNACK (for GFX8 (VI)). It does not include the 16 SGPR added if a trap handler is enabled. Used to set COMPUTE_PGM_RSRC1.SGPRS. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00593">593</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84f88789873f265afd0ac24abf0bcd3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a> amd_kernel_code_s::wavefront_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wavefront size expressed as a power of two. Must be a power of 2 in range 1..64 inclusive. Used to support runtime query that obtains wavefront size, which may be used by application to allocated dynamic group memory and set the dispatch work-group size. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00650">650</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fd3b0027b18bfb68447eff86ae369de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::workgroup_fbarrier_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of fbarrier's used in the kernel and all functions it calls. If the implementation uses group memory to allocate the fbarriers then that amount must already be included in the workgroup_group_segment_byte_size total. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00587">587</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76d1342950ad5679cb75e5a551583961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::workgroup_group_segment_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The amount of group segment memory required by a work-group in bytes. This does not include any dynamically allocated group segment memory that may be added when the kernel is dispatched. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00572">572</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4df57402a4d6bce6adc008a2c2703630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t amd_kernel_code_s::workitem_private_segment_byte_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The amount of memory required for the combined private, spill and arg segments for a work-item in bytes. If is_dynamic_callstack is 1 then additional space must be added to this value for the call stack. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00566">566</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6400e51805c0d3e6658f51e0f4b1258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t amd_kernel_code_s::workitem_vgpr_count</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of vector registers used by each work-item. Used to set COMPUTE_PGM_RSRC1.VGPRS. </p>

<p>Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00597">597</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:57 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
