INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VivadoProjects/jingzhe/jingzhe.srcs/sources_1/new/CounterModTen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterModTen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VivadoProjects/jingzhe/jingzhe.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VivadoProjects/jingzhe/jingzhe.srcs/sources_1/new/screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/VivadoProjects/jingzhe/jingzhe.srcs/sim_1/new/main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_sim
