#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul  1 10:15:57 2025
# Process ID         : 368255
# Current directory  : /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw
# Command line       : vivado
# Log file           : /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/vivado.log
# Journal file       : /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/vivado.jou
# Running On         : maxwell
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 1600.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 66856 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69003 MB
# Available Virtual  : 40690 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/elya/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elya/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7868.625 ; gain = 303.957 ; free physical = 28566 ; free virtual = 37129
update_compile_order -fileset sources_1
open_bd_design {/home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd}
Reading block design file </home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_pl_ps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - dma_rx_rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - dma_tx_rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - rx_rst_n
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - tx_rst_n
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - rx_data_fifo
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sfp_tx_dis
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - tx_data_fifo
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xxv_ethernet:4.1 - xxv_ethernet_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_SG.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
Successfully read diagram <pl_eth_10g> from block design file </home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd>
close_project
open_project /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.xpr
INFO: [Project 1-313] Project file moved from '/home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elya/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
update_compile_order -fileset sources_1
open_bd_design {/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd}
Reading block design file </home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_pl_ps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - dma_rx_rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - dma_tx_rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - rx_rst_n
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - tx_rst_n
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - rx_data_fifo
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sfp_tx_dis
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - tx_data_fifo
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xxv_ethernet:4.1 - xxv_ethernet_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_SG.
Excluding slave segment /zups/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
Successfully read diagram <pl_eth_10g> from block design file </home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd>
open_run impl_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 9006.555 ; gain = 0.000 ; free physical = 11328 ; free virtual = 21808
INFO: [Netlist 29-17] Analyzing 892 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9006.555 ; gain = 0.000 ; free physical = 11263 ; free virtual = 21760
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9369.520 ; gain = 0.000 ; free physical = 11082 ; free virtual = 21578
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9373.520 ; gain = 4.000 ; free physical = 11066 ; free virtual = 21562
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9408.973 ; gain = 33.070 ; free physical = 11042 ; free virtual = 21527
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9408.973 ; gain = 0.000 ; free physical = 11042 ; free virtual = 21527
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9876.379 ; gain = 467.406 ; free physical = 10571 ; free virtual = 21056
Read Physdb Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9876.379 ; gain = 506.859 ; free physical = 10571 ; free virtual = 21056
Restored from archive | CPU: 7.720000 secs | Memory: 460.626251 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9876.379 ; gain = 506.859 ; free physical = 10571 ; free virtual = 21056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9876.379 ; gain = 0.000 ; free physical = 10571 ; free virtual = 21057
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  SRLC32E => SRL16E: 4 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 10275.734 ; gain = 1841.480 ; free physical = 10153 ; free virtual = 20676
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 10609.180 ; gain = 333.445 ; free physical = 9921 ; free virtual = 20392
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name iq_mem
set_property -dict [list \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Write_Depth_A {8192} \
  CONFIG.Write_Width_A {64} \
  CONFIG.Write_Width_B {32} \
] [get_ips iq_mem]
generate_target {instantiation_template} [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'iq_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'iq_mem'...
catch { config_ip_cache -export [get_ips -all iq_mem] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: iq_mem
export_ip_user_files -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
launch_runs iq_mem_synth_1 -jobs 11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: iq_mem
[Wed Jul  2 13:20:25 2025] Launched iq_mem_synth_1...
Run output will be captured here: /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/iq_mem_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/modelsim} {questa=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/questa} {xcelium=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/xcelium} {vcs=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/vcs} {riviera=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/riviera}] -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -directory /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/sim_scripts -ip_user_files_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files -ipstatic_source_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Assume_Synchronous_Clk {true} [get_ips iq_mem]
generate_target all [get_files  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'iq_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'iq_mem'...
catch { config_ip_cache -export [get_ips -all iq_mem] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: iq_mem
export_ip_user_files -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -no_script -sync -force -quiet
reset_run iq_mem_synth_1
launch_runs iq_mem_synth_1 -jobs 11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: iq_mem
[Wed Jul  2 13:22:13 2025] Launched iq_mem_synth_1...
Run output will be captured here: /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/iq_mem_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/modelsim} {questa=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/questa} {xcelium=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/xcelium} {vcs=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/vcs} {riviera=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/riviera}] -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -directory /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/sim_scripts -ip_user_files_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files -ipstatic_source_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_dataflow_design
INFO: [Vivado_Tcl 4-1924] Creating dataflow design from design 'impl_1'. Use the current_design command to change the design from which dataflow design is created.
WARNING: [Netlist 29-1115] Found multi-term driver net: pl_eth_10g_i/axi_dma_0/U0/m_axis_mm2s_ftch_tdata_new[0].
INFO: [Implflow 47-2768] Generation of Dataflow netlist complete, took 0 seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 11312.180 ; gain = 0.000 ; free physical = 3320 ; free virtual = 14743
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_crossbar_v2_1_34_decerr_slave' instantiated as 'pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_crossbar_v2_1_34_si_transactor' instantiated as 'pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_crossbar_v2_1_34_si_transactor__parameterized0' instantiated as 'pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_crossbar_v2_1_34_si_transactor__parameterized1' instantiated as 'pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_crossbar_v2_1_34_si_transactor__parameterized2' instantiated as 'pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_datamover_fifo__parameterized5' instantiated as 'pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_datamover_mm2s_dre' instantiated as 'pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_datamover_sfifo_autord__parameterized0' instantiated as 'pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_dma_mm2s_cmdsts_if' instantiated as 'pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_dwidth_converter_v2_1_33_a_upsizer__parameterized0' instantiated as 'pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_lite_ipif' instantiated as 'pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_incr_cmd' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_incr_cmd_2' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_incr_cmd_31' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_incr_cmd_41' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_rd_cmd_fsm' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_rd_cmd_fsm_39' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_wr_cmd_fsm' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'axi_protocol_converter_v2_1_33_b2s_wr_cmd_fsm_29' instantiated as 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'cntr_incr_decr_addn_f_151' instantiated as 'pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'gtwizard_ultrascale_v1_7_19_gtwiz_reset' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'pl_eth_10g_xxv_ethernet_0_0_mac_baser_axis_pmtick_statsreg_299' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'pl_eth_10g_xxv_ethernet_0_0_mac_baser_axis_pmtick_statsreg_319' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'pl_eth_10g_xxv_ethernet_0_0_mac_baser_axis_pmtick_statsreg_325' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'pl_eth_10g_xxv_ethernet_0_0_mac_baser_axis_pmtick_statsreg_326' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'pl_eth_10g_xxv_ethernet_0_0_mac_baser_axis_pmtick_statsreg_328' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'pl_eth_10g_xxv_ethernet_0_0_mac_baser_axis_pmtick_statsreg__parameterized0_322' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xpm_fifo_reg_bit_226' instantiated as 'pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xpm_fifo_reg_bit_232' instantiated as 'pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'xxv_ethernet_v4_1_13_mac_baser_axis_nopause_rx_hi_ber_monitor' instantiated as 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR'.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11312.180 ; gain = 0.000 ; free physical = 3270 ; free virtual = 14682
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 11:14:04 2025...
