//File packet_data/pci_sim_data created Fri Mar 14 17:24:44 2014
//
//This is a data file intended to be read in by a Verilog simulation.
//
// WRITE:  Address: 0x8 Data: 0x0
00000002 // WRITE
00000008 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x40 Data: 0x0
00000002 // WRITE
00000040 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// DMA: QUEUE: 0x1 LENGTH: 0x520
00000003 // DMA
00000001 // Queue (0x1)
00000520 // Length (0x520)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x176
00000003 // DMA
00000002 // Queue (0x2)
00000176 // Length (0x176)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x29d
00000003 // DMA
00000003 // Queue (0x3)
0000029d // Length (0x29d)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x97
00000003 // DMA
00000004 // Queue (0x4)
00000097 // Length (0x97)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x50e
00000003 // DMA
00000001 // Queue (0x1)
0000050e // Length (0x50e)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x1b2
00000003 // DMA
00000002 // Queue (0x2)
000001b2 // Length (0x1b2)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x3ed
00000003 // DMA
00000003 // Queue (0x3)
000003ed // Length (0x3ed)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0xc0
00000003 // DMA
00000004 // Queue (0x4)
000000c0 // Length (0xc0)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5f1
00000003 // DMA
00000001 // Queue (0x1)
000005f1 // Length (0x5f1)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x211
00000003 // DMA
00000002 // Queue (0x2)
00000211 // Length (0x211)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x540
00000003 // DMA
00000003 // Queue (0x3)
00000540 // Length (0x540)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x569
00000003 // DMA
00000004 // Queue (0x4)
00000569 // Length (0x569)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x21b
00000003 // DMA
00000001 // Queue (0x1)
0000021b // Length (0x21b)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x135
00000003 // DMA
00000002 // Queue (0x2)
00000135 // Length (0x135)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x8f
00000003 // DMA
00000003 // Queue (0x3)
0000008f // Length (0x8f)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x160
00000003 // DMA
00000004 // Queue (0x4)
00000160 // Length (0x160)
00000000 // Mask (0x0)
00000004 // BARRIER
00000004 // Number of expected pkts received via DMA port 1
00000004 // Number of expected pkts received via DMA port 2
00000004 // Number of expected pkts received via DMA port 3
00000004 // Number of expected pkts received via DMA port 4
// READ:  Address: 0x600008 Expected Data: 0x4
00000001 // READ
00600008 // Address (0x600008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600028 Expected Data: 0x4
00000001 // READ
00600028 // Address (0x600028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x60001c Expected Data: 0x123a
00000001 // READ
0060001c // Address (0x60001c)
0000123a // Data (0x123a)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600030 Expected Data: 0x123a
00000001 // READ
00600030 // Address (0x600030)
0000123a // Data (0x123a)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640008 Expected Data: 0x4
00000001 // READ
00640008 // Address (0x640008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640028 Expected Data: 0x4
00000001 // READ
00640028 // Address (0x640028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x64001c Expected Data: 0x66e
00000001 // READ
0064001c // Address (0x64001c)
0000066e // Data (0x66e)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640030 Expected Data: 0x66e
00000001 // READ
00640030 // Address (0x640030)
0000066e // Data (0x66e)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680008 Expected Data: 0x4
00000001 // READ
00680008 // Address (0x680008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680028 Expected Data: 0x4
00000001 // READ
00680028 // Address (0x680028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x68001c Expected Data: 0xc59
00000001 // READ
0068001c // Address (0x68001c)
00000c59 // Data (0xc59)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680030 Expected Data: 0xc59
00000001 // READ
00680030 // Address (0x680030)
00000c59 // Data (0xc59)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0008 Expected Data: 0x4
00000001 // READ
006c0008 // Address (0x6c0008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0028 Expected Data: 0x4
00000001 // READ
006c0028 // Address (0x6c0028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c001c Expected Data: 0x820
00000001 // READ
006c001c // Address (0x6c001c)
00000820 // Data (0x820)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0030 Expected Data: 0x820
00000001 // READ
006c0030 // Address (0x6c0030)
00000820 // Data (0x820)
FFFFFFFF // Mask (0xFFFFFFFF)
// WRITE:  Address: 0x8 Data: 0x100
00000002 // WRITE
00000008 // Address 
00000100 // Data (0x100)
00000000 // Mask (0x0)
// WRITE:  Address: 0x600000 Data: 0x100
00000002 // WRITE
00600000 // Address 
00000100 // Data (0x100)
00000000 // Mask (0x0)
// WRITE:  Address: 0x640000 Data: 0x100
00000002 // WRITE
00640000 // Address 
00000100 // Data (0x100)
00000000 // Mask (0x0)
// WRITE:  Address: 0x680000 Data: 0x100
00000002 // WRITE
00680000 // Address 
00000100 // Data (0x100)
00000000 // Mask (0x0)
// WRITE:  Address: 0x6c0000 Data: 0x100
00000002 // WRITE
006c0000 // Address 
00000100 // Data (0x100)
00000000 // Mask (0x0)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// DMA: QUEUE: 0x1 LENGTH: 0x520
00000003 // DMA
00000001 // Queue (0x1)
00000520 // Length (0x520)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x176
00000003 // DMA
00000002 // Queue (0x2)
00000176 // Length (0x176)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x29d
00000003 // DMA
00000003 // Queue (0x3)
0000029d // Length (0x29d)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x97
00000003 // DMA
00000004 // Queue (0x4)
00000097 // Length (0x97)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x50e
00000003 // DMA
00000001 // Queue (0x1)
0000050e // Length (0x50e)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x1b2
00000003 // DMA
00000002 // Queue (0x2)
000001b2 // Length (0x1b2)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x3ed
00000003 // DMA
00000003 // Queue (0x3)
000003ed // Length (0x3ed)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0xc0
00000003 // DMA
00000004 // Queue (0x4)
000000c0 // Length (0xc0)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5f1
00000003 // DMA
00000001 // Queue (0x1)
000005f1 // Length (0x5f1)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x211
00000003 // DMA
00000002 // Queue (0x2)
00000211 // Length (0x211)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x540
00000003 // DMA
00000003 // Queue (0x3)
00000540 // Length (0x540)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x569
00000003 // DMA
00000004 // Queue (0x4)
00000569 // Length (0x569)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x21b
00000003 // DMA
00000001 // Queue (0x1)
0000021b // Length (0x21b)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x135
00000003 // DMA
00000002 // Queue (0x2)
00000135 // Length (0x135)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x8f
00000003 // DMA
00000003 // Queue (0x3)
0000008f // Length (0x8f)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x160
00000003 // DMA
00000004 // Queue (0x4)
00000160 // Length (0x160)
00000000 // Mask (0x0)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// READ:  Address: 0x600008 Expected Data: 0x0
00000001 // READ
00600008 // Address (0x600008)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600028 Expected Data: 0x4
00000001 // READ
00600028 // Address (0x600028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x60001c Expected Data: 0x0
00000001 // READ
0060001c // Address (0x60001c)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600030 Expected Data: 0x123a
00000001 // READ
00600030 // Address (0x600030)
0000123a // Data (0x123a)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600010 Expected Data: 0x4
00000001 // READ
00600010 // Address (0x600010)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640008 Expected Data: 0x0
00000001 // READ
00640008 // Address (0x640008)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640028 Expected Data: 0x4
00000001 // READ
00640028 // Address (0x640028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x64001c Expected Data: 0x0
00000001 // READ
0064001c // Address (0x64001c)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640030 Expected Data: 0x66e
00000001 // READ
00640030 // Address (0x640030)
0000066e // Data (0x66e)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640010 Expected Data: 0x4
00000001 // READ
00640010 // Address (0x640010)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680008 Expected Data: 0x0
00000001 // READ
00680008 // Address (0x680008)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680028 Expected Data: 0x4
00000001 // READ
00680028 // Address (0x680028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x68001c Expected Data: 0x0
00000001 // READ
0068001c // Address (0x68001c)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680030 Expected Data: 0xc59
00000001 // READ
00680030 // Address (0x680030)
00000c59 // Data (0xc59)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680010 Expected Data: 0x4
00000001 // READ
00680010 // Address (0x680010)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0008 Expected Data: 0x0
00000001 // READ
006c0008 // Address (0x6c0008)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0028 Expected Data: 0x4
00000001 // READ
006c0028 // Address (0x6c0028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c001c Expected Data: 0x0
00000001 // READ
006c001c // Address (0x6c001c)
00000000 // Data (0x0)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0030 Expected Data: 0x820
00000001 // READ
006c0030 // Address (0x6c0030)
00000820 // Data (0x820)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0010 Expected Data: 0x4
00000001 // READ
006c0010 // Address (0x6c0010)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// WRITE:  Address: 0x8 Data: 0x100
00000002 // WRITE
00000008 // Address 
00000100 // Data (0x100)
00000000 // Mask (0x0)
// WRITE:  Address: 0x600000 Data: 0x0
00000002 // WRITE
00600000 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x640000 Data: 0x0
00000002 // WRITE
00640000 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x680000 Data: 0x0
00000002 // WRITE
00680000 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x6c0000 Data: 0x0
00000002 // WRITE
006c0000 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// DMA: QUEUE: 0x1 LENGTH: 0x520
00000003 // DMA
00000001 // Queue (0x1)
00000520 // Length (0x520)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x176
00000003 // DMA
00000002 // Queue (0x2)
00000176 // Length (0x176)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x29d
00000003 // DMA
00000003 // Queue (0x3)
0000029d // Length (0x29d)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x97
00000003 // DMA
00000004 // Queue (0x4)
00000097 // Length (0x97)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x50e
00000003 // DMA
00000001 // Queue (0x1)
0000050e // Length (0x50e)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x1b2
00000003 // DMA
00000002 // Queue (0x2)
000001b2 // Length (0x1b2)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x3ed
00000003 // DMA
00000003 // Queue (0x3)
000003ed // Length (0x3ed)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0xc0
00000003 // DMA
00000004 // Queue (0x4)
000000c0 // Length (0xc0)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x5f1
00000003 // DMA
00000001 // Queue (0x1)
000005f1 // Length (0x5f1)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x211
00000003 // DMA
00000002 // Queue (0x2)
00000211 // Length (0x211)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x540
00000003 // DMA
00000003 // Queue (0x3)
00000540 // Length (0x540)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x569
00000003 // DMA
00000004 // Queue (0x4)
00000569 // Length (0x569)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x21b
00000003 // DMA
00000001 // Queue (0x1)
0000021b // Length (0x21b)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x135
00000003 // DMA
00000002 // Queue (0x2)
00000135 // Length (0x135)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x8f
00000003 // DMA
00000003 // Queue (0x3)
0000008f // Length (0x8f)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x160
00000003 // DMA
00000004 // Queue (0x4)
00000160 // Length (0x160)
00000000 // Mask (0x0)
00000004 // BARRIER
00000004 // Number of expected pkts received via DMA port 1
00000004 // Number of expected pkts received via DMA port 2
00000004 // Number of expected pkts received via DMA port 3
00000004 // Number of expected pkts received via DMA port 4
// READ:  Address: 0x600008 Expected Data: 0x4
00000001 // READ
00600008 // Address (0x600008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600028 Expected Data: 0x4
00000001 // READ
00600028 // Address (0x600028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x60001c Expected Data: 0x123a
00000001 // READ
0060001c // Address (0x60001c)
0000123a // Data (0x123a)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x600030 Expected Data: 0x123a
00000001 // READ
00600030 // Address (0x600030)
0000123a // Data (0x123a)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640008 Expected Data: 0x4
00000001 // READ
00640008 // Address (0x640008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640028 Expected Data: 0x4
00000001 // READ
00640028 // Address (0x640028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x64001c Expected Data: 0x66e
00000001 // READ
0064001c // Address (0x64001c)
0000066e // Data (0x66e)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x640030 Expected Data: 0x66e
00000001 // READ
00640030 // Address (0x640030)
0000066e // Data (0x66e)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680008 Expected Data: 0x4
00000001 // READ
00680008 // Address (0x680008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680028 Expected Data: 0x4
00000001 // READ
00680028 // Address (0x680028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x68001c Expected Data: 0xc59
00000001 // READ
0068001c // Address (0x68001c)
00000c59 // Data (0xc59)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x680030 Expected Data: 0xc59
00000001 // READ
00680030 // Address (0x680030)
00000c59 // Data (0xc59)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0008 Expected Data: 0x4
00000001 // READ
006c0008 // Address (0x6c0008)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0028 Expected Data: 0x4
00000001 // READ
006c0028 // Address (0x6c0028)
00000004 // Data (0x4)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c001c Expected Data: 0x820
00000001 // READ
006c001c // Address (0x6c001c)
00000820 // Data (0x820)
FFFFFFFF // Mask (0xFFFFFFFF)
// READ:  Address: 0x6c0030 Expected Data: 0x820
00000001 // READ
006c0030 // Address (0x6c0030)
00000820 // Data (0x820)
FFFFFFFF // Mask (0xFFFFFFFF)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
