library verilog;
use verilog.vl_types.all;
entity clocks_resets is
    port(
        i_brd_rst       : in     vl_logic;
        i_brd_clk_n     : in     vl_logic;
        i_brd_clk_p     : in     vl_logic;
        i_ddr_calib_done: in     vl_logic;
        o_sys_rst       : out    vl_logic;
        o_sys_clk       : out    vl_logic;
        o_clk_200       : out    vl_logic
    );
end clocks_resets;
