- 👋 Hi, I’m @shubham_srivastava
- 👀 I’m interested in Verilog,System_Verilog,_UVM,VLSI_Design,C,C+ and Perl_scripting.
- 🌱 I’m currently learning Verilog.
- 💞️ I’m looking to collaborate on VLSI Design and Programming related projects.
- 📫 How to reach me shubham22aec@gmail.com.

<!---
shubham15061997/shubham15061997 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
