

================================================================
== Vitis HLS Report for 'solve'
================================================================
* Date:           Tue Apr  4 19:45:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.744 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     8895|    25431|  0.534 ms|  1.526 ms|  8895|  25431|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+------+-------+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+------+-------+---------+
        |grp_solve_Pipeline_VITIS_LOOP_99_1_fu_206                    |solve_Pipeline_VITIS_LOOP_99_1                    |        6|        6|  0.360 us|  0.360 us|     6|      6|       no|
        |grp_solve_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_212    |solve_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2    |       26|       26|  1.560 us|  1.560 us|    26|     26|       no|
        |grp_gesvj_double_5_6_1_1_s_fu_220                            |gesvj_double_5_6_1_1_s                            |     8621|    25157|  0.517 ms|  1.509 ms|  8621|  25157|       no|
        |grp_merge_arrays_fu_230                                      |merge_arrays                                      |        8|        8|  0.480 us|  0.480 us|     8|      8|       no|
        |grp_merge_arrays_1_fu_239                                    |merge_arrays_1                                    |       14|       14|  0.840 us|  0.840 us|    14|     14|       no|
        |grp_merge_arrays_2_fu_246                                    |merge_arrays_2                                    |        8|        8|  0.480 us|  0.480 us|     8|      8|       no|
        |grp_solve_Pipeline_VITIS_LOOP_117_2_fu_253                   |solve_Pipeline_VITIS_LOOP_117_2                   |        6|        6|  0.360 us|  0.360 us|     6|      6|       no|
        |grp_solve_Pipeline_VITIS_LOOP_122_4_fu_265                   |solve_Pipeline_VITIS_LOOP_122_4                   |        2|        2|  0.120 us|  0.120 us|     2|      2|       no|
        |grp_solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6_fu_278  |solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6  |       18|       18|  1.080 us|  1.080 us|    18|     18|       no|
        |grp_solve_Pipeline_VITIS_LOOP_158_9_fu_294                   |solve_Pipeline_VITIS_LOOP_158_9                   |        7|        7|  0.420 us|  0.420 us|     7|      7|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_3   |       16|       16|         4|          -|          -|     4|        no|
        |- VITIS_LOOP_145_7   |      164|      164|        41|          -|          -|     4|        no|
        | + VITIS_LOOP_150_8  |       24|       24|         4|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     112|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       16|   232|     5770|   36178|    3|
|Memory               |        0|     -|      452|     460|    0|
|Multiplexer          |        -|     -|        -|     667|    -|
|Register             |        -|     -|      652|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       16|   232|     6874|   37417|    3|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|     7|       ~0|       8|   ~0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     3|       ~0|       4|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+------+-------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+------+-------+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U752                          |dadd_64ns_64ns_64_1_full_dsp_1                    |        0|    3|     0|    708|    0|
    |ddiv_64ns_64ns_64_5_no_dsp_1_U754                            |ddiv_64ns_64ns_64_5_no_dsp_1                      |        0|    0|     0|      0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U753                           |dmul_64ns_64ns_64_1_max_dsp_1                     |        0|    8|     0|    106|    0|
    |fpext_32ns_64_1_no_dsp_1_U751                                |fpext_32ns_64_1_no_dsp_1                          |        0|    0|     0|      0|    0|
    |grp_gesvj_double_5_6_1_1_s_fu_220                            |gesvj_double_5_6_1_1_s                            |       16|  210|  4645|  30393|    3|
    |grp_merge_arrays_fu_230                                      |merge_arrays                                      |        0|    0|   208|    748|    0|
    |grp_merge_arrays_1_fu_239                                    |merge_arrays_1                                    |        0|    0|   207|    754|    0|
    |grp_merge_arrays_2_fu_246                                    |merge_arrays_2                                    |        0|    0|   396|   1332|    0|
    |mux_43_32_1_1_U755                                           |mux_43_32_1_1                                     |        0|    0|     0|     20|    0|
    |mux_43_32_1_1_U756                                           |mux_43_32_1_1                                     |        0|    0|     0|     20|    0|
    |grp_solve_Pipeline_VITIS_LOOP_117_2_fu_253                   |solve_Pipeline_VITIS_LOOP_117_2                   |        0|    0|     5|    122|    0|
    |grp_solve_Pipeline_VITIS_LOOP_122_4_fu_265                   |solve_Pipeline_VITIS_LOOP_122_4                   |        0|    0|     4|    486|    0|
    |grp_solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6_fu_278  |solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6  |        0|    0|   141|    398|    0|
    |grp_solve_Pipeline_VITIS_LOOP_158_9_fu_294                   |solve_Pipeline_VITIS_LOOP_158_9                   |        0|   11|   140|    883|    0|
    |grp_solve_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_212    |solve_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2    |        0|    0|    19|    162|    0|
    |grp_solve_Pipeline_VITIS_LOOP_99_1_fu_206                    |solve_Pipeline_VITIS_LOOP_99_1                    |        0|    0|     5|     46|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                        |                                                  |       16|  232|  5770|  36178|    3|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |V_U         |solve_1_V_RAM_AUTO_1R1W       |        0|  64|  65|    0|    36|   64|     1|         2304|
    |At_U        |solve_At_RAM_AUTO_1R1W        |        0|  64|  65|    0|    30|   64|     1|         1920|
    |U_U         |solve_U_RAM_AUTO_1R1W         |        0|  64|  65|    0|    25|   64|     1|         1600|
    |idxTemp_U   |solve_idxTemp_RAM_AUTO_1R1W   |        0|   4|   5|    0|    12|    3|     1|           36|
    |temp_U      |solve_temp_RAM_AUTO_1R1W      |        0|  64|  65|    0|     6|   64|     1|          384|
    |temp_2_U    |solve_temp_RAM_AUTO_1R1W      |        0|  64|  65|    0|     6|   64|     1|          384|
    |W_U         |solve_temp_RAM_AUTO_1R1W      |        0|  64|  65|    0|     6|   64|     1|          384|
    |temp_i_2_U  |solve_temp_i_2_RAM_AUTO_0R0W  |        0|  64|  65|    0|     6|   64|     1|          384|
    +------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                              |        0| 452| 460|    0|   127|  451|     8|         7396|
    +------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_368_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln145_fu_455_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln150_fu_491_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln153_fu_523_p2              |         +|   0|  0|  13|           6|           6|
    |sub_ln153_fu_517_p2              |         -|   0|  0|  13|           6|           6|
    |icmp_ln120_fu_362_p2             |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln128_4_fu_381_p2           |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln128_5_fu_388_p2           |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln128_fu_374_p2             |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln145_fu_449_p2             |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln150_fu_485_p2             |      icmp|   0|  0|   8|           3|           3|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln128_3_fu_401_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln128_fu_395_p2               |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 112|          39|          35|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |At_address0       |   14|          3|    5|         15|
    |At_ce0            |   14|          3|    1|          3|
    |At_we0            |    9|          2|    1|          2|
    |U_address0        |   14|          3|    5|         15|
    |U_ce0             |   14|          3|    1|          3|
    |U_we0             |    9|          2|    1|          2|
    |V_address0        |   14|          3|    6|         18|
    |V_ce0             |   14|          3|    1|          3|
    |V_we0             |    9|          2|    1|          2|
    |W_address0        |   20|          4|    3|         12|
    |W_ce0             |   20|          4|    1|          4|
    |W_ce1             |    9|          2|    1|          2|
    |W_we0             |    9|          2|    1|          2|
    |ap_NS_fsm         |  145|         29|    1|         29|
    |arr_6_fu_78       |    9|          2|   32|         64|
    |arr_7_fu_82       |    9|          2|   32|         64|
    |arr_8_fu_86       |    9|          2|   32|         64|
    |arr_9_fu_90       |    9|          2|   32|         64|
    |grp_fu_312_p0     |   14|          3|   64|        192|
    |grp_fu_312_p1     |   14|          3|   64|        192|
    |i_9_fu_142        |    9|          2|    3|          6|
    |i_fu_74           |    9|          2|    3|          6|
    |idxTemp_address0  |   20|          4|    4|         16|
    |idxTemp_address1  |   14|          3|    4|         12|
    |idxTemp_ce0       |   20|          4|    1|          4|
    |idxTemp_ce1       |   14|          3|    1|          3|
    |idxTemp_d0        |   14|          3|    3|          9|
    |idxTemp_we0       |   14|          3|    1|          3|
    |j_reg_183         |    9|          2|    3|          6|
    |s_1_reg_194       |    9|          2|   64|        128|
    |temp_2_address0   |   14|          3|    3|          9|
    |temp_2_ce0        |   14|          3|    1|          3|
    |temp_2_ce1        |    9|          2|    1|          2|
    |temp_2_we0        |    9|          2|    1|          2|
    |temp_address0     |   14|          3|    3|          9|
    |temp_ce0          |   14|          3|    1|          3|
    |temp_ce1          |    9|          2|    1|          2|
    |temp_we0          |    9|          2|    1|          2|
    |x_address0        |   14|          3|    2|          6|
    |x_ce0             |   14|          3|    1|          3|
    |x_ce1             |    9|          2|    1|          2|
    |x_d0              |   14|          3|   32|         96|
    |x_we0             |   14|          3|    1|          3|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  667|        141|  421|       1087|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |W_load_reg_724                                                            |  64|   0|   64|          0|
    |add_ln145_reg_709                                                         |   3|   0|    3|          0|
    |add_ln150_reg_732                                                         |   3|   0|    3|          0|
    |add_ln153_reg_737                                                         |   6|   0|    6|          0|
    |ap_CS_fsm                                                                 |  28|   0|   28|          0|
    |arr_6_fu_78                                                               |  32|   0|   32|          0|
    |arr_7_fu_82                                                               |  32|   0|   32|          0|
    |arr_8_fu_86                                                               |  32|   0|   32|          0|
    |arr_9_fu_90                                                               |  32|   0|   32|          0|
    |conv_reg_757                                                              |  64|   0|   64|          0|
    |grp_gesvj_double_5_6_1_1_s_fu_220_ap_start_reg                            |   1|   0|    1|          0|
    |grp_merge_arrays_1_fu_239_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_merge_arrays_2_fu_246_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_merge_arrays_fu_230_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_solve_Pipeline_VITIS_LOOP_117_2_fu_253_ap_start_reg                   |   1|   0|    1|          0|
    |grp_solve_Pipeline_VITIS_LOOP_122_4_fu_265_ap_start_reg                   |   1|   0|    1|          0|
    |grp_solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6_fu_278_ap_start_reg  |   1|   0|    1|          0|
    |grp_solve_Pipeline_VITIS_LOOP_158_9_fu_294_ap_start_reg                   |   1|   0|    1|          0|
    |grp_solve_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_212_ap_start_reg    |   1|   0|    1|          0|
    |grp_solve_Pipeline_VITIS_LOOP_99_1_fu_206_ap_start_reg                    |   1|   0|    1|          0|
    |i_9_fu_142                                                                |   3|   0|    3|          0|
    |i_fu_74                                                                   |   3|   0|    3|          0|
    |icmp_ln128_4_reg_649                                                      |   1|   0|    1|          0|
    |icmp_ln128_5_reg_654                                                      |   1|   0|    1|          0|
    |icmp_ln128_reg_644                                                        |   1|   0|    1|          0|
    |index_1_reg_615                                                           |  32|   0|   32|          0|
    |index_2_reg_622                                                           |  32|   0|   32|          0|
    |index_3_reg_629                                                           |  32|   0|   32|          0|
    |index_reg_608                                                             |  32|   0|   32|          0|
    |j_reg_183                                                                 |   3|   0|    3|          0|
    |or_ln128_3_reg_659                                                        |   1|   0|    1|          0|
    |reg_323                                                                   |  64|   0|   64|          0|
    |s_1_reg_194                                                               |  64|   0|   64|          0|
    |trunc_ln120_reg_636                                                       |   2|   0|    2|          0|
    |trunc_ln147_reg_714                                                       |   6|   0|    6|          0|
    |trunc_ln158_reg_747                                                       |   5|   0|    5|          0|
    |wi_reg_767                                                                |  64|   0|   64|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 652|   0|  652|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|         solve|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|         solve|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|         solve|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|         solve|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|         solve|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|         solve|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|x_address0  |  out|    2|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_we0       |  out|    1|   ap_memory|             x|         array|
|x_d0        |  out|   32|   ap_memory|             x|         array|
|x_address1  |  out|    2|   ap_memory|             x|         array|
|x_ce1       |  out|    1|   ap_memory|             x|         array|
|x_q1        |   in|   32|   ap_memory|             x|         array|
|b_address0  |  out|    3|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
+------------+-----+-----+------------+--------------+--------------+

