

================================================================
== Vivado HLS Report for 'skipprefetch_Nelem'
================================================================
* Date:           Wed Aug 19 16:15:23 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        skipprefetch_Nelem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     13.90|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------------+----------+-----------+-----------+---------------+----------+
        |             |      Latency     | Iteration|  Initiation Interval  |      Trip     |          |
        |  Loop Name  | min |     max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------+-----+------------+----------+-----------+-----------+---------------+----------+
        |- Loop 1     |    0|   472446392|        11|          -|          -|  0 ~ 42949672 |    no    |
        |- Loop 2     |    0|  4735201338|         9|          9|          1| 0 ~ 526133482 |    yes   |
        |- Loop 3     |    ?|           ?|         ?|          -|          -|             49|    no    |
        | + Loop 3.1  |    ?|           ?|         9|          9|          1|              ?|    yes   |
        |- Loop 4     |    ?|           ?|         ?|          -|          -|             49|    no    |
        | + Loop 4.1  |    ?|           ?|         9|          9|          1|              ?|    yes   |
        |- Loop 5     |    ?|           ?|         9|          9|          1|              ?|    yes   |
        +-------------+-----+------------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9
  * Pipeline-1: initiation interval (II) = 9, depth = 9
  * Pipeline-2: initiation interval (II) = 9, depth = 9
  * Pipeline-3: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 72
* Pipeline: 4
  Pipeline-0: II = 9, D = 9, States = { 28 29 30 31 32 33 34 35 36 }
  Pipeline-1: II = 9, D = 9, States = { 39 40 41 42 43 44 45 46 47 }
  Pipeline-2: II = 9, D = 9, States = { 50 51 52 53 54 55 56 57 58 }
  Pipeline-3: II = 9, D = 9, States = { 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp)
	28  / (!tmp)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	17  / true
28 --> 
	37  / (exitcond_flatten)
	29  / (!exitcond_flatten)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	28  / true
37 --> 
	38  / true
38 --> 
	39  / (!exitcond2)
	49  / (exitcond2)
39 --> 
	48  / (!tmp_4)
	40  / (tmp_4)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	39  / true
48 --> 
	38  / true
49 --> 
	60  / (exitcond1)
	50  / (!exitcond1)
50 --> 
	59  / (!tmp_8)
	51  / (tmp_8)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	50  / true
59 --> 
	49  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	72  / (exitcond_flatten9)
	64  / (!exitcond_flatten9)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	63  / true
72 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: n_read (5)  [1/1] 1.00ns
:0  %n_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n)

ST_1: a_read (6)  [1/1] 1.00ns
:1  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: n3 (7)  [1/1] 0.00ns
:2  %n3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %n_read, i32 2, i32 31)

ST_1: a1 (10)  [1/1] 0.00ns
:5  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)

ST_1: buff (15)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:26
:10  %buff = alloca [10000 x i32], align 4

ST_1: sz (16)  [1/1] 0.00ns
:11  %sz = alloca i32, align 4


 <State 2>: 8.75ns
ST_2: tmp_12 (8)  [1/1] 0.00ns
:3  %tmp_12 = zext i30 %n3 to i32

ST_2: PREF_WINDOW_addr (9)  [1/1] 0.00ns
:4  %PREF_WINDOW_addr = getelementptr i32* %PREF_WINDOW, i32 %tmp_12

ST_2: sz_1_req (22)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 3>: 8.75ns
ST_3: sz_1_req (22)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 4>: 8.75ns
ST_4: sz_1_req (22)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 5>: 8.75ns
ST_5: sz_1_req (22)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 6>: 8.75ns
ST_6: sz_1_req (22)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 7>: 8.75ns
ST_7: sz_1_req (22)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 8>: 8.75ns
ST_8: sz_1_req (22)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:17  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)


 <State 9>: 8.75ns
ST_9: sz_1 (23)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:27
:18  %sz_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %PREF_WINDOW_addr)

ST_9: StgValue_89 (24)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:27
:19  store volatile i32 %sz_1, i32* %sz, align 4


 <State 10>: 6.08ns
ST_10: sz_load (25)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28
:20  %sz_load = load volatile i32* %sz, align 4

ST_10: sext5_cast (26)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28
:21  %sext5_cast = sext i32 %sz_load to i65

ST_10: mul6 (27)  [6/6] 6.08ns  loc: skipprefetch_Nelem.cpp:28
:22  %mul6 = mul i65 5497558139, %sext5_cast

ST_10: tmp_26 (29)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28
:24  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sz_load, i32 31)


 <State 11>: 6.08ns
ST_11: mul6 (27)  [5/6] 6.08ns  loc: skipprefetch_Nelem.cpp:28
:22  %mul6 = mul i65 5497558139, %sext5_cast


 <State 12>: 6.08ns
ST_12: mul6 (27)  [4/6] 6.08ns  loc: skipprefetch_Nelem.cpp:28
:22  %mul6 = mul i65 5497558139, %sext5_cast


 <State 13>: 6.08ns
ST_13: mul6 (27)  [3/6] 6.08ns  loc: skipprefetch_Nelem.cpp:28
:22  %mul6 = mul i65 5497558139, %sext5_cast


 <State 14>: 6.08ns
ST_14: mul6 (27)  [2/6] 6.08ns  loc: skipprefetch_Nelem.cpp:28
:22  %mul6 = mul i65 5497558139, %sext5_cast


 <State 15>: 6.08ns
ST_15: mul6 (27)  [1/6] 6.08ns  loc: skipprefetch_Nelem.cpp:28
:22  %mul6 = mul i65 5497558139, %sext5_cast

ST_15: tmp_28 (31)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28
:26  %tmp_28 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %mul6, i32 38, i32 64)

ST_15: tmp_32 (37)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:31
:32  %tmp_32 = call i25 @_ssdm_op_PartSelect.i25.i65.i32.i32(i65 %mul6, i32 40, i32 64)


 <State 16>: 7.21ns
ST_16: tmp_25 (11)  [1/1] 0.00ns
:6  %tmp_25 = zext i29 %a1 to i32

ST_16: StgValue_102 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %PREF_WINDOW), !map !24

ST_16: StgValue_103 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !28

ST_16: StgValue_104 (14)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @skipprefetch_Nelem_s) nounwind

ST_16: StgValue_105 (17)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_106 (18)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_107 (19)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:21
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %PREF_WINDOW, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_108 (20)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:21
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %n, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: StgValue_109 (21)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:22
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_16: neg_mul7 (28)  [1/1] 3.52ns  loc: skipprefetch_Nelem.cpp:28
:23  %neg_mul7 = sub i65 0, %mul6

ST_16: tmp_27 (30)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28 (grouped into LUT with out node neg_ti1)
:25  %tmp_27 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %neg_mul7, i32 38, i32 64)

ST_16: p_v_v (32)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:28 (grouped into LUT with out node neg_ti1)
:27  %p_v_v = select i1 %tmp_26, i27 %tmp_27, i27 %tmp_28

ST_16: neg_ti1 (33)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:28 (out node of the LUT)
:28  %neg_ti1 = sub i27 0, %p_v_v

ST_16: tmp_29 (34)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:28
:29  %tmp_29 = select i1 %tmp_26, i27 %neg_ti1, i27 %tmp_28

ST_16: tmp_30 (35)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:31 (grouped into LUT with out node neg_ti)
:30  %tmp_30 = call i25 @_ssdm_op_PartSelect.i25.i65.i32.i32(i65 %neg_mul7, i32 40, i32 64)

ST_16: tmp_31 (36)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:31 (grouped into LUT with out node neg_ti)
:31  %tmp_31 = sext i25 %tmp_30 to i32

ST_16: tmp_33 (38)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:31
:33  %tmp_33 = sext i25 %tmp_32 to i32

ST_16: tmp_34 (39)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:31 (grouped into LUT with out node neg_ti)
:34  %tmp_34 = select i1 %tmp_26, i32 %tmp_31, i32 %tmp_33

ST_16: neg_ti (40)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:31 (out node of the LUT)
:35  %neg_ti = sub i32 0, %tmp_34

ST_16: i_9 (41)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:31
:36  %i_9 = select i1 %tmp_26, i32 %neg_ti, i32 %tmp_33

ST_16: tmp_35 (42)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
:37  %tmp_35 = trunc i32 %i_9 to i27

ST_16: tmp_36 (43)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
:38  %tmp_36 = trunc i32 %i_9 to i25

ST_16: StgValue_123 (44)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:34
:39  br label %1


 <State 17>: 6.38ns
ST_17: i (46)  [1/1] 0.00ns
:0  %i = phi i26 [ 0, %0 ], [ %i_1, %2 ]

ST_17: cum_offs (47)  [1/1] 0.00ns
:1  %cum_offs = phi i32 [ 0, %0 ], [ %cum_offs_1, %2 ]

ST_17: i_cast4 (48)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:34
:2  %i_cast4 = zext i26 %i to i32

ST_17: i_cast (49)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:34
:3  %i_cast = zext i26 %i to i27

ST_17: tmp (50)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:34
:4  %tmp = icmp slt i27 %i_cast, %tmp_29

ST_17: empty (51)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 42949672, i64 0)

ST_17: i_1 (52)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:34
:6  %i_1 = add i26 %i, 1

ST_17: StgValue_131 (53)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:34
:7  br i1 %tmp, label %2, label %.preheader8.preheader

ST_17: a2_sum1 (55)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:37
:0  %a2_sum1 = add i32 %tmp_25, %cum_offs

ST_17: cast1 (71)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
.preheader8.preheader:0  %cast1 = zext i25 %tmp_36 to i31

ST_17: bound (72)  [1/1] 6.38ns  loc: skipprefetch_Nelem.cpp:56
.preheader8.preheader:1  %bound = mul i31 %cast1, 49

ST_17: StgValue_135 (73)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:43
.preheader8.preheader:2  br label %.preheader7


 <State 18>: 8.75ns
ST_18: A_BUS_addr (56)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:37
:1  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %a2_sum1

ST_18: A_BUS_load_req (57)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 19>: 8.75ns
ST_19: A_BUS_load_req (57)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_19: A_BUS_load_1_req (64)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 20>: 8.75ns
ST_20: A_BUS_load_req (57)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_20: A_BUS_load_1_req (64)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 21>: 8.75ns
ST_21: A_BUS_load_req (57)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_21: A_BUS_load_1_req (64)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 22>: 8.75ns
ST_22: A_BUS_load_req (57)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_22: A_BUS_load_1_req (64)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 23>: 8.75ns
ST_23: A_BUS_load_req (57)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_23: A_BUS_load_1_req (64)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 24>: 8.75ns
ST_24: A_BUS_load_req (57)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

ST_24: A_BUS_load_1_req (64)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 25>: 8.75ns
ST_25: A_BUS_addr_read (58)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:37
:3  %A_BUS_addr_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_25: tmp_15 (59)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:37
:4  %tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read, i32 32, i32 47)

ST_25: A_BUS_load_1_req (64)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 26>: 8.75ns
ST_26: tmp_1 (60)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:37
:5  %tmp_1 = sext i16 %tmp_15 to i32

ST_26: tmp_2 (61)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:37
:6  %tmp_2 = add nsw i32 %cum_offs, %tmp_1

ST_26: buff_addr (62)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:37
:7  %buff_addr = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i_cast4

ST_26: StgValue_156 (63)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:37
:8  store i32 %tmp_2, i32* %buff_addr, align 4

ST_26: A_BUS_addr_read_1 (65)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:38
:10  %A_BUS_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_26: tmp_16 (66)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:38
:11  %tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read_1, i32 48, i32 63)


 <State 27>: 2.44ns
ST_27: tmp_3 (67)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:38
:12  %tmp_3 = sext i16 %tmp_16 to i32

ST_27: cum_offs_1 (68)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:38
:13  %cum_offs_1 = add nsw i32 %tmp_3, %cum_offs

ST_27: StgValue_161 (69)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:34
:14  br label %1


 <State 28>: 6.50ns
ST_28: indvar_flatten (75)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i31 [ 0, %.preheader8.preheader ], [ %indvar_flatten_next, %.preheader8 ]

ST_28: i1 (76)  [1/1] 0.00ns
.preheader7:1  %i1 = phi i24 [ 0, %.preheader8.preheader ], [ %i_4, %.preheader8 ]

ST_28: i1_cast (77)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:44
.preheader7:2  %i1_cast = zext i24 %i1 to i25

ST_28: tmp_7 (78)  [1/1] 2.42ns  loc: skipprefetch_Nelem.cpp:44
.preheader7:3  %tmp_7 = icmp slt i25 %i1_cast, %tmp_36

ST_28: exitcond_flatten (79)  [1/1] 2.50ns  loc: skipprefetch_Nelem.cpp:56
.preheader7:4  %exitcond_flatten = icmp eq i31 %indvar_flatten, %bound

ST_28: indvar_flatten_next (80)  [1/1] 2.44ns
.preheader7:5  %indvar_flatten_next = add i31 %indvar_flatten, 1

ST_28: StgValue_168 (81)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
.preheader7:6  br i1 %exitcond_flatten, label %.preheader6.preheader, label %.preheader8

ST_28: i1_mid2 (84)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:44
.preheader8:1  %i1_mid2 = select i1 %tmp_7, i24 %i1, i24 0

ST_28: i1_cast3 (85)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:44
.preheader8:2  %i1_cast3 = zext i24 %i1_mid2 to i32

ST_28: buff_addr_1 (88)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:5  %buff_addr_1 = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i1_cast3

ST_28: buff_load (89)  [2/2] 2.71ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:6  %buff_load = load i32* %buff_addr_1, align 4

ST_28: i_4 (99)  [1/1] 2.20ns  loc: skipprefetch_Nelem.cpp:44
.preheader8:16  %i_4 = add i24 %i1_mid2, 1


 <State 29>: 13.90ns
ST_29: buff_load (89)  [1/2] 2.71ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:6  %buff_load = load i32* %buff_addr_1, align 4

ST_29: a2_sum (90)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:7  %a2_sum = add i32 %tmp_25, %buff_load

ST_29: A_BUS_addr_1 (91)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:8  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum

ST_29: A_BUS_load_2_req (92)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 30>: 8.75ns
ST_30: A_BUS_load_2_req (92)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 31>: 8.75ns
ST_31: A_BUS_load_2_req (92)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 32>: 8.75ns
ST_32: A_BUS_load_2_req (92)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 33>: 8.75ns
ST_33: A_BUS_load_2_req (92)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 34>: 8.75ns
ST_34: A_BUS_load_2_req (92)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 35>: 8.75ns
ST_35: A_BUS_load_2_req (92)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:9  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 36>: 13.90ns
ST_36: empty_9 (83)  [1/1] 0.00ns
.preheader8:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 526133482, i64 0)

ST_36: tmp_17 (86)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:44
.preheader8:3  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_36: StgValue_186 (87)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:45
.preheader8:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_36: A_BUS_addr_1_read (93)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:10  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

ST_36: tmp_18 (94)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:11  %tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 47)

ST_36: tmp_9 (95)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:12  %tmp_9 = sext i16 %tmp_18 to i32

ST_36: tmp_s (96)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:13  %tmp_s = add nsw i32 %buff_load, %tmp_9

ST_36: StgValue_191 (97)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:50
.preheader8:14  store i32 %tmp_s, i32* %buff_addr_1, align 4

ST_36: empty_10 (98)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:52
.preheader8:15  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_17)

ST_36: StgValue_193 (100)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:44
.preheader8:17  br label %.preheader7


 <State 37>: 1.57ns
ST_37: i_2 (102)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
.preheader6.preheader:0  %i_2 = call i26 @_ssdm_op_BitConcatenate.i26.i25.i1(i25 %tmp_36, i1 false)

ST_37: StgValue_195 (103)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:55
.preheader6.preheader:1  br label %.preheader6


 <State 38>: 3.31ns
ST_38: j2 (105)  [1/1] 0.00ns
.preheader6:0  %j2 = phi i6 [ 0, %.preheader6.preheader ], [ %j, %.preheader6.loopexit ]

ST_38: exitcond2 (106)  [1/1] 1.94ns  loc: skipprefetch_Nelem.cpp:55
.preheader6:1  %exitcond2 = icmp eq i6 %j2, -15

ST_38: j (107)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:55
.preheader6:2  %j = add i6 %j2, 1

ST_38: StgValue_199 (108)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:55
.preheader6:3  br i1 %exitcond2, label %.preheader4.preheader, label %.preheader5.preheader

ST_38: empty_11 (110)  [1/1] 0.00ns
.preheader5.preheader:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_38: StgValue_201 (111)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:56
.preheader5.preheader:1  br label %.preheader5

ST_38: p_shl (137)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69
.preheader4.preheader:0  %p_shl = call i27 @_ssdm_op_BitConcatenate.i27.i25.i2(i25 %tmp_36, i2 0)

ST_38: i_3 (138)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:69
.preheader4.preheader:1  %i_3 = sub i27 %p_shl, %tmp_35

ST_38: StgValue_204 (139)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:68
.preheader4.preheader:2  br label %.preheader4


 <State 39>: 3.80ns
ST_39: i3 (113)  [1/1] 0.00ns
.preheader5:0  %i3 = phi i25 [ %i_5, %3 ], [ %tmp_36, %.preheader5.preheader ]

ST_39: i3_cast (114)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
.preheader5:1  %i3_cast = sext i25 %i3 to i26

ST_39: tmp_4 (115)  [1/1] 2.43ns  loc: skipprefetch_Nelem.cpp:56
.preheader5:2  %tmp_4 = icmp slt i26 %i3_cast, %i_2

ST_39: StgValue_208 (116)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
.preheader5:3  br i1 %tmp_4, label %3, label %.preheader6.loopexit

ST_39: i3_cast2 (118)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
:0  %i3_cast2 = sext i25 %i3 to i32

ST_39: buff_addr_2 (121)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
:3  %buff_addr_2 = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i3_cast2

ST_39: buff_load_1 (122)  [2/2] 2.71ns  loc: skipprefetch_Nelem.cpp:62
:4  %buff_load_1 = load i32* %buff_addr_2, align 4

ST_39: i_5 (132)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:56
:14  %i_5 = add i25 %i3, 1


 <State 40>: 13.90ns
ST_40: buff_load_1 (122)  [1/2] 2.71ns  loc: skipprefetch_Nelem.cpp:62
:4  %buff_load_1 = load i32* %buff_addr_2, align 4

ST_40: a2_sum2 (123)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:62
:5  %a2_sum2 = add i32 %tmp_25, %buff_load_1

ST_40: A_BUS_addr_2 (124)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
:6  %A_BUS_addr_2 = getelementptr i64* %A_BUS, i32 %a2_sum2

ST_40: A_BUS_load_3_req (125)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 41>: 8.75ns
ST_41: A_BUS_load_3_req (125)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 42>: 8.75ns
ST_42: A_BUS_load_3_req (125)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 43>: 8.75ns
ST_43: A_BUS_load_3_req (125)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 44>: 8.75ns
ST_44: A_BUS_load_3_req (125)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 45>: 8.75ns
ST_45: A_BUS_load_3_req (125)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 46>: 8.75ns
ST_46: A_BUS_load_3_req (125)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:7  %A_BUS_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 47>: 13.90ns
ST_47: tmp_19 (119)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_47: StgValue_224 (120)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:57
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_47: A_BUS_addr_2_read (126)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:62
:8  %A_BUS_addr_2_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_2)

ST_47: tmp_20 (127)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
:9  %tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_2_read, i32 32, i32 47)

ST_47: tmp_5 (128)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:62
:10  %tmp_5 = sext i16 %tmp_20 to i32

ST_47: tmp_6 (129)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:62
:11  %tmp_6 = add nsw i32 %buff_load_1, %tmp_5

ST_47: StgValue_229 (130)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:62
:12  store i32 %tmp_6, i32* %buff_addr_2, align 4

ST_47: empty_12 (131)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:64
:13  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_19)

ST_47: StgValue_231 (133)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:56
:15  br label %.preheader5


 <State 48>: 0.00ns
ST_48: StgValue_232 (135)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 49>: 3.31ns
ST_49: j4 (141)  [1/1] 0.00ns
.preheader4:0  %j4 = phi i6 [ 0, %.preheader4.preheader ], [ %j_1, %.preheader4.loopexit ]

ST_49: exitcond1 (142)  [1/1] 1.94ns  loc: skipprefetch_Nelem.cpp:68
.preheader4:1  %exitcond1 = icmp eq i6 %j4, -15

ST_49: j_1 (143)  [1/1] 1.72ns  loc: skipprefetch_Nelem.cpp:68
.preheader4:2  %j_1 = add i6 %j4, 1

ST_49: StgValue_236 (144)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:68
.preheader4:3  br i1 %exitcond1, label %.preheader.preheader, label %.preheader10.preheader

ST_49: empty_13 (146)  [1/1] 0.00ns
.preheader10.preheader:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_49: StgValue_238 (147)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:69
.preheader10.preheader:1  br label %.preheader10

ST_49: tmp_37 (173)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:69
.preheader.preheader:0  %tmp_37 = icmp sgt i27 %i_3, 200


 <State 50>: 3.81ns
ST_50: i5 (149)  [1/1] 0.00ns
.preheader10:0  %i5 = phi i26 [ %i_6, %4 ], [ %i_2, %.preheader10.preheader ]

ST_50: i5_cast (150)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69
.preheader10:1  %i5_cast = sext i26 %i5 to i27

ST_50: tmp_8 (151)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:69
.preheader10:2  %tmp_8 = icmp slt i27 %i5_cast, %i_3

ST_50: StgValue_243 (152)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69
.preheader10:3  br i1 %tmp_8, label %4, label %.preheader4.loopexit

ST_50: i5_cast1 (154)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69
:0  %i5_cast1 = sext i26 %i5 to i32

ST_50: buff_addr_3 (157)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:75
:3  %buff_addr_3 = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i5_cast1

ST_50: buff_load_2 (158)  [2/2] 2.71ns  loc: skipprefetch_Nelem.cpp:75
:4  %buff_load_2 = load i32* %buff_addr_3, align 4

ST_50: i_6 (168)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:69
:14  %i_6 = add i26 %i5, 1


 <State 51>: 13.90ns
ST_51: buff_load_2 (158)  [1/2] 2.71ns  loc: skipprefetch_Nelem.cpp:75
:4  %buff_load_2 = load i32* %buff_addr_3, align 4

ST_51: a2_sum4 (159)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:75
:5  %a2_sum4 = add i32 %tmp_25, %buff_load_2

ST_51: A_BUS_addr_4 (160)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:75
:6  %A_BUS_addr_4 = getelementptr i64* %A_BUS, i32 %a2_sum4

ST_51: A_BUS_load_5_req (161)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 52>: 8.75ns
ST_52: A_BUS_load_5_req (161)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 53>: 8.75ns
ST_53: A_BUS_load_5_req (161)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 54>: 8.75ns
ST_54: A_BUS_load_5_req (161)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 55>: 8.75ns
ST_55: A_BUS_load_5_req (161)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 56>: 8.75ns
ST_56: A_BUS_load_5_req (161)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 57>: 8.75ns
ST_57: A_BUS_load_5_req (161)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:7  %A_BUS_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_4, i32 1)


 <State 58>: 13.90ns
ST_58: tmp_21 (155)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_58: StgValue_259 (156)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:70
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_58: A_BUS_addr_4_read (162)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:75
:8  %A_BUS_addr_4_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_4)

ST_58: tmp_22 (163)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:75
:9  %tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_4_read, i32 32, i32 47)

ST_58: tmp_10 (164)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:75
:10  %tmp_10 = sext i16 %tmp_22 to i32

ST_58: tmp_11 (165)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:75
:11  %tmp_11 = add nsw i32 %buff_load_2, %tmp_10

ST_58: StgValue_264 (166)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:75
:12  store i32 %tmp_11, i32* %buff_addr_3, align 4

ST_58: empty_14 (167)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:77
:13  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_21)

ST_58: StgValue_266 (169)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69
:15  br label %.preheader10


 <State 59>: 0.00ns
ST_59: StgValue_267 (171)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 60>: 8.40ns
ST_60: smax (174)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:69 (grouped into LUT with out node tmp_38)
.preheader.preheader:1  %smax = select i1 %tmp_37, i27 %i_3, i27 200

ST_60: tmp_38 (175)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:80 (out node of the LUT)
.preheader.preheader:2  %tmp_38 = sub i27 %smax, %i_3

ST_60: cast4 (176)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:80
.preheader.preheader:3  %cast4 = zext i27 %tmp_38 to i33

ST_60: bound5 (177)  [3/3] 6.08ns  loc: skipprefetch_Nelem.cpp:80
.preheader.preheader:4  %bound5 = mul i33 %cast4, 49


 <State 61>: 6.08ns
ST_61: bound5 (177)  [2/3] 6.08ns  loc: skipprefetch_Nelem.cpp:80
.preheader.preheader:4  %bound5 = mul i33 %cast4, 49


 <State 62>: 6.08ns
ST_62: bound5 (177)  [1/3] 6.08ns  loc: skipprefetch_Nelem.cpp:80
.preheader.preheader:4  %bound5 = mul i33 %cast4, 49

ST_62: StgValue_274 (178)  [1/1] 1.57ns  loc: skipprefetch_Nelem.cpp:80
.preheader.preheader:5  br label %.preheader9


 <State 63>: 6.52ns
ST_63: indvar_flatten7 (180)  [1/1] 0.00ns
.preheader9:0  %indvar_flatten7 = phi i33 [ 0, %.preheader.preheader ], [ %indvar_flatten_next8, %.preheader ]

ST_63: i7 (181)  [1/1] 0.00ns
.preheader9:1  %i7 = phi i27 [ %i_3, %.preheader.preheader ], [ %i_7, %.preheader ]

ST_63: exitcond_flatten9 (182)  [1/1] 2.52ns  loc: skipprefetch_Nelem.cpp:80
.preheader9:2  %exitcond_flatten9 = icmp eq i33 %indvar_flatten7, %bound5

ST_63: indvar_flatten_next8 (183)  [1/1] 2.56ns
.preheader9:3  %indvar_flatten_next8 = add i33 %indvar_flatten7, 1

ST_63: StgValue_279 (184)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:80
.preheader9:4  br i1 %exitcond_flatten9, label %5, label %.preheader

ST_63: tmp_39 (186)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:81
.preheader:0  %tmp_39 = icmp slt i27 %i7, 200

ST_63: i7_mid2 (187)  [1/1] 1.37ns  loc: skipprefetch_Nelem.cpp:81
.preheader:1  %i7_mid2 = select i1 %tmp_39, i27 %i7, i27 %i_3

ST_63: i7_cast (188)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:81
.preheader:2  %i7_cast = sext i27 %i7_mid2 to i32

ST_63: buff_addr_4 (191)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:87
.preheader:5  %buff_addr_4 = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i7_cast

ST_63: buff_load_3 (192)  [2/2] 2.71ns  loc: skipprefetch_Nelem.cpp:87
.preheader:6  %buff_load_3 = load i32* %buff_addr_4, align 4

ST_63: i_7 (202)  [1/1] 2.32ns  loc: skipprefetch_Nelem.cpp:81
.preheader:16  %i_7 = add i27 %i7_mid2, 1


 <State 64>: 13.90ns
ST_64: buff_load_3 (192)  [1/2] 2.71ns  loc: skipprefetch_Nelem.cpp:87
.preheader:6  %buff_load_3 = load i32* %buff_addr_4, align 4

ST_64: a2_sum3 (193)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:87
.preheader:7  %a2_sum3 = add i32 %tmp_25, %buff_load_3

ST_64: A_BUS_addr_3 (194)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:87
.preheader:8  %A_BUS_addr_3 = getelementptr i64* %A_BUS, i32 %a2_sum3

ST_64: A_BUS_load_4_req (195)  [7/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 65>: 8.75ns
ST_65: A_BUS_load_4_req (195)  [6/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 66>: 8.75ns
ST_66: A_BUS_load_4_req (195)  [5/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 67>: 8.75ns
ST_67: A_BUS_load_4_req (195)  [4/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 68>: 8.75ns
ST_68: A_BUS_load_4_req (195)  [3/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 69>: 8.75ns
ST_69: A_BUS_load_4_req (195)  [2/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 70>: 8.75ns
ST_70: A_BUS_load_4_req (195)  [1/7] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:9  %A_BUS_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_3, i32 1)


 <State 71>: 13.90ns
ST_71: tmp_23 (189)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:81
.preheader:3  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_71: StgValue_297 (190)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:82
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_71: A_BUS_addr_3_read (196)  [1/1] 8.75ns  loc: skipprefetch_Nelem.cpp:87
.preheader:10  %A_BUS_addr_3_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_3)

ST_71: tmp_24 (197)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:87
.preheader:11  %tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_3_read, i32 32, i32 47)

ST_71: tmp_13 (198)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:87
.preheader:12  %tmp_13 = sext i16 %tmp_24 to i32

ST_71: tmp_14 (199)  [1/1] 2.44ns  loc: skipprefetch_Nelem.cpp:87
.preheader:13  %tmp_14 = add nsw i32 %buff_load_3, %tmp_13

ST_71: StgValue_302 (200)  [1/1] 2.71ns  loc: skipprefetch_Nelem.cpp:87
.preheader:14  store i32 %tmp_14, i32* %buff_addr_4, align 4

ST_71: empty_15 (201)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:89
.preheader:15  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_23)

ST_71: StgValue_304 (203)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:81
.preheader:17  br label %.preheader9


 <State 72>: 0.00ns
ST_72: StgValue_305 (205)  [1/1] 0.00ns  loc: skipprefetch_Nelem.cpp:92
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ PREF_WINDOW]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
a_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
n3                   (partselect       ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000]
a1                   (partselect       ) [ 0011111111111111100000000000000000000000000000000000000000000000000000000]
buff                 (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111110]
sz                   (alloca           ) [ 0011111111100000000000000000000000000000000000000000000000000000000000000]
tmp_12               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
PREF_WINDOW_addr     (getelementptr    ) [ 0001111111000000000000000000000000000000000000000000000000000000000000000]
sz_1_req             (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
sz_1                 (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_89          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
sz_load              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
sext5_cast           (sext             ) [ 0000000000011111000000000000000000000000000000000000000000000000000000000]
tmp_26               (bitselect        ) [ 0000000000011111100000000000000000000000000000000000000000000000000000000]
mul6                 (mul              ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_28               (partselect       ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_32               (partselect       ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_25               (zext             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111110]
StgValue_102         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_103         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_104         (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_105         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_106         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_107         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_108         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_109         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
neg_mul7             (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
p_v_v                (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
neg_ti1              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (select           ) [ 0000000000000000011111111111000000000000000000000000000000000000000000000]
tmp_30               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
neg_ti               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i_9                  (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35               (trunc            ) [ 0000000000000000011111111111111111111111111111111000000000000000000000000]
tmp_36               (trunc            ) [ 0000000000000000011111111111111111111111111111111000000000000000000000000]
StgValue_123         (br               ) [ 0000000000000000111111111111000000000000000000000000000000000000000000000]
i                    (phi              ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000]
cum_offs             (phi              ) [ 0000000000000000011111111111000000000000000000000000000000000000000000000]
i_cast4              (zext             ) [ 0000000000000000001111111110000000000000000000000000000000000000000000000]
i_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (icmp             ) [ 0000000000000000011111111111111111111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                  (add              ) [ 0000000000000000111111111111000000000000000000000000000000000000000000000]
StgValue_131         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
a2_sum1              (add              ) [ 0000000000000000001000000000000000000000000000000000000000000000000000000]
cast1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
bound                (mul              ) [ 0000000000000000000000000000111111111000000000000000000000000000000000000]
StgValue_135         (br               ) [ 0000000000000000011111111111111111111000000000000000000000000000000000000]
A_BUS_addr           (getelementptr    ) [ 0000000000000000000111111110000000000000000000000000000000000000000000000]
A_BUS_load_req       (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (partselect       ) [ 0000000000000000000000000010000000000000000000000000000000000000000000000]
A_BUS_load_1_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
buff_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_156         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_read_1    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16               (partselect       ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_3                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
cum_offs_1           (add              ) [ 0000000000000000111111111111000000000000000000000000000000000000000000000]
StgValue_161         (br               ) [ 0000000000000000111111111111000000000000000000000000000000000000000000000]
indvar_flatten       (phi              ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000]
i1                   (phi              ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000]
i1_cast              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 0000000000000000000000000000111111111000000000000000000000000000000000000]
indvar_flatten_next  (add              ) [ 0000000000000000010000000000111111111000000000000000000000000000000000000]
StgValue_168         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i1_mid2              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i1_cast3             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
buff_addr_1          (getelementptr    ) [ 0000000000000000000000000000011111111000000000000000000000000000000000000]
i_4                  (add              ) [ 0000000000000000010000000000111111111000000000000000000000000000000000000]
buff_load            (load             ) [ 0000000000000000000000000000001111111000000000000000000000000000000000000]
a2_sum               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_1         (getelementptr    ) [ 0000000000000000000000000000001111111000000000000000000000000000000000000]
A_BUS_load_2_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_9              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_1_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_191         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_10             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_193         (br               ) [ 0000000000000000010000000000111111111000000000000000000000000000000000000]
i_2                  (bitconcatenate   ) [ 0000000000000000000000000000000000000011111111111111111111110000000000000]
StgValue_195         (br               ) [ 0000000000000000000000000000000000000111111111111000000000000000000000000]
j2                   (phi              ) [ 0000000000000000000000000000000000000010000000000000000000000000000000000]
exitcond2            (icmp             ) [ 0000000000000000000000000000000000000011111111111000000000000000000000000]
j                    (add              ) [ 0000000000000000000000000000000000000111111111111000000000000000000000000]
StgValue_199         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_11             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_201         (br               ) [ 0000000000000000000000000000000000000011111111111000000000000000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                  (sub              ) [ 0000000000000000000000000000000000000000000000000111111111111111111111110]
StgValue_204         (br               ) [ 0000000000000000000000000000000000000011111111111111111111110000000000000]
i3                   (phi              ) [ 0000000000000000000000000000000000000001000000000000000000000000000000000]
i3_cast              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (icmp             ) [ 0000000000000000000000000000000000000011111111111000000000000000000000000]
StgValue_208         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i3_cast2             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
buff_addr_2          (getelementptr    ) [ 0000000000000000000000000000000000000000111111110000000000000000000000000]
i_5                  (add              ) [ 0000000000000000000000000000000000000011111111111000000000000000000000000]
buff_load_1          (load             ) [ 0000000000000000000000000000000000000000011111110000000000000000000000000]
a2_sum2              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000000000011111110000000000000000000000000]
A_BUS_load_3_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_2_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_229         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_12             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_231         (br               ) [ 0000000000000000000000000000000000000011111111111000000000000000000000000]
StgValue_232         (br               ) [ 0000000000000000000000000000000000000111111111111000000000000000000000000]
j4                   (phi              ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000]
exitcond1            (icmp             ) [ 0000000000000000000000000000000000000000000000000111111111110000000000000]
j_1                  (add              ) [ 0000000000000000000000000000000000000010000000000111111111110000000000000]
StgValue_236         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_13             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_238         (br               ) [ 0000000000000000000000000000000000000000000000000111111111110000000000000]
tmp_37               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000001000000000000]
i5                   (phi              ) [ 0000000000000000000000000000000000000000000000000010000000000000000000000]
i5_cast              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (icmp             ) [ 0000000000000000000000000000000000000000000000000111111111110000000000000]
StgValue_243         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i5_cast1             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
buff_addr_3          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001111111100000000000000]
i_6                  (add              ) [ 0000000000000000000000000000000000000000000000000111111111110000000000000]
buff_load_2          (load             ) [ 0000000000000000000000000000000000000000000000000000111111100000000000000]
a2_sum4              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_4         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000111111100000000000000]
A_BUS_load_5_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_259         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_4_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_264         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_14             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_266         (br               ) [ 0000000000000000000000000000000000000000000000000111111111110000000000000]
StgValue_267         (br               ) [ 0000000000000000000000000000000000000010000000000111111111110000000000000]
smax                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
cast4                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000110000000000]
bound5               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000001111111110]
StgValue_274         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000011111111110]
indvar_flatten7      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000]
i7                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000]
exitcond_flatten9    (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000001111111110]
indvar_flatten_next8 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000011111111110]
StgValue_279         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i7_mid2              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
i7_cast              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
buff_addr_4          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000111111110]
i_7                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000011111111110]
buff_load_3          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000011111110]
a2_sum3              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_3         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000011111110]
A_BUS_load_4_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_297         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
A_BUS_addr_3_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_302         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_15             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000011111111110]
StgValue_305         (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PREF_WINDOW">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PREF_WINDOW"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skipprefetch_Nelem_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i25.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="buff_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sz_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sz/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="n_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="a_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="sz_1_req/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sz_1_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="7"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sz_1/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_BUS_load_req/18 A_BUS_load_1_req/19 A_BUS_load_2_req/29 A_BUS_load_3_req/40 A_BUS_load_5_req/51 A_BUS_load_4_req/64 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="7"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/25 A_BUS_addr_read_1/26 A_BUS_addr_1_read/36 A_BUS_addr_2_read/47 A_BUS_addr_4_read/58 A_BUS_addr_3_read/71 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buff_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="26" slack="9"/>
<pin id="206" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/26 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_156/26 buff_load/28 StgValue_191/36 buff_load_1/39 StgValue_229/47 buff_load_2/50 StgValue_264/58 buff_load_3/63 StgValue_302/71 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buff_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="24" slack="0"/>
<pin id="217" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/28 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buff_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="25" slack="0"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/39 "/>
</bind>
</comp>

<comp id="227" class="1004" name="buff_addr_3_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="26" slack="0"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_3/50 "/>
</bind>
</comp>

<comp id="234" class="1004" name="buff_addr_4_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="27" slack="0"/>
<pin id="238" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_4/63 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="26" slack="1"/>
<pin id="243" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="26" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/17 "/>
</bind>
</comp>

<comp id="252" class="1005" name="cum_offs_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="cum_offs_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cum_offs/17 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_flatten_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="1"/>
<pin id="266" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="31" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/28 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="1"/>
<pin id="277" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="24" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/28 "/>
</bind>
</comp>

<comp id="286" class="1005" name="j2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="j2_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/38 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i3_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="299" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i3_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="25" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="25" slack="5"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/39 "/>
</bind>
</comp>

<comp id="306" class="1005" name="j4_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="j4_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/49 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i5_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="319" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i5_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="26" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="26" slack="3"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/50 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten7_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="33" slack="1"/>
<pin id="328" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten7_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="33" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/63 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i7_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="339" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="i7_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="27" slack="5"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="27" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/63 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/25 tmp_18/36 tmp_20/47 tmp_22/58 tmp_24/71 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="29" slack="3"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/29 a2_sum2/40 a2_sum4/51 a2_sum3/64 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_1/29 A_BUS_addr_2/40 A_BUS_addr_4/51 A_BUS_addr_3/64 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="7"/>
<pin id="370" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="buff_load buff_load_1 buff_load_2 buff_load_3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_1 A_BUS_addr_2 A_BUS_addr_4 A_BUS_addr_3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="n3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="30" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="a1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="29" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="29" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_12_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="30" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="PREF_WINDOW_addr_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="30" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PREF_WINDOW_addr/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="StgValue_89_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="8"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sz_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="9"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sz_load/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext5_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext5_cast/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="34" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul6/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_26_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_28_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="27" slack="0"/>
<pin id="436" dir="0" index="1" bw="65" slack="0"/>
<pin id="437" dir="0" index="2" bw="7" slack="0"/>
<pin id="438" dir="0" index="3" bw="8" slack="0"/>
<pin id="439" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_32_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="25" slack="0"/>
<pin id="446" dir="0" index="1" bw="65" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="0" index="3" bw="8" slack="0"/>
<pin id="449" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_25_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="29" slack="15"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/16 "/>
</bind>
</comp>

<comp id="457" class="1004" name="neg_mul7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="65" slack="1"/>
<pin id="460" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul7/16 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_27_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="27" slack="0"/>
<pin id="464" dir="0" index="1" bw="65" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="0" index="3" bw="8" slack="0"/>
<pin id="467" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/16 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_v_v_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="6"/>
<pin id="474" dir="0" index="1" bw="27" slack="0"/>
<pin id="475" dir="0" index="2" bw="27" slack="1"/>
<pin id="476" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v_v/16 "/>
</bind>
</comp>

<comp id="478" class="1004" name="neg_ti1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="27" slack="0"/>
<pin id="481" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti1/16 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_29_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="6"/>
<pin id="486" dir="0" index="1" bw="27" slack="0"/>
<pin id="487" dir="0" index="2" bw="27" slack="1"/>
<pin id="488" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_30_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="25" slack="0"/>
<pin id="492" dir="0" index="1" bw="65" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="0" index="3" bw="8" slack="0"/>
<pin id="495" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_31_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="25" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31/16 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_33_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="25" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33/16 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_34_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="6"/>
<pin id="509" dir="0" index="1" bw="25" slack="0"/>
<pin id="510" dir="0" index="2" bw="25" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/16 "/>
</bind>
</comp>

<comp id="514" class="1004" name="neg_ti_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="25" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/16 "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="6"/>
<pin id="522" dir="0" index="1" bw="27" slack="0"/>
<pin id="523" dir="0" index="2" bw="25" slack="0"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_9/16 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_35_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="27" slack="0"/>
<pin id="529" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_36_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="27" slack="0"/>
<pin id="533" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/16 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_cast4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="26" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast4/17 "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="26" slack="0"/>
<pin id="541" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="26" slack="0"/>
<pin id="545" dir="0" index="1" bw="27" slack="1"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="i_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="26" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/17 "/>
</bind>
</comp>

<comp id="554" class="1004" name="a2_sum1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="29" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum1/17 "/>
</bind>
</comp>

<comp id="559" class="1004" name="cast1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="25" slack="1"/>
<pin id="561" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/17 "/>
</bind>
</comp>

<comp id="562" class="1004" name="bound_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="25" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/17 "/>
</bind>
</comp>

<comp id="568" class="1004" name="A_BUS_addr_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/18 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/26 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="9"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/26 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_16_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="0" index="3" bw="7" slack="0"/>
<pin id="589" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/26 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/27 "/>
</bind>
</comp>

<comp id="597" class="1004" name="cum_offs_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="10"/>
<pin id="600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cum_offs_1/27 "/>
</bind>
</comp>

<comp id="603" class="1004" name="i1_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="24" slack="0"/>
<pin id="605" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/28 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_7_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="24" slack="0"/>
<pin id="609" dir="0" index="1" bw="25" slack="2"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/28 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond_flatten_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="0"/>
<pin id="614" dir="0" index="1" bw="31" slack="1"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/28 "/>
</bind>
</comp>

<comp id="617" class="1004" name="indvar_flatten_next_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="31" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/28 "/>
</bind>
</comp>

<comp id="623" class="1004" name="i1_mid2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="24" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i1_mid2/28 "/>
</bind>
</comp>

<comp id="631" class="1004" name="i1_cast3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="24" slack="0"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast3/28 "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="24" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/28 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_9_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/36 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_s_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="7"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/36 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="26" slack="0"/>
<pin id="655" dir="0" index="1" bw="25" slack="3"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_2/37 "/>
</bind>
</comp>

<comp id="660" class="1004" name="exitcond2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="0" index="1" bw="5" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/38 "/>
</bind>
</comp>

<comp id="666" class="1004" name="j_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/38 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_shl_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="27" slack="0"/>
<pin id="674" dir="0" index="1" bw="25" slack="4"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/38 "/>
</bind>
</comp>

<comp id="679" class="1004" name="i_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="27" slack="0"/>
<pin id="681" dir="0" index="1" bw="27" slack="4"/>
<pin id="682" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_3/38 "/>
</bind>
</comp>

<comp id="684" class="1004" name="i3_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="25" slack="0"/>
<pin id="686" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i3_cast/39 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="25" slack="0"/>
<pin id="690" dir="0" index="1" bw="26" slack="2"/>
<pin id="691" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/39 "/>
</bind>
</comp>

<comp id="693" class="1004" name="i3_cast2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="25" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i3_cast2/39 "/>
</bind>
</comp>

<comp id="698" class="1004" name="i_5_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="25" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/39 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/47 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="7"/>
<pin id="710" dir="0" index="1" bw="16" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/47 "/>
</bind>
</comp>

<comp id="715" class="1004" name="exitcond1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="0" index="1" bw="5" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/49 "/>
</bind>
</comp>

<comp id="721" class="1004" name="j_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/49 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_37_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="27" slack="1"/>
<pin id="729" dir="0" index="1" bw="9" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/49 "/>
</bind>
</comp>

<comp id="732" class="1004" name="i5_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="26" slack="0"/>
<pin id="734" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i5_cast/50 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_8_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="26" slack="0"/>
<pin id="738" dir="0" index="1" bw="27" slack="2"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/50 "/>
</bind>
</comp>

<comp id="741" class="1004" name="i5_cast1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="26" slack="0"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i5_cast1/50 "/>
</bind>
</comp>

<comp id="746" class="1004" name="i_6_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="26" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/50 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_10_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/58 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_11_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="7"/>
<pin id="758" dir="0" index="1" bw="16" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/58 "/>
</bind>
</comp>

<comp id="763" class="1004" name="smax_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="27" slack="2"/>
<pin id="766" dir="0" index="2" bw="9" slack="0"/>
<pin id="767" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/60 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_38_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="27" slack="0"/>
<pin id="771" dir="0" index="1" bw="27" slack="2"/>
<pin id="772" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_38/60 "/>
</bind>
</comp>

<comp id="774" class="1004" name="cast4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="27" slack="0"/>
<pin id="776" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/60 "/>
</bind>
</comp>

<comp id="778" class="1004" name="grp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="27" slack="0"/>
<pin id="780" dir="0" index="1" bw="7" slack="0"/>
<pin id="781" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound5/60 "/>
</bind>
</comp>

<comp id="784" class="1004" name="exitcond_flatten9_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="33" slack="0"/>
<pin id="786" dir="0" index="1" bw="33" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/63 "/>
</bind>
</comp>

<comp id="789" class="1004" name="indvar_flatten_next8_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="33" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/63 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_39_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="27" slack="0"/>
<pin id="797" dir="0" index="1" bw="9" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/63 "/>
</bind>
</comp>

<comp id="801" class="1004" name="i7_mid2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="27" slack="0"/>
<pin id="804" dir="0" index="2" bw="27" slack="5"/>
<pin id="805" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i7_mid2/63 "/>
</bind>
</comp>

<comp id="808" class="1004" name="i7_cast_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="27" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i7_cast/63 "/>
</bind>
</comp>

<comp id="813" class="1004" name="i_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="27" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/63 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_13_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/71 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_14_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="7"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/71 "/>
</bind>
</comp>

<comp id="830" class="1005" name="n3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="30" slack="1"/>
<pin id="832" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="n3 "/>
</bind>
</comp>

<comp id="835" class="1005" name="a1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="29" slack="15"/>
<pin id="837" dir="1" index="1" bw="29" slack="15"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="sz_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="8"/>
<pin id="842" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="sz "/>
</bind>
</comp>

<comp id="846" class="1005" name="PREF_WINDOW_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="PREF_WINDOW_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="sext5_cast_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="65" slack="1"/>
<pin id="854" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext5_cast "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_26_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="6"/>
<pin id="859" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="865" class="1005" name="mul6_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="65" slack="1"/>
<pin id="867" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_28_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="27" slack="1"/>
<pin id="872" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_32_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="25" slack="1"/>
<pin id="878" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_25_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_29_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="27" slack="1"/>
<pin id="889" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_35_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="27" slack="4"/>
<pin id="894" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_36_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="25" slack="1"/>
<pin id="899" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="906" class="1005" name="i_cast4_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="9"/>
<pin id="908" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="i_cast4 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="915" class="1005" name="i_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="26" slack="0"/>
<pin id="917" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="a2_sum1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="bound_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="31" slack="1"/>
<pin id="927" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="930" class="1005" name="A_BUS_addr_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_15_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="1"/>
<pin id="938" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_16_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="946" class="1005" name="cum_offs_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="indvar_flatten_next_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="31" slack="0"/>
<pin id="956" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="959" class="1005" name="buff_addr_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="14" slack="1"/>
<pin id="961" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="i_4_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="24" slack="0"/>
<pin id="966" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="969" class="1005" name="i_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="26" slack="2"/>
<pin id="971" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="975" class="1005" name="exitcond2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="j_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="0"/>
<pin id="981" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="984" class="1005" name="i_3_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="27" slack="1"/>
<pin id="986" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="997" class="1005" name="buff_addr_2_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="14" slack="1"/>
<pin id="999" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="i_5_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="25" slack="0"/>
<pin id="1004" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="exitcond1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="j_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="0"/>
<pin id="1013" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_37_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="buff_addr_3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="14" slack="1"/>
<pin id="1026" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="i_6_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="26" slack="0"/>
<pin id="1031" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="cast4_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="33" slack="1"/>
<pin id="1036" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="cast4 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="bound5_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="33" slack="1"/>
<pin id="1041" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="bound5 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="indvar_flatten_next8_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="33" slack="0"/>
<pin id="1049" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="buff_addr_4_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="14" slack="1"/>
<pin id="1054" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_4 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="i_7_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="27" slack="0"/>
<pin id="1059" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="90" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="92" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="104" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="106" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="128" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="309"><net_src comp="128" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="329"><net_src comp="150" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="352"><net_src comp="94" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="197" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="96" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="98" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="360"><net_src comp="208" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="371"><net_src comp="208" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="361" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="166" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="16" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="172" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="18" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="405"><net_src comp="2" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="412"><net_src comp="185" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="26" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="413" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="14" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="420" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="420" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="30" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="462" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="457" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="38" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="34" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="490" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="507" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="504" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="530"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="520" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="245" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="245" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="245" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="256" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="0" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="568" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="581"><net_src comp="252" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="577" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="590"><net_src comp="94" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="197" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="100" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="102" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="252" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="279" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="268" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="268" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="108" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="607" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="279" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="106" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="640"><net_src comp="623" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="110" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="346" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="368" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="646" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="658"><net_src comp="124" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="126" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="290" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="130" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="290" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="132" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="136" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="138" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="300" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="300" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="702"><net_src comp="300" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="140" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="346" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="368" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="719"><net_src comp="310" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="130" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="310" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="132" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="144" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="320" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="320" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="750"><net_src comp="320" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="86" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="346" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="368" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="756" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="768"><net_src comp="144" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="773"><net_src comp="763" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="148" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="330" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="330" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="152" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="340" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="144" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="340" pin="4"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="801" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="817"><net_src comp="801" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="154" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="346" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="368" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="819" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="823" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="833"><net_src comp="378" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="838"><net_src comp="388" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="843"><net_src comp="162" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="849"><net_src comp="401" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="855"><net_src comp="416" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="860"><net_src comp="426" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="868"><net_src comp="420" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="873"><net_src comp="434" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="879"><net_src comp="444" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="884"><net_src comp="454" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="890"><net_src comp="484" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="895"><net_src comp="527" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="900"><net_src comp="531" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="905"><net_src comp="897" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="909"><net_src comp="535" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="914"><net_src comp="543" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="548" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="923"><net_src comp="554" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="928"><net_src comp="562" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="933"><net_src comp="568" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="939"><net_src comp="346" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="944"><net_src comp="584" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="949"><net_src comp="597" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="957"><net_src comp="617" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="962"><net_src comp="213" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="967"><net_src comp="636" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="972"><net_src comp="653" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="978"><net_src comp="660" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="666" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="987"><net_src comp="679" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="991"><net_src comp="984" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="993"><net_src comp="984" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1000"><net_src comp="220" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1005"><net_src comp="698" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1010"><net_src comp="715" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="721" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1019"><net_src comp="727" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1027"><net_src comp="227" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1032"><net_src comp="746" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1037"><net_src comp="774" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1042"><net_src comp="778" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1050"><net_src comp="789" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1055"><net_src comp="234" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1060"><net_src comp="813" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="340" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: skipprefetch_Nelem : A_BUS | {18 19 20 21 22 23 24 25 26 29 30 31 32 33 34 35 36 40 41 42 43 44 45 46 47 51 52 53 54 55 56 57 58 64 65 66 67 68 69 70 71 }
	Port: skipprefetch_Nelem : PREF_WINDOW | {2 3 4 5 6 7 8 9 }
	Port: skipprefetch_Nelem : a | {1 }
	Port: skipprefetch_Nelem : n | {1 }
  - Chain level:
	State 1
	State 2
		PREF_WINDOW_addr : 1
		sz_1_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext5_cast : 1
		mul6 : 2
		tmp_26 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_28 : 1
		tmp_32 : 1
	State 16
		tmp_27 : 1
		p_v_v : 2
		neg_ti1 : 3
		tmp_29 : 4
		tmp_30 : 1
		tmp_31 : 2
		tmp_34 : 3
		neg_ti : 4
		i_9 : 5
		tmp_35 : 6
		tmp_36 : 6
	State 17
		i_cast4 : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_131 : 3
		a2_sum1 : 1
		bound : 1
	State 18
		A_BUS_load_req : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		tmp_2 : 1
		StgValue_156 : 2
	State 27
		cum_offs_1 : 1
	State 28
		i1_cast : 1
		tmp_7 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_168 : 2
		i1_mid2 : 3
		i1_cast3 : 4
		buff_addr_1 : 5
		buff_load : 6
		i_4 : 4
	State 29
		a2_sum : 1
		A_BUS_addr_1 : 2
		A_BUS_load_2_req : 3
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_9 : 1
		tmp_s : 2
		StgValue_191 : 3
		empty_10 : 1
	State 37
	State 38
		exitcond2 : 1
		j : 1
		StgValue_199 : 2
		i_3 : 1
	State 39
		i3_cast : 1
		tmp_4 : 2
		StgValue_208 : 3
		i3_cast2 : 1
		buff_addr_2 : 2
		buff_load_1 : 3
		i_5 : 1
	State 40
		a2_sum2 : 1
		A_BUS_addr_2 : 2
		A_BUS_load_3_req : 3
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		tmp_5 : 1
		tmp_6 : 2
		StgValue_229 : 3
		empty_12 : 1
	State 48
	State 49
		exitcond1 : 1
		j_1 : 1
		StgValue_236 : 2
	State 50
		i5_cast : 1
		tmp_8 : 2
		StgValue_243 : 3
		i5_cast1 : 1
		buff_addr_3 : 2
		buff_load_2 : 3
		i_6 : 1
	State 51
		a2_sum4 : 1
		A_BUS_addr_4 : 2
		A_BUS_load_5_req : 3
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		tmp_10 : 1
		tmp_11 : 2
		StgValue_264 : 3
		empty_14 : 1
	State 59
	State 60
		tmp_38 : 1
		cast4 : 2
		bound5 : 3
	State 61
	State 62
	State 63
		exitcond_flatten9 : 1
		indvar_flatten_next8 : 1
		StgValue_279 : 2
		tmp_39 : 1
		i7_mid2 : 2
		i7_cast : 3
		buff_addr_4 : 4
		buff_load_3 : 5
		i_7 : 3
	State 64
		a2_sum3 : 1
		A_BUS_addr_3 : 2
		A_BUS_load_4_req : 3
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		tmp_13 : 1
		tmp_14 : 2
		StgValue_302 : 3
		empty_15 : 1
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_356         |    0    |    0    |    32   |
|          |          i_1_fu_548         |    0    |    0    |    26   |
|          |        a2_sum1_fu_554       |    0    |    0    |    32   |
|          |         tmp_2_fu_577        |    0    |    0    |    32   |
|          |      cum_offs_1_fu_597      |    0    |    0    |    32   |
|          |  indvar_flatten_next_fu_617 |    0    |    0    |    31   |
|          |          i_4_fu_636         |    0    |    0    |    24   |
|          |         tmp_s_fu_646        |    0    |    0    |    32   |
|    add   |           j_fu_666          |    0    |    0    |    6    |
|          |          i_5_fu_698         |    0    |    0    |    25   |
|          |         tmp_6_fu_708        |    0    |    0    |    32   |
|          |          j_1_fu_721         |    0    |    0    |    6    |
|          |          i_6_fu_746         |    0    |    0    |    26   |
|          |        tmp_11_fu_756        |    0    |    0    |    32   |
|          | indvar_flatten_next8_fu_789 |    0    |    0    |    33   |
|          |          i_7_fu_813         |    0    |    0    |    27   |
|          |        tmp_14_fu_823        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |         p_v_v_fu_472        |    0    |    0    |    27   |
|          |        tmp_29_fu_484        |    0    |    0    |    27   |
|          |        tmp_34_fu_507        |    0    |    0    |    25   |
|  select  |          i_9_fu_520         |    0    |    0    |    27   |
|          |        i1_mid2_fu_623       |    0    |    0    |    24   |
|          |         smax_fu_763         |    0    |    0    |    27   |
|          |        i7_mid2_fu_801       |    0    |    0    |    27   |
|----------|-----------------------------|---------|---------|---------|
|          |       neg_mul7_fu_457       |    0    |    0    |    65   |
|          |        neg_ti1_fu_478       |    0    |    0    |    27   |
|    sub   |        neg_ti_fu_514        |    0    |    0    |    25   |
|          |          i_3_fu_679         |    0    |    0    |    27   |
|          |        tmp_38_fu_769        |    0    |    0    |    27   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_543         |    0    |    0    |    9    |
|          |         tmp_7_fu_607        |    0    |    0    |    9    |
|          |   exitcond_flatten_fu_612   |    0    |    0    |    11   |
|          |       exitcond2_fu_660      |    0    |    0    |    3    |
|   icmp   |         tmp_4_fu_688        |    0    |    0    |    9    |
|          |       exitcond1_fu_715      |    0    |    0    |    3    |
|          |        tmp_37_fu_727        |    0    |    0    |    9    |
|          |         tmp_8_fu_736        |    0    |    0    |    9    |
|          |   exitcond_flatten9_fu_784  |    0    |    0    |    11   |
|          |        tmp_39_fu_795        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_420         |    4    |    0    |    0    |
|    mul   |         bound_fu_562        |    1    |    0    |    1    |
|          |          grp_fu_778         |    2    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      n_read_read_fu_166     |    0    |    0    |    0    |
|   read   |      a_read_read_fu_172     |    0    |    0    |    0    |
|          |       sz_1_read_fu_185      |    0    |    0    |    0    |
|          |       grp_read_fu_197       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_178     |    0    |    0    |    0    |
|          |      grp_readreq_fu_190     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_346         |    0    |    0    |    0    |
|          |          n3_fu_378          |    0    |    0    |    0    |
|          |          a1_fu_388          |    0    |    0    |    0    |
|partselect|        tmp_28_fu_434        |    0    |    0    |    0    |
|          |        tmp_32_fu_444        |    0    |    0    |    0    |
|          |        tmp_27_fu_462        |    0    |    0    |    0    |
|          |        tmp_30_fu_490        |    0    |    0    |    0    |
|          |        tmp_16_fu_584        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_12_fu_398        |    0    |    0    |    0    |
|          |        tmp_25_fu_454        |    0    |    0    |    0    |
|          |        i_cast4_fu_535       |    0    |    0    |    0    |
|   zext   |        i_cast_fu_539        |    0    |    0    |    0    |
|          |         cast1_fu_559        |    0    |    0    |    0    |
|          |        i1_cast_fu_603       |    0    |    0    |    0    |
|          |       i1_cast3_fu_631       |    0    |    0    |    0    |
|          |         cast4_fu_774        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext5_cast_fu_416      |    0    |    0    |    0    |
|          |        tmp_31_fu_500        |    0    |    0    |    0    |
|          |        tmp_33_fu_504        |    0    |    0    |    0    |
|          |         tmp_1_fu_574        |    0    |    0    |    0    |
|          |         tmp_3_fu_594        |    0    |    0    |    0    |
|          |         tmp_9_fu_642        |    0    |    0    |    0    |
|   sext   |        i3_cast_fu_684       |    0    |    0    |    0    |
|          |       i3_cast2_fu_693       |    0    |    0    |    0    |
|          |         tmp_5_fu_704        |    0    |    0    |    0    |
|          |        i5_cast_fu_732       |    0    |    0    |    0    |
|          |       i5_cast1_fu_741       |    0    |    0    |    0    |
|          |        tmp_10_fu_752        |    0    |    0    |    0    |
|          |        i7_cast_fu_808       |    0    |    0    |    0    |
|          |        tmp_13_fu_819        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_26_fu_426        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_35_fu_527        |    0    |    0    |    0    |
|          |        tmp_36_fu_531        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          i_2_fu_653         |    0    |    0    |    0    |
|          |         p_shl_fu_672        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |    0    |   898   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|   32   |    0   |    0   |
+----+--------+--------+--------+
|Total|   32   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      A_BUS_addr_reg_930     |   64   |
|   PREF_WINDOW_addr_reg_846  |   32   |
|          a1_reg_835         |   29   |
|       a2_sum1_reg_920       |   32   |
|       bound5_reg_1039       |   33   |
|        bound_reg_925        |   31   |
|     buff_addr_1_reg_959     |   14   |
|     buff_addr_2_reg_997     |   14   |
|     buff_addr_3_reg_1024    |   14   |
|     buff_addr_4_reg_1052    |   14   |
|        cast4_reg_1034       |   33   |
|      cum_offs_1_reg_946     |   32   |
|       cum_offs_reg_252      |   32   |
|      exitcond1_reg_1007     |    1   |
|      exitcond2_reg_975      |    1   |
|          i1_reg_275         |   24   |
|          i3_reg_297         |   25   |
|          i5_reg_317         |   26   |
|          i7_reg_337         |   27   |
|         i_1_reg_915         |   26   |
|         i_2_reg_969         |   26   |
|         i_3_reg_984         |   27   |
|         i_4_reg_964         |   24   |
|         i_5_reg_1002        |   25   |
|         i_6_reg_1029        |   26   |
|         i_7_reg_1057        |   27   |
|       i_cast4_reg_906       |   32   |
|          i_reg_241          |   26   |
|   indvar_flatten7_reg_326   |   33   |
|indvar_flatten_next8_reg_1047|   33   |
| indvar_flatten_next_reg_954 |   31   |
|    indvar_flatten_reg_264   |   31   |
|          j2_reg_286         |    6   |
|          j4_reg_306         |    6   |
|         j_1_reg_1011        |    6   |
|          j_reg_979          |    6   |
|         mul6_reg_865        |   65   |
|          n3_reg_830         |   30   |
|           reg_368           |   32   |
|           reg_372           |   64   |
|      sext5_cast_reg_852     |   65   |
|          sz_reg_840         |   32   |
|        tmp_15_reg_936       |   16   |
|        tmp_16_reg_941       |   16   |
|        tmp_25_reg_881       |   32   |
|        tmp_26_reg_857       |    1   |
|        tmp_28_reg_870       |   27   |
|        tmp_29_reg_887       |   27   |
|        tmp_32_reg_876       |   25   |
|        tmp_35_reg_892       |   27   |
|        tmp_36_reg_897       |   25   |
|       tmp_37_reg_1016       |    1   |
|         tmp_reg_911         |    1   |
+-----------------------------+--------+
|            Total            |  1355  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_178 |  p1  |   2  |  32  |   64   ||    32   |
| grp_readreq_fu_190 |  p1  |   4  |  64  |   256  ||    64   |
|   grp_read_fu_197  |  p1  |   2  |  64  |   128  ||    64   |
|  grp_access_fu_208 |  p0  |   9  |  14  |   126  ||    28   |
|  grp_access_fu_208 |  p1  |   5  |  32  |   160  ||    32   |
|  cum_offs_reg_252  |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_420     |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_778     |  p0  |   2  |  27  |   54   ||    27   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   916  ||   13.6  ||   311   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |    0   |   898  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   311  |
|  Register |    -   |    -   |    -   |  1355  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |    7   |   13   |  1355  |  1209  |
+-----------+--------+--------+--------+--------+--------+
