Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Aug  3 11:08:49 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file iicStat_wrapper_control_sets_placed.rpt
| Design       : iicStat_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   107 |
| Unused register locations in slices containing registers |   306 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             283 |           97 |
| Yes          | No                    | No                     |             777 |          183 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             573 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                           | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              1 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                         |                1 |              1 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                         |                1 |              2 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                             |                                                                                                                                         |                1 |              2 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                         |                1 |              2 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                         |                1 |              2 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rreq/push                                                                                        |                                                                                                                                         |                1 |              3 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              3 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                 | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                2 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                      | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                             | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/q_reg[0]                                                                                    | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                2 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                        | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                      | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                       | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                2 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                         | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                4 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                       | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                |                2 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                           |                1 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              4 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                    | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |              5 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/push                                                                                        | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                 |                3 |              6 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | iicStat_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                4 |              6 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                              |                2 |              6 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                        | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                       |                3 |              7 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              7 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                3 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                         |                3 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                           | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                2 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                      | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                1 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                   |                                                                                                                                         |                1 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                    | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                  |                                                                                                                                         |                1 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                        | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                1 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                4 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                         |                4 |              8 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                       | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                2 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                     | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                            | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                3 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__1_n_0                                                                                      | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |             10 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                         |                3 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                         |                6 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                         |                4 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                         |                3 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                         |                3 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                4 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                         |                4 |             12 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                         |                4 |             13 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                         |                3 |             14 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                         |                2 |             14 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                         |                3 |             16 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[12][0]                                                                    | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                5 |             20 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                        | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                6 |             20 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                         |                7 |             21 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                         |                9 |             21 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                     |                6 |             24 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               10 |             25 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/push                                                                                        | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                9 |             30 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_outValue_first_s_axi_U/ar_hs                                                                                                 | iicStat_i/iicstat_0/inst/iicstat_outValue_first_s_axi_U/rdata[31]_i_1_n_0                                                               |                7 |             31 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                         |                9 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                         |                9 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                         |                6 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/ap_CS_fsm_state9                                                                                                                     | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                5 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                      |                                                                                                                                         |                8 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                      |                                                                                                                                         |                9 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/E[0]                                                                                       |                                                                                                                                         |                5 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][1]                                                                          |                                                                                                                                         |                5 |             32 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/pop                                                                                        | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |                9 |             33 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                         |                9 |             34 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                         |                9 |             34 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                         |                5 |             35 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                         |                6 |             35 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                         |               11 |             35 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                   | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |               11 |             37 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |               13 |             40 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/push                                                                                       | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |               10 |             41 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             42 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/iicstat_0/inst/iicstat_bus_r_m_axi_U/bus_read/buff_rdata/SR[0]                                                                |               17 |             42 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |               11 |             42 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                         |                8 |             47 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                         |                8 |             47 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                         |               12 |             48 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                         |                9 |             48 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                         |                9 |             48 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                         |               11 |             48 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | iicStat_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  iicStat_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                         |               68 |            182 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                    18 |
| 5      |                     2 |
| 6      |                     4 |
| 7      |                     2 |
| 8      |                    13 |
| 10     |                    13 |
| 12     |                     7 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    37 |
+--------+-----------------------+


