#!/bin/bash

export JAVA_HOME=/Library/Java/JavaVirtualMachines/jdk-11.0.16.jdk/Contents/Home
export PATH=$JAVA_HOME/bin:$PATH

# æ£€æŸ¥å‚æ•°
MODE=${1:-"test"}

# é¢œè‰²å®šä¹‰
GREEN='\033[0;32m'
RED='\033[0;31m'
YELLOW='\033[1;33m'
BLUE='\033[0;34m'
NC='\033[0m' # No Color

# æ˜¾ç¤ºå¸®åŠ©ä¿¡æ¯
show_help() {
    echo -e "${BLUE}RISC-V AI Accelerator - è¿è¡Œè„šæœ¬${NC}"
    echo ""
    echo "ç”¨æ³•: $0 [æ¨¡å¼]"
    echo ""
    echo "å¯ç”¨æ¨¡å¼ï¼š"
    echo "  test        - è¿è¡Œæ‰€æœ‰æµ‹è¯• (é»˜è®¤)"
    echo "  soc         - è¿è¡Œ SimpleEdgeAiSoC æµ‹è¯•"
    echo "  riscv       - è¿è¡Œ RISC-V æŒ‡ä»¤æµ‹è¯•"
    echo "  generate    - ç”Ÿæˆ SimpleEdgeAiSoC SystemVerilog"
    echo "  all         - ç”Ÿæˆæ‰€æœ‰ç‰ˆæœ¬çš„ SystemVerilog"
    echo "  full        - å®Œæ•´æµç¨‹ï¼ˆç¼–è¯‘+æµ‹è¯•+ç”Ÿæˆï¼‰"
    echo "  clean       - æ¸…ç†æ‰€æœ‰æ„å»ºæ–‡ä»¶"
    echo ""
    echo "ç¤ºä¾‹ï¼š"
    echo "  $0 soc       # æµ‹è¯• SimpleEdgeAiSoC"
    echo "  $0 riscv     # æµ‹è¯• RISC-V æŒ‡ä»¤"
    echo "  $0 generate  # ç”Ÿæˆ Verilog æ–‡ä»¶"
    echo "  $0 full      # å®Œæ•´å¼€å‘æµç¨‹"
    exit 0
}

# æ£€æŸ¥ sbt æ˜¯å¦å®‰è£…
check_sbt() {
    if ! command -v sbt &> /dev/null; then
        echo -e "${RED}âŒ sbt æœªå®‰è£…ï¼Œè¯·å…ˆå®‰è£… sbt${NC}"
        echo "macOS: brew install sbt"
        echo "Ubuntu: sudo apt install sbt"
        exit 1
    fi
}

# ç¼–è¯‘é¡¹ç›®
compile_project() {
    echo -e "${BLUE}ğŸ“¦ 1. ç¼–è¯‘ Chisel ä»£ç ...${NC}"
    sbt compile
    
    if [ $? -ne 0 ]; then
        echo -e "${RED}âŒ ç¼–è¯‘å¤±è´¥${NC}"
        exit 1
    fi
    echo ""
}

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
run_all_tests() {
    echo -e "${BLUE}ğŸ§ª 2. è¿è¡Œæ‰€æœ‰æµ‹è¯•...${NC}"
    sbt test
    
    if [ $? -ne 0 ]; then
        echo -e "${YELLOW}âš ï¸  éƒ¨åˆ†æµ‹è¯•å¤±è´¥${NC}"
        return 1
    fi
    echo -e "${GREEN}âœ… æ‰€æœ‰æµ‹è¯•é€šè¿‡ï¼${NC}"
    echo ""
    return 0
}

# è¿è¡Œ SimpleEdgeAiSoC æµ‹è¯•
run_soc_test() {
    echo -e "${BLUE}ğŸ§ª 2. è¿è¡Œ SimpleEdgeAiSoC æµ‹è¯•...${NC}"
    sbt 'testOnly riscv.ai.SimpleEdgeAiSoCTest'
    
    if [ $? -ne 0 ]; then
        echo -e "${RED}âŒ SimpleEdgeAiSoC æµ‹è¯•å¤±è´¥${NC}"
        exit 1
    fi
    echo -e "${GREEN}âœ… SimpleEdgeAiSoC æµ‹è¯•é€šè¿‡ï¼${NC}"
    echo ""
}

# è¿è¡Œ RISC-V æŒ‡ä»¤æµ‹è¯•
run_riscv_test() {
    echo -e "${BLUE}ğŸ§ª 2. è¿è¡Œ RISC-V æŒ‡ä»¤æµ‹è¯•...${NC}"
    echo ""
    
    # è¿è¡Œæµ‹è¯•å¹¶æ•è·è¾“å‡º
    sbt 'testOnly riscv.ai.SimpleRiscvInstructionTests' 2>&1 | grep -A 50 "SimpleRiscvInstructionTests"
    
    # æ£€æŸ¥æµ‹è¯•ç»“æœ
    if [ ${PIPESTATUS[0]} -ne 0 ]; then
        echo ""
        echo -e "${RED}âŒ RISC-V æŒ‡ä»¤æµ‹è¯•å¤±è´¥${NC}"
        exit 1
    fi
    
    echo ""
    echo -e "${GREEN}âœ… RISC-V æŒ‡ä»¤æµ‹è¯•é€šè¿‡ï¼${NC}"
    echo ""
    echo -e "${BLUE}ğŸ“Š æµ‹è¯•è¦†ç›–ï¼š${NC}"
    echo "  âœ“ ç®—æœ¯è¿ç®—æŒ‡ä»¤ (ADD, SUB, ADDI)"
    echo "  âœ“ é€»è¾‘è¿ç®—æŒ‡ä»¤ (AND, OR, XOR, etc.)"
    echo "  âœ“ ç§»ä½æŒ‡ä»¤ (SLL, SRL, SRA, etc.)"
    echo "  âœ“ æ¯”è¾ƒæŒ‡ä»¤ (SLT, SLTU, etc.)"
    echo "  âœ“ åŠ è½½å­˜å‚¨æŒ‡ä»¤ (LW, SW, etc.)"
    echo "  âœ“ åˆ†æ”¯è·³è½¬æŒ‡ä»¤ (BEQ, BNE, JAL, etc.)"
    echo "  âœ“ ç«‹å³æ•°æŒ‡ä»¤ (LUI, AUIPC)"
    echo ""
    echo -e "${BLUE}ğŸ“ˆ æŒ‡ä»¤è¦†ç›–ç‡ï¼š${NC}"
    echo "  æ€»è®¡: 37 æ¡ RV32I åŸºæœ¬æŒ‡ä»¤"
    echo "  è¦†ç›–: 100% æŒ‡ä»¤ç¼–ç éªŒè¯"
    echo ""
}

# ç”Ÿæˆ SimpleEdgeAiSoC Verilog
generate_soc() {
    echo -e "${BLUE}ğŸ”§ ç”Ÿæˆ SimpleEdgeAiSoC SystemVerilog...${NC}"
    sbt 'runMain riscv.ai.SimpleEdgeAiSoCMain'
    
    if [ $? -ne 0 ]; then
        echo -e "${RED}âŒ Verilog ç”Ÿæˆå¤±è´¥${NC}"
        exit 1
    fi
    
    echo ""
    echo -e "${GREEN}âœ… SimpleEdgeAiSoC SystemVerilog ç”ŸæˆæˆåŠŸï¼${NC}"
    echo ""
    
    if [ -f "generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv" ]; then
        SOC_LINES=$(wc -l < generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv)
        echo -e "${BLUE}ğŸ“ ç”Ÿæˆçš„æ–‡ä»¶ï¼š${NC}"
        echo "  âœ“ generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv"
        echo ""
        echo -e "${BLUE}ğŸ“Š æ–‡ä»¶ä¿¡æ¯ï¼š${NC}"
        echo "  ä»£ç è¡Œæ•°: $SOC_LINES è¡Œ"
        echo ""
        echo -e "${BLUE}ğŸ—ï¸  æ¶æ„ç»„æˆï¼š${NC}"
        echo "  âœ“ PicoRV32 RISC-V CPU"
        echo "  âœ“ CompactAccel (8x8 çŸ©é˜µåŠ é€Ÿå™¨)"
        echo "  âœ“ BitNetAccel (16x16 BitNet åŠ é€Ÿå™¨)"
        echo "  âœ“ å†…å­˜é€‚é…å™¨å’Œåœ°å€è§£ç å™¨"
        echo "  âœ“ GPIO å’Œä¸­æ–­æ§åˆ¶å™¨"
        echo ""
        echo -e "${BLUE}ğŸ’¡ ä¸‹ä¸€æ­¥ï¼š${NC}"
        echo "  1. ä½¿ç”¨ Verilator è¿›è¡Œä»¿çœŸéªŒè¯"
        echo "  2. ä½¿ç”¨ Yosys è¿›è¡Œç»¼åˆ"
        echo "  3. æŸ¥çœ‹æµ‹è¯•ç»“æœ: test_run_dir/"
    fi
    echo ""
}

# ç”Ÿæˆæ‰€æœ‰ç‰ˆæœ¬
generate_all() {
    echo -e "${BLUE}ğŸ”§ ç”Ÿæˆæ‰€æœ‰ç‰ˆæœ¬çš„ SystemVerilog...${NC}"
    sbt 'runMain riscv.ai.VerilogGenerator'
    
    if [ $? -ne 0 ]; then
        echo -e "${RED}âŒ Verilog ç”Ÿæˆå¤±è´¥${NC}"
        exit 1
    fi
    
    echo ""
    echo -e "${GREEN}âœ… æ‰€æœ‰ç‰ˆæœ¬ SystemVerilog ç”ŸæˆæˆåŠŸï¼${NC}"
    echo ""
    echo -e "${BLUE}ğŸ“ ç”Ÿæˆçš„æ–‡ä»¶ï¼š${NC}"
    
    if [ -f "generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv" ]; then
        echo "  âœ“ SimpleEdgeAiSoC.sv (æ¨è)"
    fi
    
    if [ -d "generated/optimized" ]; then
        echo "  âœ“ ä¼˜åŒ–ç‰ˆæœ¬ (generated/optimized/)"
    fi
    
    if [ -d "generated/scalable" ]; then
        echo "  âœ“ å¯æ‰©å±•ç‰ˆæœ¬ (generated/scalable/)"
    fi
    
    if [ -d "generated/fixed" ]; then
        echo "  âœ“ ä¿®å¤ç‰ˆæœ¬ (generated/fixed/)"
    fi
    
    echo ""
}

# æ¸…ç†æ„å»ºæ–‡ä»¶
clean_all() {
    echo -e "${BLUE}ğŸ§¹ æ¸…ç†æ‰€æœ‰æ„å»ºæ–‡ä»¶...${NC}"
    sbt clean
    
    echo -e "${BLUE}ğŸ§¹ åˆ é™¤æµ‹è¯•è¿è¡Œç›®å½•...${NC}"
    rm -rf test_run_dir
    
    echo -e "${BLUE}ğŸ§¹ åˆ é™¤ç”Ÿæˆçš„æ–‡ä»¶...${NC}"
    rm -rf generated
    
    echo -e "${GREEN}âœ… æ¸…ç†å®Œæˆï¼${NC}"
    echo ""
}

# ä¸»æµç¨‹
main() {
    # è·å–è„šæœ¬æ‰€åœ¨ç›®å½•
    SCRIPT_DIR="$( cd "$( dirname "${BASH_SOURCE[0]}" )" &> /dev/null && pwd )"
    cd "$SCRIPT_DIR"
    
    # æ£€æŸ¥ sbt
    check_sbt
    
    case $MODE in
        "help"|"-h"|"--help")
            show_help
            ;;
        "test")
            echo -e "${BLUE}=== RISC-V AI Accelerator - æµ‹è¯•æ¨¡å¼ ===${NC}"
            echo ""
            compile_project
            run_all_tests
            ;;
        "soc")
            echo -e "${BLUE}=== RISC-V AI Accelerator - SimpleEdgeAiSoC æµ‹è¯• ===${NC}"
            echo ""
            compile_project
            run_soc_test
            ;;
        "riscv")
            echo -e "${BLUE}=== RISC-V AI Accelerator - RISC-V æŒ‡ä»¤æµ‹è¯• ===${NC}"
            echo ""
            compile_project
            run_riscv_test
            ;;
        "generate")
            echo -e "${BLUE}=== RISC-V AI Accelerator - ç”Ÿæˆ Verilog ===${NC}"
            echo ""
            compile_project
            generate_soc
            ;;
        "all")
            echo -e "${BLUE}=== RISC-V AI Accelerator - ç”Ÿæˆæ‰€æœ‰ç‰ˆæœ¬ ===${NC}"
            echo ""
            compile_project
            generate_all
            ;;
        "full")
            echo -e "${BLUE}=== RISC-V AI Accelerator - å®Œæ•´æµç¨‹ ===${NC}"
            echo ""
            compile_project
            run_all_tests
            generate_soc
            
            echo -e "${GREEN}âœ… å®Œæ•´æµç¨‹å®Œæˆï¼${NC}"
            echo ""
            echo -e "${BLUE}ğŸ“š é¡¹ç›®ä¿¡æ¯ï¼š${NC}"
            echo "  âœ“ ç¼–è¯‘æˆåŠŸ"
            echo "  âœ“ æµ‹è¯•é€šè¿‡"
            echo "  âœ“ Verilog ç”Ÿæˆå®Œæˆ"
            echo ""
            echo -e "${BLUE}ğŸ’¡ æŠ€æœ¯ç‰¹ç‚¹ï¼š${NC}"
            echo "  âœ“ Chisel ç¡¬ä»¶æè¿°è¯­è¨€"
            echo "  âœ“ PicoRV32 RISC-V CPU"
            echo "  âœ“ çŸ©é˜µåŠ é€Ÿå™¨ (CompactAccel + BitNetAccel)"
            echo "  âœ“ æ ‡å‡† AXI-Lite æ¥å£"
            echo "  âœ“ å®Œæ•´çš„æµ‹è¯•è¦†ç›–"
            echo ""
            ;;
        "clean")
            clean_all
            ;;
        *)
            echo -e "${RED}âŒ æœªçŸ¥æ¨¡å¼: $MODE${NC}"
            echo ""
            show_help
            ;;
    esac
}

# è¿è¡Œä¸»æµç¨‹
main
