module mux4( 
        input      a,b,c,d,
        input      s0,s1,
        output reg y);

always @(*)
begin

	y = s1 ? (s0?d:c) : (s0?b:a);
	
end
endmodule
