Quartus Prime Archive log --	G:/QKD_1GHZ/verilog/err_estimat_5Q16/err_estimat.qarlog

Archive:	G:/QKD_1GHZ/verilog/err_estimat_5Q16/err_estimat.qar
Date:		Tue Jul 03 09:33:39 2018
Quartus Prime		16.1.0 Build 196 10/24/2016 SJ Standard Edition

	=========== Files Selected: ===========
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/alt_cal_e1.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/alt_cal_l.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/alt_cal_s1.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/cntlz.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/delay.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/err_estimat.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/float2int.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/int2float.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/qadd.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/RTL/qdiv.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/SDC1.sdc
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun.qsys
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun.sopcinfo
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/sim/dspba_library.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/sim/dspba_library_package.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/sim/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library_package.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.bsf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.cmp
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.csv
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.debuginfo
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.html
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.ppf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.qip
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.sip
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.spd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun.xml
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun_bb.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun_generation.rpt
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun_generation_previous.rpt
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun_inst.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/fp_mult_fun_inst.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/aldec/rivierapro_setup.tcl
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/cadence/cds.lib
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/cadence/cds_libs/fp_mult_fun_altera_fp_functions_161.cds.lib
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/cadence/hdl.var
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/cadence/ncsim_setup.sh
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/fp_mult_fun.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/mentor/msim_setup.tcl
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/synopsys/vcsmx/synopsys_sim.setup
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/sim/synopsys/vcsmx/vcsmx_setup.sh
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun.qicache
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun_cfg.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun.qsys
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun.sopcinfo
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/sim/dspba_library.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/sim/dspba_library_package.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/sim/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library_package.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.bsf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.cmp
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.csv
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.debuginfo
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.html
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.ppf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.qip
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.sip
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.spd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun.xml
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun_bb.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun_generation.rpt
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun_generation_previous.rpt
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun_inst.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/fp_sub_fun_inst.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/greybox/fp_sub_fun.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/aldec/rivierapro_setup.tcl
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/cadence/cds.lib
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/cadence/cds_libs/fp_sub_fun_altera_fp_functions_161.cds.lib
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/cadence/hdl.var
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/cadence/ncsim_setup.sh
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/fp_sub_fun.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/mentor/msim_setup.tcl
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/synopsys/vcsmx/synopsys_sim.setup
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/sim/synopsys/vcsmx/vcsmx_setup.sh
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun.qicache
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun_cfg.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single.qsys
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single.sopcinfo
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/sim/dspba_library.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/sim/dspba_library_package.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/sim/log2_single_altera_fp_functions_161_kypxfny.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/sim/log2_single_altera_fp_functions_161_kypxfny_memoryC0_uid92_lnTables_lutmem.hex
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/sim/log2_single_altera_fp_functions_161_kypxfny_memoryC1_uid95_lnTables_lutmem.hex
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/sim/log2_single_altera_fp_functions_161_kypxfny_memoryC2_uid98_lnTables_lutmem.hex
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library_package.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny_memoryC0_uid92_lnTables_lutmem.hex
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny_memoryC1_uid95_lnTables_lutmem.hex
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny_memoryC2_uid98_lnTables_lutmem.hex
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.bsf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.cmp
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.csv
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.debuginfo
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.html
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.ppf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.qip
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.sip
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.spd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single.xml
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single_bb.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single_generation.rpt
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single_inst.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/log2_single_inst.vhd
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/aldec/rivierapro_setup.tcl
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/cadence/cds.lib
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/cadence/cds_libs/log2_single_altera_fp_functions_161.cds.lib
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/cadence/hdl.var
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/cadence/ncsim_setup.sh
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/log2_single.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/mentor/msim_setup.tcl
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/synopsys/vcsmx/synopsys_sim.setup
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/sim/synopsys/vcsmx/vcsmx_setup.sh
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/synth/log2_single.qicache
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/synth/log2_single.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/core/log2_single/log2_single/synth/log2_single_cfg.v
G:/QKD_1GHZ/verilog/err_estimat_5Q16/err_estimat.out.sdc
G:/QKD_1GHZ/verilog/err_estimat_5Q16/err_estimat.qpf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/err_estimat.qsf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/err_estimat_assignment_defaults.qdf
G:/QKD_1GHZ/verilog/err_estimat_5Q16/simulation/modelsim/err_estimat.vt
	======= Total: 127 files to archive =======

	================ Status: ===============
All files archived successfully.
