Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 15:13:11 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.181     -400.895                    194                  967        0.149        0.000                      0                  967        3.000        0.000                       0                   513  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.181     -400.895                    194                  967        0.149        0.000                      0                  967        3.000        0.000                       0                   513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          194  Failing Endpoints,  Worst Slack       -5.181ns,  Total Violation     -400.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.181ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 7.734ns (63.609%)  route 4.425ns (36.391%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.883     5.147    dsp_inp2/out_reg[31]_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  dsp_inp2/out__0_i_15/O
                         net (fo=1, routed)           0.376     5.647    mult1/mult1_left[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.683 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.685    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.203 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.825    12.028    mult1/out__1_n_102
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.152 r  mult1/out[23]_i_5/O
                         net (fo=1, routed)           0.000    12.152    mult1/out[23]_i_5_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.684 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.684    mult1/out_reg[23]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.798    mult1/out_reg[27]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.132 r  mult1/out_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.132    dsp_outp1/out[13]
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                 -5.181    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.138ns  (logic 7.713ns (63.546%)  route 4.425ns (36.454%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.883     5.147    dsp_inp2/out_reg[31]_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  dsp_inp2/out__0_i_15/O
                         net (fo=1, routed)           0.376     5.647    mult1/mult1_left[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.683 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.685    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.203 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.825    12.028    mult1/out__1_n_102
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.152 r  mult1/out[23]_i_5/O
                         net (fo=1, routed)           0.000    12.152    mult1/out[23]_i_5_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.684 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.684    mult1/out_reg[23]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.798    mult1/out_reg[27]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.111 r  mult1/out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.111    dsp_outp1/out[15]
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.147ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 7.542ns (61.960%)  route 4.630ns (38.040%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.941     5.204    dsp_inp1/out_reg[31]_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.328 r  dsp_inp1/out_i_27__0/O
                         net (fo=2, routed)           0.564     5.893    mult2/mult2_right[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851     9.744 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.746    mult2/out__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.264 r  mult2/out__1/P[4]
                         net (fo=2, routed)           0.785    12.048    mult2/out__1_n_101
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.172 r  mult2/out[23]_i_4/O
                         net (fo=1, routed)           0.000    12.172    mult2/out[23]_i_4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.705 r  mult2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.705    mult2/out_reg[23]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.822 r  mult2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    mult2/out_reg[27]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.145 r  mult2/out_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.145    dsp_outp0/out[13]
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    dsp_outp0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                 -5.147    

Slack (VIOLATED) :        -5.139ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.164ns  (logic 7.534ns (61.935%)  route 4.630ns (38.065%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.941     5.204    dsp_inp1/out_reg[31]_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.328 r  dsp_inp1/out_i_27__0/O
                         net (fo=2, routed)           0.564     5.893    mult2/mult2_right[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851     9.744 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.746    mult2/out__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.264 r  mult2/out__1/P[4]
                         net (fo=2, routed)           0.785    12.048    mult2/out__1_n_101
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.172 r  mult2/out[23]_i_4/O
                         net (fo=1, routed)           0.000    12.172    mult2/out[23]_i_4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.705 r  mult2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.705    mult2/out_reg[23]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.822 r  mult2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    mult2/out_reg[27]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.137 r  mult2/out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.137    dsp_outp0/out[15]
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    dsp_outp0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.137    
  -------------------------------------------------------------------
                         slack                                 -5.139    

Slack (VIOLATED) :        -5.086ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.064ns  (logic 7.639ns (63.322%)  route 4.425ns (36.678%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.883     5.147    dsp_inp2/out_reg[31]_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  dsp_inp2/out__0_i_15/O
                         net (fo=1, routed)           0.376     5.647    mult1/mult1_left[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.683 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.685    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.203 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.825    12.028    mult1/out__1_n_102
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.152 r  mult1/out[23]_i_5/O
                         net (fo=1, routed)           0.000    12.152    mult1/out[23]_i_5_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.684 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.684    mult1/out_reg[23]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.798    mult1/out_reg[27]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.037 r  mult1/out_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.037    dsp_outp1/out[14]
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                 -5.086    

Slack (VIOLATED) :        -5.070ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.048ns  (logic 7.623ns (63.273%)  route 4.425ns (36.727%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.883     5.147    dsp_inp2/out_reg[31]_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  dsp_inp2/out__0_i_15/O
                         net (fo=1, routed)           0.376     5.647    mult1/mult1_left[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.683 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.685    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.203 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.825    12.028    mult1/out__1_n_102
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.152 r  mult1/out[23]_i_5/O
                         net (fo=1, routed)           0.000    12.152    mult1/out[23]_i_5_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.684 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.684    mult1/out_reg[23]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.798 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.798    mult1/out_reg[27]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.021 r  mult1/out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.021    dsp_outp1/out[12]
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y59         FDRE                                         r  dsp_outp1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                 -5.070    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.045ns  (logic 7.620ns (63.264%)  route 4.425ns (36.736%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.883     5.147    dsp_inp2/out_reg[31]_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  dsp_inp2/out__0_i_15/O
                         net (fo=1, routed)           0.376     5.647    mult1/mult1_left[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.683 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.685    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.203 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.825    12.028    mult1/out__1_n_102
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.152 r  mult1/out[23]_i_5/O
                         net (fo=1, routed)           0.000    12.152    mult1/out[23]_i_5_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.684 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.684    mult1/out_reg[23]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.018 r  mult1/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.018    dsp_outp1/out[9]
    SLICE_X35Y58         FDRE                                         r  dsp_outp1/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y58         FDRE                                         r  dsp_outp1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.063ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 7.458ns (61.696%)  route 4.630ns (38.304%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.941     5.204    dsp_inp1/out_reg[31]_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.328 r  dsp_inp1/out_i_27__0/O
                         net (fo=2, routed)           0.564     5.893    mult2/mult2_right[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851     9.744 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.746    mult2/out__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.264 r  mult2/out__1/P[4]
                         net (fo=2, routed)           0.785    12.048    mult2/out__1_n_101
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.172 r  mult2/out[23]_i_4/O
                         net (fo=1, routed)           0.000    12.172    mult2/out[23]_i_4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.705 r  mult2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.705    mult2/out_reg[23]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.822 r  mult2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    mult2/out_reg[27]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.061 r  mult2/out_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.061    dsp_outp0/out[14]
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    dsp_outp0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                 -5.063    

Slack (VIOLATED) :        -5.046ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp1/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.024ns  (logic 7.599ns (63.200%)  route 4.425ns (36.800%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.883     5.147    dsp_inp2/out_reg[31]_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.271 r  dsp_inp2/out__0_i_15/O
                         net (fo=1, routed)           0.376     5.647    mult1/mult1_left[2]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.683 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.685    mult1/out__0_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.203 r  mult1/out__1/P[3]
                         net (fo=2, routed)           0.825    12.028    mult1/out__1_n_102
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.152 r  mult1/out[23]_i_5/O
                         net (fo=1, routed)           0.000    12.152    mult1/out[23]_i_5_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.684 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.684    mult1/out_reg[23]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.997 r  mult1/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.997    dsp_outp1/out[11]
    SLICE_X35Y58         FDRE                                         r  dsp_outp1/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp1/clk
    SLICE_X35Y58         FDRE                                         r  dsp_outp1/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    dsp_outp1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                 -5.046    

Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 fsm3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_outp0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 7.438ns (61.632%)  route 4.630ns (38.368%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.973     0.973    fsm3/clk
    SLICE_X43Y50         FDRE                                         r  fsm3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[17]/Q
                         net (fo=3, routed)           0.643     2.072    fsm3/fsm3_out[17]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.196 f  fsm3/A_addr1[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.714     2.911    fsm3/A_addr1[3]_INST_0_i_24_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.035 f  fsm3/A_addr1[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.667     3.702    fsm3/A_addr1[3]_INST_0_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.826 f  fsm3/A_addr1[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.314     4.140    fsm2/out_reg[31]_2
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.264 f  fsm2/A_addr1[3]_INST_0_i_1/O
                         net (fo=334, routed)         0.941     5.204    dsp_inp1/out_reg[31]_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.328 r  dsp_inp1/out_i_27__0/O
                         net (fo=2, routed)           0.564     5.893    mult2/mult2_right[5]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851     9.744 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.746    mult2/out__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.264 r  mult2/out__1/P[4]
                         net (fo=2, routed)           0.785    12.048    mult2/out__1_n_101
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.172 r  mult2/out[23]_i_4/O
                         net (fo=1, routed)           0.000    12.172    mult2/out[23]_i_4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.705 r  mult2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.705    mult2/out_reg[23]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.822 r  mult2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.822    mult2/out_reg[27]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.041 r  mult2/out_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.041    dsp_outp0/out[12]
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=512, unset)          0.924     7.924    dsp_outp0/clk
    SLICE_X32Y48         FDRE                                         r  dsp_outp0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    dsp_outp0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 -5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dsp_outp0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    dsp_outp0/clk
    SLICE_X37Y53         FDRE                                         r  dsp_outp0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dsp_outp0/out_reg[15]/Q
                         net (fo=1, routed)           0.099     0.650    v0/out_reg[15]_1
    SLICE_X39Y54         FDRE                                         r  v0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    v0/clk
    SLICE_X39Y54         FDRE                                         r  v0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    j0/clk
    SLICE_X43Y57         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.120     0.672    j0/Q[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I2_O)        0.048     0.720 r  j0/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.720    j0/j0_in[3]
    SLICE_X42Y57         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    j0/clk
    SLICE_X42Y57         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X37Y60         FDRE                                         r  C_i_j0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[27]/Q
                         net (fo=1, routed)           0.110     0.661    dsp_inp4/C_i_j0_out[27]
    SLICE_X37Y59         FDRE                                         r  dsp_inp4/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X37Y59         FDRE                                         r  dsp_inp4/out_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.070     0.502    dsp_inp4/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X37Y60         FDRE                                         r  C_i_j0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[25]/Q
                         net (fo=1, routed)           0.110     0.661    dsp_inp4/C_i_j0_out[25]
    SLICE_X37Y59         FDRE                                         r  dsp_inp4/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X37Y59         FDRE                                         r  dsp_inp4/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.066     0.498    dsp_inp4/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    j0/clk
    SLICE_X43Y57         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.120     0.672    j0/Q[0]
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  j0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.717    j0/j0_in[2]
    SLICE_X42Y57         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    j0/clk
    SLICE_X42Y57         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.120     0.552    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dsp_outp1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    dsp_outp1/clk
    SLICE_X37Y48         FDRE                                         r  dsp_outp1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dsp_outp1/out_reg[6]/Q
                         net (fo=1, routed)           0.116     0.667    dsp_inp0/dsp_outp1_out[6]
    SLICE_X37Y48         FDRE                                         r  dsp_inp0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp0/clk
    SLICE_X37Y48         FDRE                                         r  dsp_inp0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    dsp_inp0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dsp_outp0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    dsp_outp0/clk
    SLICE_X41Y53         FDRE                                         r  dsp_outp0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dsp_outp0/out_reg[10]/Q
                         net (fo=1, routed)           0.118     0.669    v0/out_reg[10]_1
    SLICE_X40Y53         FDRE                                         r  v0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    v0/clk
    SLICE_X40Y53         FDRE                                         r  v0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    j0/clk
    SLICE_X43Y57         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.124     0.676    j0/Q[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.721 r  j0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.721    j0/j0_in[1]
    SLICE_X42Y57         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    j0/clk
    SLICE_X42Y57         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X37Y63         FDRE                                         r  C_i_j0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[28]/Q
                         net (fo=1, routed)           0.139     0.690    dsp_inp4/C_i_j0_out[28]
    SLICE_X36Y63         FDRE                                         r  dsp_inp4/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X36Y63         FDRE                                         r  dsp_inp4/out_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.086     0.518    dsp_inp4/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dsp_inp4/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X37Y63         FDRE                                         r  C_i_j0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[29]/Q
                         net (fo=1, routed)           0.116     0.667    dsp_inp4/C_i_j0_out[29]
    SLICE_X36Y63         FDRE                                         r  dsp_inp4/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=512, unset)          0.432     0.432    dsp_inp4/clk
    SLICE_X36Y63         FDRE                                         r  dsp_inp4/out_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.063     0.495    dsp_inp4/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y56  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y58  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y59  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y56  C_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y58  C_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y58  C_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y58  C_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y58  C_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y60  C_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y57  C_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y56  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y59  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y56  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y60  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y57  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y56  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y59  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y56  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y58  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y60  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y57  C_i_j0/out_reg[18]/C



