
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402068 <.init>:
  402068:	stp	x29, x30, [sp, #-16]!
  40206c:	mov	x29, sp
  402070:	bl	402790 <ferror@plt+0x60>
  402074:	ldp	x29, x30, [sp], #16
  402078:	ret

Disassembly of section .plt:

0000000000402080 <memcpy@plt-0x20>:
  402080:	stp	x16, x30, [sp, #-16]!
  402084:	adrp	x16, 436000 <ferror@plt+0x338d0>
  402088:	ldr	x17, [x16, #4088]
  40208c:	add	x16, x16, #0xff8
  402090:	br	x17
  402094:	nop
  402098:	nop
  40209c:	nop

00000000004020a0 <memcpy@plt>:
  4020a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4020a4:	ldr	x17, [x16]
  4020a8:	add	x16, x16, #0x0
  4020ac:	br	x17

00000000004020b0 <memmove@plt>:
  4020b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4020b4:	ldr	x17, [x16, #8]
  4020b8:	add	x16, x16, #0x8
  4020bc:	br	x17

00000000004020c0 <gzclose@plt>:
  4020c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4020c4:	ldr	x17, [x16, #16]
  4020c8:	add	x16, x16, #0x10
  4020cc:	br	x17

00000000004020d0 <strtok@plt>:
  4020d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4020d4:	ldr	x17, [x16, #24]
  4020d8:	add	x16, x16, #0x18
  4020dc:	br	x17

00000000004020e0 <strlen@plt>:
  4020e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4020e4:	ldr	x17, [x16, #32]
  4020e8:	add	x16, x16, #0x20
  4020ec:	br	x17

00000000004020f0 <fputs@plt>:
  4020f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4020f4:	ldr	x17, [x16, #40]
  4020f8:	add	x16, x16, #0x28
  4020fc:	br	x17

0000000000402100 <syslog@plt>:
  402100:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402104:	ldr	x17, [x16, #48]
  402108:	add	x16, x16, #0x30
  40210c:	br	x17

0000000000402110 <exit@plt>:
  402110:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402114:	ldr	x17, [x16, #56]
  402118:	add	x16, x16, #0x38
  40211c:	br	x17

0000000000402120 <htonl@plt>:
  402120:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402124:	ldr	x17, [x16, #64]
  402128:	add	x16, x16, #0x40
  40212c:	br	x17

0000000000402130 <lzma_code@plt>:
  402130:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402134:	ldr	x17, [x16, #72]
  402138:	add	x16, x16, #0x48
  40213c:	br	x17

0000000000402140 <strnlen@plt>:
  402140:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402144:	ldr	x17, [x16, #80]
  402148:	add	x16, x16, #0x50
  40214c:	br	x17

0000000000402150 <secure_getenv@plt>:
  402150:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402154:	ldr	x17, [x16, #88]
  402158:	add	x16, x16, #0x58
  40215c:	br	x17

0000000000402160 <ntohl@plt>:
  402160:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402164:	ldr	x17, [x16, #96]
  402168:	add	x16, x16, #0x60
  40216c:	br	x17

0000000000402170 <setenv@plt>:
  402170:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402174:	ldr	x17, [x16, #104]
  402178:	add	x16, x16, #0x68
  40217c:	br	x17

0000000000402180 <ftell@plt>:
  402180:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402184:	ldr	x17, [x16, #112]
  402188:	add	x16, x16, #0x70
  40218c:	br	x17

0000000000402190 <sprintf@plt>:
  402190:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402194:	ldr	x17, [x16, #120]
  402198:	add	x16, x16, #0x78
  40219c:	br	x17

00000000004021a0 <putc@plt>:
  4021a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4021a4:	ldr	x17, [x16, #128]
  4021a8:	add	x16, x16, #0x80
  4021ac:	br	x17

00000000004021b0 <opendir@plt>:
  4021b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4021b4:	ldr	x17, [x16, #136]
  4021b8:	add	x16, x16, #0x88
  4021bc:	br	x17

00000000004021c0 <closelog@plt>:
  4021c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4021c4:	ldr	x17, [x16, #144]
  4021c8:	add	x16, x16, #0x90
  4021cc:	br	x17

00000000004021d0 <unlinkat@plt>:
  4021d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4021d4:	ldr	x17, [x16, #152]
  4021d8:	add	x16, x16, #0x98
  4021dc:	br	x17

00000000004021e0 <fputc@plt>:
  4021e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4021e4:	ldr	x17, [x16, #160]
  4021e8:	add	x16, x16, #0xa0
  4021ec:	br	x17

00000000004021f0 <qsort@plt>:
  4021f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4021f4:	ldr	x17, [x16, #168]
  4021f8:	add	x16, x16, #0xa8
  4021fc:	br	x17

0000000000402200 <asprintf@plt>:
  402200:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402204:	ldr	x17, [x16, #176]
  402208:	add	x16, x16, #0xb0
  40220c:	br	x17

0000000000402210 <gzdopen@plt>:
  402210:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402214:	ldr	x17, [x16, #184]
  402218:	add	x16, x16, #0xb8
  40221c:	br	x17

0000000000402220 <lseek@plt>:
  402220:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402224:	ldr	x17, [x16, #192]
  402228:	add	x16, x16, #0xc0
  40222c:	br	x17

0000000000402230 <snprintf@plt>:
  402230:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402234:	ldr	x17, [x16, #200]
  402238:	add	x16, x16, #0xc8
  40223c:	br	x17

0000000000402240 <fclose@plt>:
  402240:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402244:	ldr	x17, [x16, #208]
  402248:	add	x16, x16, #0xd0
  40224c:	br	x17

0000000000402250 <getpid@plt>:
  402250:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402254:	ldr	x17, [x16, #216]
  402258:	add	x16, x16, #0xd8
  40225c:	br	x17

0000000000402260 <strtok_r@plt>:
  402260:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402264:	ldr	x17, [x16, #224]
  402268:	add	x16, x16, #0xe0
  40226c:	br	x17

0000000000402270 <fopen@plt>:
  402270:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402274:	ldr	x17, [x16, #232]
  402278:	add	x16, x16, #0xe8
  40227c:	br	x17

0000000000402280 <malloc@plt>:
  402280:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402284:	ldr	x17, [x16, #240]
  402288:	add	x16, x16, #0xf0
  40228c:	br	x17

0000000000402290 <open@plt>:
  402290:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402294:	ldr	x17, [x16, #248]
  402298:	add	x16, x16, #0xf8
  40229c:	br	x17

00000000004022a0 <strncmp@plt>:
  4022a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4022a4:	ldr	x17, [x16, #256]
  4022a8:	add	x16, x16, #0x100
  4022ac:	br	x17

00000000004022b0 <__libc_start_main@plt>:
  4022b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4022b4:	ldr	x17, [x16, #264]
  4022b8:	add	x16, x16, #0x108
  4022bc:	br	x17

00000000004022c0 <memset@plt>:
  4022c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4022c4:	ldr	x17, [x16, #272]
  4022c8:	add	x16, x16, #0x110
  4022cc:	br	x17

00000000004022d0 <fdopen@plt>:
  4022d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4022d4:	ldr	x17, [x16, #280]
  4022d8:	add	x16, x16, #0x118
  4022dc:	br	x17

00000000004022e0 <gettimeofday@plt>:
  4022e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4022e4:	ldr	x17, [x16, #288]
  4022e8:	add	x16, x16, #0x120
  4022ec:	br	x17

00000000004022f0 <calloc@plt>:
  4022f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4022f4:	ldr	x17, [x16, #296]
  4022f8:	add	x16, x16, #0x128
  4022fc:	br	x17

0000000000402300 <bsearch@plt>:
  402300:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402304:	ldr	x17, [x16, #304]
  402308:	add	x16, x16, #0x130
  40230c:	br	x17

0000000000402310 <readdir@plt>:
  402310:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402314:	ldr	x17, [x16, #312]
  402318:	add	x16, x16, #0x138
  40231c:	br	x17

0000000000402320 <realloc@plt>:
  402320:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402324:	ldr	x17, [x16, #320]
  402328:	add	x16, x16, #0x140
  40232c:	br	x17

0000000000402330 <system@plt>:
  402330:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402334:	ldr	x17, [x16, #328]
  402338:	add	x16, x16, #0x148
  40233c:	br	x17

0000000000402340 <strdup@plt>:
  402340:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402344:	ldr	x17, [x16, #336]
  402348:	add	x16, x16, #0x150
  40234c:	br	x17

0000000000402350 <closedir@plt>:
  402350:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402354:	ldr	x17, [x16, #344]
  402358:	add	x16, x16, #0x158
  40235c:	br	x17

0000000000402360 <getc_unlocked@plt>:
  402360:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402364:	ldr	x17, [x16, #352]
  402368:	add	x16, x16, #0x160
  40236c:	br	x17

0000000000402370 <strerror@plt>:
  402370:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402374:	ldr	x17, [x16, #360]
  402378:	add	x16, x16, #0x168
  40237c:	br	x17

0000000000402380 <close@plt>:
  402380:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402384:	ldr	x17, [x16, #368]
  402388:	add	x16, x16, #0x170
  40238c:	br	x17

0000000000402390 <gzread@plt>:
  402390:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402394:	ldr	x17, [x16, #376]
  402398:	add	x16, x16, #0x178
  40239c:	br	x17

00000000004023a0 <strrchr@plt>:
  4023a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4023a4:	ldr	x17, [x16, #384]
  4023a8:	add	x16, x16, #0x180
  4023ac:	br	x17

00000000004023b0 <__gmon_start__@plt>:
  4023b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4023b4:	ldr	x17, [x16, #392]
  4023b8:	add	x16, x16, #0x188
  4023bc:	br	x17

00000000004023c0 <fdopendir@plt>:
  4023c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4023c4:	ldr	x17, [x16, #400]
  4023c8:	add	x16, x16, #0x190
  4023cc:	br	x17

00000000004023d0 <write@plt>:
  4023d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4023d4:	ldr	x17, [x16, #408]
  4023d8:	add	x16, x16, #0x198
  4023dc:	br	x17

00000000004023e0 <fseek@plt>:
  4023e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4023e4:	ldr	x17, [x16, #416]
  4023e8:	add	x16, x16, #0x1a0
  4023ec:	br	x17

00000000004023f0 <abort@plt>:
  4023f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4023f4:	ldr	x17, [x16, #424]
  4023f8:	add	x16, x16, #0x1a8
  4023fc:	br	x17

0000000000402400 <openlog@plt>:
  402400:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402404:	ldr	x17, [x16, #432]
  402408:	add	x16, x16, #0x1b0
  40240c:	br	x17

0000000000402410 <puts@plt>:
  402410:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402414:	ldr	x17, [x16, #440]
  402418:	add	x16, x16, #0x1b8
  40241c:	br	x17

0000000000402420 <lzma_stream_decoder@plt>:
  402420:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402424:	ldr	x17, [x16, #448]
  402428:	add	x16, x16, #0x1c0
  40242c:	br	x17

0000000000402430 <memcmp@plt>:
  402430:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402434:	ldr	x17, [x16, #456]
  402438:	add	x16, x16, #0x1c8
  40243c:	br	x17

0000000000402440 <strsep@plt>:
  402440:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402444:	ldr	x17, [x16, #464]
  402448:	add	x16, x16, #0x1d0
  40244c:	br	x17

0000000000402450 <getopt_long@plt>:
  402450:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402454:	ldr	x17, [x16, #472]
  402458:	add	x16, x16, #0x1d8
  40245c:	br	x17

0000000000402460 <lzma_end@plt>:
  402460:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402464:	ldr	x17, [x16, #480]
  402468:	add	x16, x16, #0x1e0
  40246c:	br	x17

0000000000402470 <strcmp@plt>:
  402470:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402474:	ldr	x17, [x16, #488]
  402478:	add	x16, x16, #0x1e8
  40247c:	br	x17

0000000000402480 <basename@plt>:
  402480:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402484:	ldr	x17, [x16, #496]
  402488:	add	x16, x16, #0x1f0
  40248c:	br	x17

0000000000402490 <__ctype_b_loc@plt>:
  402490:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402494:	ldr	x17, [x16, #504]
  402498:	add	x16, x16, #0x1f8
  40249c:	br	x17

00000000004024a0 <mmap@plt>:
  4024a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4024a4:	ldr	x17, [x16, #512]
  4024a8:	add	x16, x16, #0x200
  4024ac:	br	x17

00000000004024b0 <strtol@plt>:
  4024b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4024b4:	ldr	x17, [x16, #520]
  4024b8:	add	x16, x16, #0x208
  4024bc:	br	x17

00000000004024c0 <fread@plt>:
  4024c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4024c4:	ldr	x17, [x16, #528]
  4024c8:	add	x16, x16, #0x210
  4024cc:	br	x17

00000000004024d0 <gzerror@plt>:
  4024d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4024d4:	ldr	x17, [x16, #536]
  4024d8:	add	x16, x16, #0x218
  4024dc:	br	x17

00000000004024e0 <free@plt>:
  4024e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4024e4:	ldr	x17, [x16, #544]
  4024e8:	add	x16, x16, #0x220
  4024ec:	br	x17

00000000004024f0 <renameat@plt>:
  4024f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4024f4:	ldr	x17, [x16, #552]
  4024f8:	add	x16, x16, #0x228
  4024fc:	br	x17

0000000000402500 <vasprintf@plt>:
  402500:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402504:	ldr	x17, [x16, #560]
  402508:	add	x16, x16, #0x230
  40250c:	br	x17

0000000000402510 <strchr@plt>:
  402510:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402514:	ldr	x17, [x16, #568]
  402518:	add	x16, x16, #0x238
  40251c:	br	x17

0000000000402520 <strtoull@plt>:
  402520:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402524:	ldr	x17, [x16, #576]
  402528:	add	x16, x16, #0x240
  40252c:	br	x17

0000000000402530 <init_module@plt>:
  402530:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402534:	ldr	x17, [x16, #584]
  402538:	add	x16, x16, #0x248
  40253c:	br	x17

0000000000402540 <fwrite@plt>:
  402540:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402544:	ldr	x17, [x16, #592]
  402548:	add	x16, x16, #0x250
  40254c:	br	x17

0000000000402550 <fnmatch@plt>:
  402550:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402554:	ldr	x17, [x16, #600]
  402558:	add	x16, x16, #0x258
  40255c:	br	x17

0000000000402560 <munmap@plt>:
  402560:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402564:	ldr	x17, [x16, #608]
  402568:	add	x16, x16, #0x260
  40256c:	br	x17

0000000000402570 <fflush@plt>:
  402570:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402574:	ldr	x17, [x16, #616]
  402578:	add	x16, x16, #0x268
  40257c:	br	x17

0000000000402580 <strcpy@plt>:
  402580:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402584:	ldr	x17, [x16, #624]
  402588:	add	x16, x16, #0x270
  40258c:	br	x17

0000000000402590 <dirfd@plt>:
  402590:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402594:	ldr	x17, [x16, #632]
  402598:	add	x16, x16, #0x278
  40259c:	br	x17

00000000004025a0 <unsetenv@plt>:
  4025a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4025a4:	ldr	x17, [x16, #640]
  4025a8:	add	x16, x16, #0x280
  4025ac:	br	x17

00000000004025b0 <get_current_dir_name@plt>:
  4025b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4025b4:	ldr	x17, [x16, #648]
  4025b8:	add	x16, x16, #0x288
  4025bc:	br	x17

00000000004025c0 <read@plt>:
  4025c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4025c4:	ldr	x17, [x16, #656]
  4025c8:	add	x16, x16, #0x290
  4025cc:	br	x17

00000000004025d0 <__fxstat@plt>:
  4025d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4025d4:	ldr	x17, [x16, #664]
  4025d8:	add	x16, x16, #0x298
  4025dc:	br	x17

00000000004025e0 <strstr@plt>:
  4025e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4025e4:	ldr	x17, [x16, #672]
  4025e8:	add	x16, x16, #0x2a0
  4025ec:	br	x17

00000000004025f0 <__isoc99_sscanf@plt>:
  4025f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4025f4:	ldr	x17, [x16, #680]
  4025f8:	add	x16, x16, #0x2a8
  4025fc:	br	x17

0000000000402600 <regexec@plt>:
  402600:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402604:	ldr	x17, [x16, #688]
  402608:	add	x16, x16, #0x2b0
  40260c:	br	x17

0000000000402610 <regfree@plt>:
  402610:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402614:	ldr	x17, [x16, #696]
  402618:	add	x16, x16, #0x2b8
  40261c:	br	x17

0000000000402620 <regcomp@plt>:
  402620:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402624:	ldr	x17, [x16, #704]
  402628:	add	x16, x16, #0x2c0
  40262c:	br	x17

0000000000402630 <strcspn@plt>:
  402630:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402634:	ldr	x17, [x16, #712]
  402638:	add	x16, x16, #0x2c8
  40263c:	br	x17

0000000000402640 <vfprintf@plt>:
  402640:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402644:	ldr	x17, [x16, #720]
  402648:	add	x16, x16, #0x2d0
  40264c:	br	x17

0000000000402650 <openat@plt>:
  402650:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402654:	ldr	x17, [x16, #728]
  402658:	add	x16, x16, #0x2d8
  40265c:	br	x17

0000000000402660 <printf@plt>:
  402660:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402664:	ldr	x17, [x16, #736]
  402668:	add	x16, x16, #0x2e0
  40266c:	br	x17

0000000000402670 <__assert_fail@plt>:
  402670:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402674:	ldr	x17, [x16, #744]
  402678:	add	x16, x16, #0x2e8
  40267c:	br	x17

0000000000402680 <__errno_location@plt>:
  402680:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402684:	ldr	x17, [x16, #752]
  402688:	add	x16, x16, #0x2f0
  40268c:	br	x17

0000000000402690 <uname@plt>:
  402690:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402694:	ldr	x17, [x16, #760]
  402698:	add	x16, x16, #0x2f8
  40269c:	br	x17

00000000004026a0 <getenv@plt>:
  4026a0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4026a4:	ldr	x17, [x16, #768]
  4026a8:	add	x16, x16, #0x300
  4026ac:	br	x17

00000000004026b0 <putchar@plt>:
  4026b0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4026b4:	ldr	x17, [x16, #776]
  4026b8:	add	x16, x16, #0x308
  4026bc:	br	x17

00000000004026c0 <__xstat@plt>:
  4026c0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4026c4:	ldr	x17, [x16, #784]
  4026c8:	add	x16, x16, #0x310
  4026cc:	br	x17

00000000004026d0 <syscall@plt>:
  4026d0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4026d4:	ldr	x17, [x16, #792]
  4026d8:	add	x16, x16, #0x318
  4026dc:	br	x17

00000000004026e0 <mkdir@plt>:
  4026e0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4026e4:	ldr	x17, [x16, #800]
  4026e8:	add	x16, x16, #0x320
  4026ec:	br	x17

00000000004026f0 <fprintf@plt>:
  4026f0:	adrp	x16, 437000 <ferror@plt+0x348d0>
  4026f4:	ldr	x17, [x16, #808]
  4026f8:	add	x16, x16, #0x328
  4026fc:	br	x17

0000000000402700 <fgets@plt>:
  402700:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402704:	ldr	x17, [x16, #816]
  402708:	add	x16, x16, #0x330
  40270c:	br	x17

0000000000402710 <delete_module@plt>:
  402710:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402714:	ldr	x17, [x16, #824]
  402718:	add	x16, x16, #0x338
  40271c:	br	x17

0000000000402720 <__fxstatat@plt>:
  402720:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402724:	ldr	x17, [x16, #832]
  402728:	add	x16, x16, #0x340
  40272c:	br	x17

0000000000402730 <ferror@plt>:
  402730:	adrp	x16, 437000 <ferror@plt+0x348d0>
  402734:	ldr	x17, [x16, #840]
  402738:	add	x16, x16, #0x348
  40273c:	br	x17

Disassembly of section .text:

0000000000402740 <.text>:
  402740:	mov	x29, #0x0                   	// #0
  402744:	mov	x30, #0x0                   	// #0
  402748:	mov	x5, x0
  40274c:	ldr	x1, [sp]
  402750:	add	x2, sp, #0x8
  402754:	mov	x6, sp
  402758:	movz	x0, #0x0, lsl #48
  40275c:	movk	x0, #0x0, lsl #32
  402760:	movk	x0, #0x40, lsl #16
  402764:	movk	x0, #0x284c
  402768:	movz	x3, #0x0, lsl #48
  40276c:	movk	x3, #0x0, lsl #32
  402770:	movk	x3, #0x42, lsl #16
  402774:	movk	x3, #0x5b8
  402778:	movz	x4, #0x0, lsl #48
  40277c:	movk	x4, #0x0, lsl #32
  402780:	movk	x4, #0x42, lsl #16
  402784:	movk	x4, #0x638
  402788:	bl	4022b0 <__libc_start_main@plt>
  40278c:	bl	4023f0 <abort@plt>
  402790:	adrp	x0, 436000 <ferror@plt+0x338d0>
  402794:	ldr	x0, [x0, #4064]
  402798:	cbz	x0, 4027a0 <ferror@plt+0x70>
  40279c:	b	4023b0 <__gmon_start__@plt>
  4027a0:	ret
  4027a4:	nop
  4027a8:	adrp	x0, 437000 <ferror@plt+0x348d0>
  4027ac:	add	x0, x0, #0x458
  4027b0:	adrp	x1, 437000 <ferror@plt+0x348d0>
  4027b4:	add	x1, x1, #0x458
  4027b8:	cmp	x1, x0
  4027bc:	b.eq	4027d4 <ferror@plt+0xa4>  // b.none
  4027c0:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4027c4:	ldr	x1, [x1, #1680]
  4027c8:	cbz	x1, 4027d4 <ferror@plt+0xa4>
  4027cc:	mov	x16, x1
  4027d0:	br	x16
  4027d4:	ret
  4027d8:	adrp	x0, 437000 <ferror@plt+0x348d0>
  4027dc:	add	x0, x0, #0x458
  4027e0:	adrp	x1, 437000 <ferror@plt+0x348d0>
  4027e4:	add	x1, x1, #0x458
  4027e8:	sub	x1, x1, x0
  4027ec:	lsr	x2, x1, #63
  4027f0:	add	x1, x2, x1, asr #3
  4027f4:	cmp	xzr, x1, asr #1
  4027f8:	asr	x1, x1, #1
  4027fc:	b.eq	402814 <ferror@plt+0xe4>  // b.none
  402800:	adrp	x2, 420000 <ferror@plt+0x1d8d0>
  402804:	ldr	x2, [x2, #1688]
  402808:	cbz	x2, 402814 <ferror@plt+0xe4>
  40280c:	mov	x16, x2
  402810:	br	x16
  402814:	ret
  402818:	stp	x29, x30, [sp, #-32]!
  40281c:	mov	x29, sp
  402820:	str	x19, [sp, #16]
  402824:	adrp	x19, 437000 <ferror@plt+0x348d0>
  402828:	ldrb	w0, [x19, #1152]
  40282c:	cbnz	w0, 40283c <ferror@plt+0x10c>
  402830:	bl	4027a8 <ferror@plt+0x78>
  402834:	mov	w0, #0x1                   	// #1
  402838:	strb	w0, [x19, #1152]
  40283c:	ldr	x19, [sp, #16]
  402840:	ldp	x29, x30, [sp], #32
  402844:	ret
  402848:	b	4027d8 <ferror@plt+0xa8>
  40284c:	sub	sp, sp, #0x30
  402850:	stp	x29, x30, [sp, #32]
  402854:	add	x29, sp, #0x20
  402858:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40285c:	add	x8, x8, #0x478
  402860:	adrp	x9, 420000 <ferror@plt+0x1d8d0>
  402864:	add	x9, x9, #0x6a0
  402868:	stur	wzr, [x29, #-4]
  40286c:	stur	w0, [x29, #-8]
  402870:	str	x1, [sp, #16]
  402874:	ldr	x0, [x8]
  402878:	mov	x1, x9
  40287c:	bl	402470 <strcmp@plt>
  402880:	cbnz	w0, 402898 <ferror@plt+0x168>
  402884:	ldur	w0, [x29, #-8]
  402888:	ldr	x1, [sp, #16]
  40288c:	bl	4028b8 <ferror@plt+0x188>
  402890:	str	w0, [sp, #12]
  402894:	b	4028a8 <ferror@plt+0x178>
  402898:	ldur	w0, [x29, #-8]
  40289c:	ldr	x1, [sp, #16]
  4028a0:	bl	402b18 <ferror@plt+0x3e8>
  4028a4:	str	w0, [sp, #12]
  4028a8:	ldr	w0, [sp, #12]
  4028ac:	ldp	x29, x30, [sp, #32]
  4028b0:	add	sp, sp, #0x30
  4028b4:	ret
  4028b8:	sub	sp, sp, #0x50
  4028bc:	stp	x29, x30, [sp, #64]
  4028c0:	add	x29, sp, #0x40
  4028c4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4028c8:	add	x8, x8, #0x458
  4028cc:	stur	w0, [x29, #-8]
  4028d0:	stur	x1, [x29, #-16]
  4028d4:	stur	wzr, [x29, #-28]
  4028d8:	str	x8, [sp, #8]
  4028dc:	ldur	w0, [x29, #-8]
  4028e0:	ldur	x1, [x29, #-16]
  4028e4:	adrp	x2, 420000 <ferror@plt+0x1d8d0>
  4028e8:	add	x2, x2, #0x84b
  4028ec:	adrp	x3, 420000 <ferror@plt+0x1d8d0>
  4028f0:	add	x3, x3, #0x850
  4028f4:	mov	x8, xzr
  4028f8:	mov	x4, x8
  4028fc:	bl	402450 <getopt_long@plt>
  402900:	str	w0, [sp, #20]
  402904:	ldr	w9, [sp, #20]
  402908:	mov	w10, #0xffffffff            	// #-1
  40290c:	cmp	w9, w10
  402910:	b.ne	402918 <ferror@plt+0x1e8>  // b.any
  402914:	b	4029bc <ferror@plt+0x28c>
  402918:	ldr	w8, [sp, #20]
  40291c:	cmp	w8, #0x3f
  402920:	str	w8, [sp, #4]
  402924:	b.eq	40298c <ferror@plt+0x25c>  // b.none
  402928:	b	40292c <ferror@plt+0x1fc>
  40292c:	ldr	w8, [sp, #4]
  402930:	cmp	w8, #0x56
  402934:	b.eq	402968 <ferror@plt+0x238>  // b.none
  402938:	b	40293c <ferror@plt+0x20c>
  40293c:	ldr	w8, [sp, #4]
  402940:	cmp	w8, #0x68
  402944:	cset	w9, eq  // eq = none
  402948:	eor	w9, w9, #0x1
  40294c:	tbnz	w9, #0, 402998 <ferror@plt+0x268>
  402950:	b	402954 <ferror@plt+0x224>
  402954:	ldur	w0, [x29, #-8]
  402958:	ldur	x1, [x29, #-16]
  40295c:	bl	402be0 <ferror@plt+0x4b0>
  402960:	stur	wzr, [x29, #-4]
  402964:	b	402b08 <ferror@plt+0x3d8>
  402968:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  40296c:	add	x0, x0, #0x6a5
  402970:	bl	402410 <puts@plt>
  402974:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  402978:	add	x8, x8, #0x6b5
  40297c:	mov	x0, x8
  402980:	bl	402410 <puts@plt>
  402984:	stur	wzr, [x29, #-4]
  402988:	b	402b08 <ferror@plt+0x3d8>
  40298c:	mov	w8, #0x1                   	// #1
  402990:	stur	w8, [x29, #-4]
  402994:	b	402b08 <ferror@plt+0x3d8>
  402998:	ldr	x8, [sp, #8]
  40299c:	ldr	x0, [x8]
  4029a0:	ldr	w2, [sp, #20]
  4029a4:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4029a8:	add	x1, x1, #0x6d6
  4029ac:	bl	4026f0 <fprintf@plt>
  4029b0:	mov	w9, #0x1                   	// #1
  4029b4:	stur	w9, [x29, #-4]
  4029b8:	b	402b08 <ferror@plt+0x3d8>
  4029bc:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4029c0:	add	x8, x8, #0x468
  4029c4:	ldr	w9, [x8]
  4029c8:	ldur	w10, [x29, #-8]
  4029cc:	cmp	w9, w10
  4029d0:	b.lt	4029ec <ferror@plt+0x2bc>  // b.tstop
  4029d4:	ldr	x8, [sp, #8]
  4029d8:	ldr	x1, [x8]
  4029dc:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  4029e0:	add	x0, x0, #0x703
  4029e4:	bl	4020f0 <fputs@plt>
  4029e8:	b	402af4 <ferror@plt+0x3c4>
  4029ec:	ldur	x8, [x29, #-16]
  4029f0:	adrp	x9, 437000 <ferror@plt+0x348d0>
  4029f4:	add	x9, x9, #0x468
  4029f8:	ldrsw	x9, [x9]
  4029fc:	mov	x10, #0x8                   	// #8
  402a00:	mul	x9, x10, x9
  402a04:	add	x8, x8, x9
  402a08:	ldr	x8, [x8]
  402a0c:	stur	x8, [x29, #-24]
  402a10:	str	xzr, [sp, #24]
  402a14:	mov	w11, #0xffffffea            	// #-22
  402a18:	stur	w11, [x29, #-28]
  402a1c:	ldr	x8, [sp, #24]
  402a20:	str	wzr, [sp, #16]
  402a24:	ldrsw	x9, [sp, #16]
  402a28:	add	x9, x9, #0x3
  402a2c:	cmp	x8, x9
  402a30:	b.cs	402abc <ferror@plt+0x38c>  // b.hs, b.nlast
  402a34:	ldr	x8, [sp, #24]
  402a38:	mov	x9, #0x8                   	// #8
  402a3c:	mul	x8, x9, x8
  402a40:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402a44:	add	x9, x9, #0x350
  402a48:	add	x8, x9, x8
  402a4c:	ldr	x8, [x8]
  402a50:	ldr	x0, [x8]
  402a54:	ldur	x1, [x29, #-24]
  402a58:	bl	402470 <strcmp@plt>
  402a5c:	cbnz	w0, 402aac <ferror@plt+0x37c>
  402a60:	ldr	x8, [sp, #24]
  402a64:	mov	x9, #0x8                   	// #8
  402a68:	mul	x8, x9, x8
  402a6c:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402a70:	add	x9, x9, #0x350
  402a74:	add	x8, x9, x8
  402a78:	ldr	x8, [x8]
  402a7c:	ldr	x8, [x8, #8]
  402a80:	ldur	w10, [x29, #-8]
  402a84:	subs	w10, w10, #0x1
  402a88:	stur	w10, [x29, #-8]
  402a8c:	ldur	x9, [x29, #-16]
  402a90:	add	x9, x9, #0x8
  402a94:	stur	x9, [x29, #-16]
  402a98:	mov	w0, w10
  402a9c:	mov	x1, x9
  402aa0:	blr	x8
  402aa4:	stur	w0, [x29, #-28]
  402aa8:	b	402abc <ferror@plt+0x38c>
  402aac:	ldr	x8, [sp, #24]
  402ab0:	add	x8, x8, #0x1
  402ab4:	str	x8, [sp, #24]
  402ab8:	b	402a1c <ferror@plt+0x2ec>
  402abc:	ldur	w8, [x29, #-28]
  402ac0:	cmp	w8, #0x0
  402ac4:	cset	w8, ge  // ge = tcont
  402ac8:	tbnz	w8, #0, 402ae8 <ferror@plt+0x3b8>
  402acc:	ldr	x8, [sp, #8]
  402ad0:	ldr	x0, [x8]
  402ad4:	ldur	x2, [x29, #-24]
  402ad8:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  402adc:	add	x1, x1, #0x714
  402ae0:	bl	4026f0 <fprintf@plt>
  402ae4:	b	402af4 <ferror@plt+0x3c4>
  402ae8:	ldur	w8, [x29, #-28]
  402aec:	stur	w8, [x29, #-4]
  402af0:	b	402b08 <ferror@plt+0x3d8>
  402af4:	ldur	w0, [x29, #-8]
  402af8:	ldur	x1, [x29, #-16]
  402afc:	bl	402be0 <ferror@plt+0x4b0>
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	stur	w8, [x29, #-4]
  402b08:	ldur	w0, [x29, #-4]
  402b0c:	ldp	x29, x30, [sp, #64]
  402b10:	add	sp, sp, #0x50
  402b14:	ret
  402b18:	sub	sp, sp, #0x40
  402b1c:	stp	x29, x30, [sp, #48]
  402b20:	add	x29, sp, #0x30
  402b24:	stur	w0, [x29, #-8]
  402b28:	stur	x1, [x29, #-16]
  402b2c:	ldur	x8, [x29, #-16]
  402b30:	ldr	x0, [x8]
  402b34:	bl	402480 <basename@plt>
  402b38:	str	x0, [sp, #24]
  402b3c:	str	xzr, [sp, #16]
  402b40:	ldr	x8, [sp, #16]
  402b44:	str	wzr, [sp, #12]
  402b48:	ldrsw	x9, [sp, #12]
  402b4c:	add	x9, x9, #0x6
  402b50:	cmp	x8, x9
  402b54:	b.cs	402bc8 <ferror@plt+0x498>  // b.hs, b.nlast
  402b58:	ldr	x8, [sp, #16]
  402b5c:	mov	x9, #0x8                   	// #8
  402b60:	mul	x8, x9, x8
  402b64:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402b68:	add	x9, x9, #0x368
  402b6c:	add	x8, x9, x8
  402b70:	ldr	x8, [x8]
  402b74:	ldr	x0, [x8]
  402b78:	ldr	x1, [sp, #24]
  402b7c:	bl	402470 <strcmp@plt>
  402b80:	cbnz	w0, 402bb8 <ferror@plt+0x488>
  402b84:	ldr	x8, [sp, #16]
  402b88:	mov	x9, #0x8                   	// #8
  402b8c:	mul	x8, x9, x8
  402b90:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402b94:	add	x9, x9, #0x368
  402b98:	add	x8, x9, x8
  402b9c:	ldr	x8, [x8]
  402ba0:	ldr	x8, [x8, #8]
  402ba4:	ldur	w0, [x29, #-8]
  402ba8:	ldur	x1, [x29, #-16]
  402bac:	blr	x8
  402bb0:	stur	w0, [x29, #-4]
  402bb4:	b	402bd0 <ferror@plt+0x4a0>
  402bb8:	ldr	x8, [sp, #16]
  402bbc:	add	x8, x8, #0x1
  402bc0:	str	x8, [sp, #16]
  402bc4:	b	402b40 <ferror@plt+0x410>
  402bc8:	mov	w8, #0xfffffffe            	// #-2
  402bcc:	stur	w8, [x29, #-4]
  402bd0:	ldur	w0, [x29, #-4]
  402bd4:	ldp	x29, x30, [sp, #48]
  402bd8:	add	sp, sp, #0x40
  402bdc:	ret
  402be0:	sub	sp, sp, #0x50
  402be4:	stp	x29, x30, [sp, #64]
  402be8:	add	x29, sp, #0x40
  402bec:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  402bf0:	add	x8, x8, #0x72f
  402bf4:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402bf8:	add	x9, x9, #0x368
  402bfc:	adrp	x10, 437000 <ferror@plt+0x348d0>
  402c00:	add	x10, x10, #0x350
  402c04:	stur	w0, [x29, #-4]
  402c08:	stur	x1, [x29, #-16]
  402c0c:	ldur	x11, [x29, #-16]
  402c10:	ldr	x0, [x11]
  402c14:	str	x8, [sp, #24]
  402c18:	str	x9, [sp, #16]
  402c1c:	str	x10, [sp, #8]
  402c20:	bl	402480 <basename@plt>
  402c24:	ldr	x8, [sp, #24]
  402c28:	str	x0, [sp]
  402c2c:	mov	x0, x8
  402c30:	ldr	x1, [sp]
  402c34:	bl	402660 <printf@plt>
  402c38:	stur	xzr, [x29, #-24]
  402c3c:	ldur	x8, [x29, #-24]
  402c40:	stur	wzr, [x29, #-28]
  402c44:	ldursw	x9, [x29, #-28]
  402c48:	add	x9, x9, #0x3
  402c4c:	cmp	x8, x9
  402c50:	b.cs	402cc0 <ferror@plt+0x590>  // b.hs, b.nlast
  402c54:	ldur	x8, [x29, #-24]
  402c58:	mov	x9, #0x8                   	// #8
  402c5c:	mul	x8, x9, x8
  402c60:	ldr	x9, [sp, #8]
  402c64:	add	x8, x9, x8
  402c68:	ldr	x8, [x8]
  402c6c:	ldr	x8, [x8, #16]
  402c70:	cbz	x8, 402cb0 <ferror@plt+0x580>
  402c74:	ldur	x8, [x29, #-24]
  402c78:	mov	x9, #0x8                   	// #8
  402c7c:	mul	x8, x9, x8
  402c80:	ldr	x10, [sp, #8]
  402c84:	add	x8, x10, x8
  402c88:	ldr	x8, [x8]
  402c8c:	ldr	x1, [x8]
  402c90:	ldur	x8, [x29, #-24]
  402c94:	mul	x8, x9, x8
  402c98:	add	x8, x10, x8
  402c9c:	ldr	x8, [x8]
  402ca0:	ldr	x2, [x8, #16]
  402ca4:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  402ca8:	add	x0, x0, #0x7ec
  402cac:	bl	402660 <printf@plt>
  402cb0:	ldur	x8, [x29, #-24]
  402cb4:	add	x8, x8, #0x1
  402cb8:	stur	x8, [x29, #-24]
  402cbc:	b	402c3c <ferror@plt+0x50c>
  402cc0:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  402cc4:	add	x0, x0, #0x7f8
  402cc8:	bl	402410 <puts@plt>
  402ccc:	stur	xzr, [x29, #-24]
  402cd0:	ldur	x8, [x29, #-24]
  402cd4:	str	wzr, [sp, #32]
  402cd8:	ldrsw	x9, [sp, #32]
  402cdc:	add	x9, x9, #0x6
  402ce0:	cmp	x8, x9
  402ce4:	b.cs	402d54 <ferror@plt+0x624>  // b.hs, b.nlast
  402ce8:	ldur	x8, [x29, #-24]
  402cec:	mov	x9, #0x8                   	// #8
  402cf0:	mul	x8, x9, x8
  402cf4:	ldr	x9, [sp, #16]
  402cf8:	add	x8, x9, x8
  402cfc:	ldr	x8, [x8]
  402d00:	ldr	x8, [x8, #16]
  402d04:	cbz	x8, 402d44 <ferror@plt+0x614>
  402d08:	ldur	x8, [x29, #-24]
  402d0c:	mov	x9, #0x8                   	// #8
  402d10:	mul	x8, x9, x8
  402d14:	ldr	x10, [sp, #16]
  402d18:	add	x8, x10, x8
  402d1c:	ldr	x8, [x8]
  402d20:	ldr	x1, [x8]
  402d24:	ldur	x8, [x29, #-24]
  402d28:	mul	x8, x9, x8
  402d2c:	add	x8, x10, x8
  402d30:	ldr	x8, [x8]
  402d34:	ldr	x2, [x8, #16]
  402d38:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  402d3c:	add	x0, x0, #0x7ec
  402d40:	bl	402660 <printf@plt>
  402d44:	ldur	x8, [x29, #-24]
  402d48:	add	x8, x8, #0x1
  402d4c:	stur	x8, [x29, #-24]
  402d50:	b	402cd0 <ferror@plt+0x5a0>
  402d54:	mov	w8, wzr
  402d58:	mov	w0, w8
  402d5c:	ldp	x29, x30, [sp, #64]
  402d60:	add	sp, sp, #0x50
  402d64:	ret
  402d68:	sub	sp, sp, #0xa0
  402d6c:	stp	x29, x30, [sp, #144]
  402d70:	add	x29, sp, #0x90
  402d74:	mov	x8, xzr
  402d78:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402d7c:	add	x9, x9, #0x458
  402d80:	stur	w0, [x29, #-8]
  402d84:	stur	x1, [x29, #-16]
  402d88:	stur	x8, [x29, #-32]
  402d8c:	ldur	w10, [x29, #-8]
  402d90:	cmp	w10, #0x1
  402d94:	str	x9, [sp, #16]
  402d98:	b.eq	402dc4 <ferror@plt+0x694>  // b.none
  402d9c:	ldr	x8, [sp, #16]
  402da0:	ldr	x0, [x8]
  402da4:	ldur	x9, [x29, #-16]
  402da8:	ldr	x2, [x9]
  402dac:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  402db0:	add	x1, x1, #0x901
  402db4:	bl	4026f0 <fprintf@plt>
  402db8:	mov	w10, #0x1                   	// #1
  402dbc:	stur	w10, [x29, #-4]
  402dc0:	b	402fb0 <ferror@plt+0x880>
  402dc4:	mov	x8, xzr
  402dc8:	mov	x0, x8
  402dcc:	sub	x1, x29, #0x20
  402dd0:	bl	410948 <ferror@plt+0xe218>
  402dd4:	stur	x0, [x29, #-24]
  402dd8:	ldur	x8, [x29, #-24]
  402ddc:	cbnz	x8, 402e00 <ferror@plt+0x6d0>
  402de0:	ldr	x8, [sp, #16]
  402de4:	ldr	x1, [x8]
  402de8:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  402dec:	add	x0, x0, #0x90c
  402df0:	bl	4020f0 <fputs@plt>
  402df4:	mov	w9, #0x1                   	// #1
  402df8:	stur	w9, [x29, #-4]
  402dfc:	b	402fb0 <ferror@plt+0x880>
  402e00:	ldur	x0, [x29, #-24]
  402e04:	sub	x1, x29, #0x28
  402e08:	bl	419d24 <ferror@plt+0x175f4>
  402e0c:	stur	w0, [x29, #-52]
  402e10:	ldur	w8, [x29, #-52]
  402e14:	cmp	w8, #0x0
  402e18:	cset	w8, ge  // ge = tcont
  402e1c:	tbnz	w8, #0, 402e74 <ferror@plt+0x744>
  402e20:	ldr	x8, [sp, #16]
  402e24:	ldr	x0, [x8]
  402e28:	ldur	w9, [x29, #-52]
  402e2c:	mov	w10, wzr
  402e30:	subs	w9, w10, w9
  402e34:	str	x0, [sp, #8]
  402e38:	mov	w0, w9
  402e3c:	bl	402370 <strerror@plt>
  402e40:	ldr	x8, [sp, #8]
  402e44:	str	x0, [sp]
  402e48:	mov	x0, x8
  402e4c:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  402e50:	add	x1, x1, #0x927
  402e54:	ldr	x2, [sp]
  402e58:	bl	4026f0 <fprintf@plt>
  402e5c:	ldur	x8, [x29, #-24]
  402e60:	mov	x0, x8
  402e64:	bl	410e20 <ferror@plt+0xe6f0>
  402e68:	mov	w9, #0x1                   	// #1
  402e6c:	stur	w9, [x29, #-4]
  402e70:	b	402fb0 <ferror@plt+0x880>
  402e74:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  402e78:	add	x0, x0, #0x951
  402e7c:	bl	402410 <puts@plt>
  402e80:	ldur	x8, [x29, #-40]
  402e84:	stur	x8, [x29, #-48]
  402e88:	ldur	x8, [x29, #-48]
  402e8c:	cbz	x8, 402f98 <ferror@plt+0x868>
  402e90:	ldur	x0, [x29, #-48]
  402e94:	bl	4184e4 <ferror@plt+0x15db4>
  402e98:	stur	x0, [x29, #-64]
  402e9c:	ldur	x0, [x29, #-64]
  402ea0:	bl	418528 <ferror@plt+0x15df8>
  402ea4:	str	x0, [sp, #72]
  402ea8:	ldur	x0, [x29, #-64]
  402eac:	bl	41a640 <ferror@plt+0x17f10>
  402eb0:	str	w0, [sp, #68]
  402eb4:	ldur	x0, [x29, #-64]
  402eb8:	bl	41a284 <ferror@plt+0x17b54>
  402ebc:	str	x0, [sp, #56]
  402ec0:	mov	w8, #0x1                   	// #1
  402ec4:	str	w8, [sp, #36]
  402ec8:	ldr	x1, [sp, #72]
  402ecc:	ldr	x2, [sp, #56]
  402ed0:	ldr	w3, [sp, #68]
  402ed4:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  402ed8:	add	x0, x0, #0x977
  402edc:	bl	402660 <printf@plt>
  402ee0:	ldur	x9, [x29, #-64]
  402ee4:	mov	x0, x9
  402ee8:	bl	41a7c4 <ferror@plt+0x18094>
  402eec:	str	x0, [sp, #48]
  402ef0:	ldr	x9, [sp, #48]
  402ef4:	str	x9, [sp, #40]
  402ef8:	ldr	x8, [sp, #40]
  402efc:	cbz	x8, 402f64 <ferror@plt+0x834>
  402f00:	ldr	x0, [sp, #40]
  402f04:	bl	4184e4 <ferror@plt+0x15db4>
  402f08:	str	x0, [sp, #24]
  402f0c:	ldr	w8, [sp, #36]
  402f10:	cbnz	w8, 402f20 <ferror@plt+0x7f0>
  402f14:	mov	w0, #0x2c                  	// #44
  402f18:	bl	4026b0 <putchar@plt>
  402f1c:	b	402f2c <ferror@plt+0x7fc>
  402f20:	mov	w0, #0x20                  	// #32
  402f24:	bl	4026b0 <putchar@plt>
  402f28:	str	wzr, [sp, #36]
  402f2c:	ldr	x0, [sp, #24]
  402f30:	bl	418528 <ferror@plt+0x15df8>
  402f34:	adrp	x8, 437000 <ferror@plt+0x348d0>
  402f38:	add	x8, x8, #0x470
  402f3c:	ldr	x1, [x8]
  402f40:	bl	4020f0 <fputs@plt>
  402f44:	ldr	x8, [sp, #24]
  402f48:	mov	x0, x8
  402f4c:	bl	417d28 <ferror@plt+0x155f8>
  402f50:	ldr	x0, [sp, #48]
  402f54:	ldr	x1, [sp, #40]
  402f58:	bl	4127ec <ferror@plt+0x100bc>
  402f5c:	str	x0, [sp, #40]
  402f60:	b	402ef8 <ferror@plt+0x7c8>
  402f64:	mov	w0, #0xa                   	// #10
  402f68:	bl	4026b0 <putchar@plt>
  402f6c:	ldr	x8, [sp, #48]
  402f70:	mov	x0, x8
  402f74:	bl	4177f8 <ferror@plt+0x150c8>
  402f78:	ldur	x8, [x29, #-64]
  402f7c:	mov	x0, x8
  402f80:	bl	417d28 <ferror@plt+0x155f8>
  402f84:	ldur	x0, [x29, #-40]
  402f88:	ldur	x1, [x29, #-48]
  402f8c:	bl	4127ec <ferror@plt+0x100bc>
  402f90:	stur	x0, [x29, #-48]
  402f94:	b	402e88 <ferror@plt+0x758>
  402f98:	ldur	x0, [x29, #-40]
  402f9c:	bl	4177f8 <ferror@plt+0x150c8>
  402fa0:	ldur	x8, [x29, #-24]
  402fa4:	mov	x0, x8
  402fa8:	bl	410e20 <ferror@plt+0xe6f0>
  402fac:	stur	wzr, [x29, #-4]
  402fb0:	ldur	w0, [x29, #-4]
  402fb4:	ldp	x29, x30, [sp, #144]
  402fb8:	add	sp, sp, #0xa0
  402fbc:	ret
  402fc0:	sub	sp, sp, #0x120
  402fc4:	stp	x29, x30, [sp, #256]
  402fc8:	str	x28, [sp, #272]
  402fcc:	add	x29, sp, #0x100
  402fd0:	mov	x8, xzr
  402fd4:	adrp	x9, 437000 <ferror@plt+0x348d0>
  402fd8:	add	x9, x9, #0x398
  402fdc:	stur	w0, [x29, #-8]
  402fe0:	stur	x1, [x29, #-16]
  402fe4:	stur	x8, [x29, #-32]
  402fe8:	stur	wzr, [x29, #-36]
  402fec:	stur	wzr, [x29, #-48]
  402ff0:	str	x9, [sp, #48]
  402ff4:	sub	x4, x29, #0x38
  402ff8:	stur	wzr, [x29, #-56]
  402ffc:	ldur	w0, [x29, #-8]
  403000:	ldur	x1, [x29, #-16]
  403004:	adrp	x2, 420000 <ferror@plt+0x1d8d0>
  403008:	add	x2, x2, #0xd18
  40300c:	adrp	x3, 420000 <ferror@plt+0x1d8d0>
  403010:	add	x3, x3, #0xd20
  403014:	bl	402450 <getopt_long@plt>
  403018:	stur	w0, [x29, #-52]
  40301c:	ldur	w8, [x29, #-52]
  403020:	mov	w9, #0xffffffff            	// #-1
  403024:	cmp	w8, w9
  403028:	b.ne	403030 <ferror@plt+0x900>  // b.any
  40302c:	b	4030fc <ferror@plt+0x9cc>
  403030:	ldur	w8, [x29, #-52]
  403034:	subs	w8, w8, #0x3f
  403038:	mov	w9, w8
  40303c:	ubfx	x9, x9, #0, #32
  403040:	cmp	x9, #0x37
  403044:	str	x9, [sp, #40]
  403048:	b.hi	4030d8 <ferror@plt+0x9a8>  // b.pmore
  40304c:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  403050:	add	x8, x8, #0x9b8
  403054:	ldr	x11, [sp, #40]
  403058:	ldrsw	x10, [x8, x11, lsl #2]
  40305c:	add	x9, x8, x10
  403060:	br	x9
  403064:	ldur	w8, [x29, #-36]
  403068:	orr	w8, w8, #0x200
  40306c:	stur	w8, [x29, #-36]
  403070:	b	4030f8 <ferror@plt+0x9c8>
  403074:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403078:	add	x8, x8, #0x484
  40307c:	mov	w9, #0x1                   	// #1
  403080:	str	w9, [x8]
  403084:	b	4030f8 <ferror@plt+0x9c8>
  403088:	ldr	x8, [sp, #48]
  40308c:	ldr	w9, [x8]
  403090:	add	w9, w9, #0x1
  403094:	str	w9, [x8]
  403098:	b	4030f8 <ferror@plt+0x9c8>
  40309c:	bl	40333c <ferror@plt+0xc0c>
  4030a0:	stur	wzr, [x29, #-4]
  4030a4:	b	403328 <ferror@plt+0xbf8>
  4030a8:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  4030ac:	add	x0, x0, #0x6a5
  4030b0:	bl	402410 <puts@plt>
  4030b4:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  4030b8:	add	x8, x8, #0x6b5
  4030bc:	mov	x0, x8
  4030c0:	bl	402410 <puts@plt>
  4030c4:	stur	wzr, [x29, #-4]
  4030c8:	b	403328 <ferror@plt+0xbf8>
  4030cc:	mov	w8, #0x1                   	// #1
  4030d0:	stur	w8, [x29, #-4]
  4030d4:	b	403328 <ferror@plt+0xbf8>
  4030d8:	ldur	w2, [x29, #-52]
  4030dc:	mov	w0, #0x3                   	// #3
  4030e0:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4030e4:	add	x1, x1, #0x6dd
  4030e8:	bl	40dca4 <ferror@plt+0xb574>
  4030ec:	mov	w8, #0x1                   	// #1
  4030f0:	stur	w8, [x29, #-4]
  4030f4:	b	403328 <ferror@plt+0xbf8>
  4030f8:	b	402ff4 <ferror@plt+0x8c4>
  4030fc:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403100:	add	x8, x8, #0x484
  403104:	ldr	w9, [x8]
  403108:	cmp	w9, #0x0
  40310c:	cset	w9, ne  // ne = any
  403110:	and	w0, w9, #0x1
  403114:	bl	40dc20 <ferror@plt+0xb4f0>
  403118:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40311c:	add	x8, x8, #0x468
  403120:	ldr	w9, [x8]
  403124:	ldur	w10, [x29, #-8]
  403128:	cmp	w9, w10
  40312c:	b.lt	40314c <ferror@plt+0xa1c>  // b.tstop
  403130:	mov	w0, #0x3                   	// #3
  403134:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403138:	add	x1, x1, #0xab3
  40313c:	bl	40dca4 <ferror@plt+0xb574>
  403140:	mov	w8, #0x1                   	// #1
  403144:	stur	w8, [x29, #-48]
  403148:	b	40330c <ferror@plt+0xbdc>
  40314c:	mov	x8, xzr
  403150:	mov	x0, x8
  403154:	sub	x1, x29, #0x20
  403158:	bl	410948 <ferror@plt+0xe218>
  40315c:	stur	x0, [x29, #-24]
  403160:	ldur	x8, [x29, #-24]
  403164:	cbnz	x8, 403184 <ferror@plt+0xa54>
  403168:	mov	w0, #0x3                   	// #3
  40316c:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403170:	add	x1, x1, #0x913
  403174:	bl	40dca4 <ferror@plt+0xb574>
  403178:	mov	w8, #0x1                   	// #1
  40317c:	stur	w8, [x29, #-48]
  403180:	b	40330c <ferror@plt+0xbdc>
  403184:	ldur	x0, [x29, #-24]
  403188:	ldr	x8, [sp, #48]
  40318c:	ldr	w1, [x8]
  403190:	bl	40def0 <ferror@plt+0xb7c0>
  403194:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403198:	add	x8, x8, #0x468
  40319c:	ldr	w9, [x8]
  4031a0:	stur	w9, [x29, #-40]
  4031a4:	ldur	w8, [x29, #-40]
  4031a8:	ldur	w9, [x29, #-8]
  4031ac:	cmp	w8, w9
  4031b0:	b.ge	403304 <ferror@plt+0xbd4>  // b.tcont
  4031b4:	ldur	x8, [x29, #-16]
  4031b8:	ldursw	x9, [x29, #-40]
  4031bc:	mov	x10, #0x8                   	// #8
  4031c0:	mul	x9, x10, x9
  4031c4:	add	x8, x8, x9
  4031c8:	ldr	x8, [x8]
  4031cc:	stur	x8, [x29, #-72]
  4031d0:	ldur	x0, [x29, #-72]
  4031d4:	add	x1, sp, #0x38
  4031d8:	bl	420640 <ferror@plt+0x1df10>
  4031dc:	cbnz	w0, 4031f8 <ferror@plt+0xac8>
  4031e0:	ldur	x0, [x29, #-24]
  4031e4:	ldur	x1, [x29, #-72]
  4031e8:	sub	x2, x29, #0x40
  4031ec:	bl	41757c <ferror@plt+0x14e4c>
  4031f0:	stur	w0, [x29, #-44]
  4031f4:	b	40320c <ferror@plt+0xadc>
  4031f8:	ldur	x0, [x29, #-24]
  4031fc:	ldur	x1, [x29, #-72]
  403200:	sub	x2, x29, #0x40
  403204:	bl	41795c <ferror@plt+0x1522c>
  403208:	stur	w0, [x29, #-44]
  40320c:	ldur	w8, [x29, #-44]
  403210:	cmp	w8, #0x0
  403214:	cset	w8, ge  // ge = tcont
  403218:	tbnz	w8, #0, 403258 <ferror@plt+0xb28>
  40321c:	ldur	x2, [x29, #-72]
  403220:	ldur	w8, [x29, #-44]
  403224:	mov	w9, wzr
  403228:	subs	w0, w9, w8
  40322c:	str	x2, [sp, #32]
  403230:	bl	402370 <strerror@plt>
  403234:	mov	w8, #0x3                   	// #3
  403238:	str	x0, [sp, #24]
  40323c:	mov	w0, w8
  403240:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403244:	add	x1, x1, #0xac9
  403248:	ldr	x2, [sp, #32]
  40324c:	ldr	x3, [sp, #24]
  403250:	bl	40dca4 <ferror@plt+0xb574>
  403254:	b	403304 <ferror@plt+0xbd4>
  403258:	ldur	w8, [x29, #-36]
  40325c:	and	w8, w8, #0x200
  403260:	cbnz	w8, 403288 <ferror@plt+0xb58>
  403264:	ldur	x0, [x29, #-64]
  403268:	bl	403364 <ferror@plt+0xc34>
  40326c:	cmp	w0, #0x0
  403270:	cset	w8, ge  // ge = tcont
  403274:	tbnz	w8, #0, 403288 <ferror@plt+0xb58>
  403278:	ldur	w8, [x29, #-48]
  40327c:	add	w8, w8, #0x1
  403280:	stur	w8, [x29, #-48]
  403284:	b	4032ec <ferror@plt+0xbbc>
  403288:	ldur	x0, [x29, #-64]
  40328c:	ldur	w1, [x29, #-36]
  403290:	bl	418634 <ferror@plt+0x15f04>
  403294:	stur	w0, [x29, #-44]
  403298:	ldur	w8, [x29, #-44]
  40329c:	cmp	w8, #0x0
  4032a0:	cset	w8, ge  // ge = tcont
  4032a4:	tbnz	w8, #0, 4032ec <ferror@plt+0xbbc>
  4032a8:	ldur	x2, [x29, #-72]
  4032ac:	ldur	w8, [x29, #-44]
  4032b0:	mov	w9, wzr
  4032b4:	subs	w0, w9, w8
  4032b8:	str	x2, [sp, #16]
  4032bc:	bl	402370 <strerror@plt>
  4032c0:	mov	w8, #0x3                   	// #3
  4032c4:	str	x0, [sp, #8]
  4032c8:	mov	w0, w8
  4032cc:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4032d0:	add	x1, x1, #0xae6
  4032d4:	ldr	x2, [sp, #16]
  4032d8:	ldr	x3, [sp, #8]
  4032dc:	bl	40dca4 <ferror@plt+0xb574>
  4032e0:	ldur	w8, [x29, #-48]
  4032e4:	add	w8, w8, #0x1
  4032e8:	stur	w8, [x29, #-48]
  4032ec:	ldur	x0, [x29, #-64]
  4032f0:	bl	417d28 <ferror@plt+0x155f8>
  4032f4:	ldur	w8, [x29, #-40]
  4032f8:	add	w8, w8, #0x1
  4032fc:	stur	w8, [x29, #-40]
  403300:	b	4031a4 <ferror@plt+0xa74>
  403304:	ldur	x0, [x29, #-24]
  403308:	bl	410e20 <ferror@plt+0xe6f0>
  40330c:	bl	40dc7c <ferror@plt+0xb54c>
  403310:	ldur	w8, [x29, #-48]
  403314:	mov	w9, wzr
  403318:	mov	w10, #0x1                   	// #1
  40331c:	cmp	w8, #0x0
  403320:	csel	w8, w9, w10, eq  // eq = none
  403324:	stur	w8, [x29, #-4]
  403328:	ldur	w0, [x29, #-4]
  40332c:	ldr	x28, [sp, #272]
  403330:	ldp	x29, x30, [sp, #256]
  403334:	add	sp, sp, #0x120
  403338:	ret
  40333c:	stp	x29, x30, [sp, #-16]!
  403340:	mov	x29, sp
  403344:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403348:	add	x8, x8, #0x478
  40334c:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  403350:	add	x0, x0, #0xb1b
  403354:	ldr	x1, [x8]
  403358:	bl	402660 <printf@plt>
  40335c:	ldp	x29, x30, [sp], #16
  403360:	ret
  403364:	sub	sp, sp, #0x70
  403368:	stp	x29, x30, [sp, #96]
  40336c:	add	x29, sp, #0x60
  403370:	stur	x0, [x29, #-16]
  403374:	ldur	x0, [x29, #-16]
  403378:	bl	419fc0 <ferror@plt+0x17890>
  40337c:	stur	w0, [x29, #-28]
  403380:	ldur	w8, [x29, #-28]
  403384:	cbnz	w8, 4033b8 <ferror@plt+0xc88>
  403388:	ldur	x0, [x29, #-16]
  40338c:	bl	418528 <ferror@plt+0x15df8>
  403390:	mov	w8, #0x3                   	// #3
  403394:	str	x0, [sp, #40]
  403398:	mov	w0, w8
  40339c:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4033a0:	add	x1, x1, #0xc94
  4033a4:	ldr	x2, [sp, #40]
  4033a8:	bl	40dca4 <ferror@plt+0xb574>
  4033ac:	mov	w8, #0xfffffffe            	// #-2
  4033b0:	stur	w8, [x29, #-4]
  4033b4:	b	403510 <ferror@plt+0xde0>
  4033b8:	ldur	w8, [x29, #-28]
  4033bc:	cmp	w8, #0x0
  4033c0:	cset	w8, ge  // ge = tcont
  4033c4:	tbnz	w8, #0, 4033f8 <ferror@plt+0xcc8>
  4033c8:	ldur	x0, [x29, #-16]
  4033cc:	bl	418528 <ferror@plt+0x15df8>
  4033d0:	mov	w8, #0x3                   	// #3
  4033d4:	str	x0, [sp, #32]
  4033d8:	mov	w0, w8
  4033dc:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4033e0:	add	x1, x1, #0xcab
  4033e4:	ldr	x2, [sp, #32]
  4033e8:	bl	40dca4 <ferror@plt+0xb574>
  4033ec:	mov	w8, #0xfffffffe            	// #-2
  4033f0:	stur	w8, [x29, #-4]
  4033f4:	b	403510 <ferror@plt+0xde0>
  4033f8:	ldur	x0, [x29, #-16]
  4033fc:	bl	41a7c4 <ferror@plt+0x18094>
  403400:	stur	x0, [x29, #-24]
  403404:	ldur	x8, [x29, #-24]
  403408:	cbz	x8, 4034d0 <ferror@plt+0xda0>
  40340c:	ldur	x0, [x29, #-16]
  403410:	bl	418528 <ferror@plt+0x15df8>
  403414:	mov	w8, #0x3                   	// #3
  403418:	str	x0, [sp, #24]
  40341c:	mov	w0, w8
  403420:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403424:	add	x1, x1, #0xcce
  403428:	ldr	x2, [sp, #24]
  40342c:	bl	40dca4 <ferror@plt+0xb574>
  403430:	ldur	x9, [x29, #-24]
  403434:	stur	x9, [x29, #-40]
  403438:	ldur	x8, [x29, #-40]
  40343c:	cbz	x8, 4034a4 <ferror@plt+0xd74>
  403440:	ldur	x0, [x29, #-40]
  403444:	bl	4184e4 <ferror@plt+0x15db4>
  403448:	str	x0, [sp, #48]
  40344c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403450:	add	x8, x8, #0x458
  403454:	ldr	x0, [x8]
  403458:	ldr	x8, [sp, #48]
  40345c:	str	x0, [sp, #16]
  403460:	mov	x0, x8
  403464:	bl	418528 <ferror@plt+0x15df8>
  403468:	ldr	x8, [sp, #16]
  40346c:	str	x0, [sp, #8]
  403470:	mov	x0, x8
  403474:	adrp	x1, 424000 <ferror@plt+0x218d0>
  403478:	add	x1, x1, #0x3af
  40347c:	ldr	x2, [sp, #8]
  403480:	bl	4026f0 <fprintf@plt>
  403484:	ldr	x8, [sp, #48]
  403488:	mov	x0, x8
  40348c:	bl	417d28 <ferror@plt+0x155f8>
  403490:	ldur	x0, [x29, #-24]
  403494:	ldur	x1, [x29, #-40]
  403498:	bl	4127ec <ferror@plt+0x100bc>
  40349c:	stur	x0, [x29, #-40]
  4034a0:	b	403438 <ferror@plt+0xd08>
  4034a4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4034a8:	add	x8, x8, #0x458
  4034ac:	ldr	x1, [x8]
  4034b0:	mov	w0, #0xa                   	// #10
  4034b4:	bl	4021e0 <fputc@plt>
  4034b8:	ldur	x8, [x29, #-24]
  4034bc:	mov	x0, x8
  4034c0:	bl	4177f8 <ferror@plt+0x150c8>
  4034c4:	mov	w9, #0xfffffff0            	// #-16
  4034c8:	stur	w9, [x29, #-4]
  4034cc:	b	403510 <ferror@plt+0xde0>
  4034d0:	ldur	x0, [x29, #-16]
  4034d4:	bl	41a640 <ferror@plt+0x17f10>
  4034d8:	cbz	w0, 40350c <ferror@plt+0xddc>
  4034dc:	ldur	x0, [x29, #-16]
  4034e0:	bl	418528 <ferror@plt+0x15df8>
  4034e4:	mov	w8, #0x3                   	// #3
  4034e8:	str	x0, [sp]
  4034ec:	mov	w0, w8
  4034f0:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4034f4:	add	x1, x1, #0xce6
  4034f8:	ldr	x2, [sp]
  4034fc:	bl	40dca4 <ferror@plt+0xb574>
  403500:	mov	w8, #0xfffffff0            	// #-16
  403504:	stur	w8, [x29, #-4]
  403508:	b	403510 <ferror@plt+0xde0>
  40350c:	stur	wzr, [x29, #-4]
  403510:	ldur	w0, [x29, #-4]
  403514:	ldp	x29, x30, [sp, #96]
  403518:	add	sp, sp, #0x70
  40351c:	ret
  403520:	sub	sp, sp, #0xb0
  403524:	stp	x29, x30, [sp, #160]
  403528:	add	x29, sp, #0xa0
  40352c:	mov	x8, xzr
  403530:	adrp	x9, 437000 <ferror@plt+0x348d0>
  403534:	add	x9, x9, #0x468
  403538:	stur	w0, [x29, #-8]
  40353c:	stur	x1, [x29, #-16]
  403540:	stur	x8, [x29, #-48]
  403544:	stur	xzr, [x29, #-56]
  403548:	stur	x8, [x29, #-72]
  40354c:	stur	wzr, [x29, #-76]
  403550:	str	x9, [sp, #48]
  403554:	add	x4, sp, #0x4c
  403558:	str	wzr, [sp, #76]
  40355c:	ldur	w0, [x29, #-8]
  403560:	ldur	x1, [x29, #-16]
  403564:	adrp	x2, 421000 <ferror@plt+0x1e8d0>
  403568:	add	x2, x2, #0x98
  40356c:	adrp	x3, 421000 <ferror@plt+0x1e8d0>
  403570:	add	x3, x3, #0xa0
  403574:	bl	402450 <getopt_long@plt>
  403578:	str	w0, [sp, #80]
  40357c:	ldr	w8, [sp, #80]
  403580:	mov	w9, #0xffffffff            	// #-1
  403584:	cmp	w8, w9
  403588:	b.ne	403590 <ferror@plt+0xe60>  // b.any
  40358c:	b	403644 <ferror@plt+0xf14>
  403590:	ldr	w8, [sp, #80]
  403594:	subs	w8, w8, #0x3f
  403598:	mov	w9, w8
  40359c:	ubfx	x9, x9, #0, #32
  4035a0:	cmp	x9, #0x34
  4035a4:	str	x9, [sp, #40]
  4035a8:	b.hi	403620 <ferror@plt+0xef0>  // b.pmore
  4035ac:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  4035b0:	add	x8, x8, #0xde0
  4035b4:	ldr	x11, [sp, #40]
  4035b8:	ldrsw	x10, [x8, x11, lsl #2]
  4035bc:	add	x9, x8, x10
  4035c0:	br	x9
  4035c4:	b	403640 <ferror@plt+0xf10>
  4035c8:	ldur	w8, [x29, #-76]
  4035cc:	orr	w8, w8, #0x2
  4035d0:	stur	w8, [x29, #-76]
  4035d4:	ldur	w8, [x29, #-76]
  4035d8:	orr	w8, w8, #0x1
  4035dc:	stur	w8, [x29, #-76]
  4035e0:	b	403640 <ferror@plt+0xf10>
  4035e4:	bl	403924 <ferror@plt+0x11f4>
  4035e8:	stur	wzr, [x29, #-4]
  4035ec:	b	403914 <ferror@plt+0x11e4>
  4035f0:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  4035f4:	add	x0, x0, #0x6a5
  4035f8:	bl	402410 <puts@plt>
  4035fc:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  403600:	add	x8, x8, #0x6b5
  403604:	mov	x0, x8
  403608:	bl	402410 <puts@plt>
  40360c:	stur	wzr, [x29, #-4]
  403610:	b	403914 <ferror@plt+0x11e4>
  403614:	mov	w8, #0x1                   	// #1
  403618:	stur	w8, [x29, #-4]
  40361c:	b	403914 <ferror@plt+0x11e4>
  403620:	ldr	w2, [sp, #80]
  403624:	mov	w0, #0x3                   	// #3
  403628:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  40362c:	add	x1, x1, #0x6dd
  403630:	bl	40dca4 <ferror@plt+0xb574>
  403634:	mov	w8, #0x1                   	// #1
  403638:	stur	w8, [x29, #-4]
  40363c:	b	403914 <ferror@plt+0x11e4>
  403640:	b	403554 <ferror@plt+0xe24>
  403644:	ldr	x8, [sp, #48]
  403648:	ldr	w9, [x8]
  40364c:	ldur	w10, [x29, #-8]
  403650:	cmp	w9, w10
  403654:	b.lt	403674 <ferror@plt+0xf44>  // b.tstop
  403658:	mov	w0, #0x3                   	// #3
  40365c:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403660:	add	x1, x1, #0xf25
  403664:	bl	40dca4 <ferror@plt+0xb574>
  403668:	mov	w8, #0x1                   	// #1
  40366c:	stur	w8, [x29, #-4]
  403670:	b	403914 <ferror@plt+0x11e4>
  403674:	ldur	x8, [x29, #-16]
  403678:	ldr	x9, [sp, #48]
  40367c:	ldrsw	x10, [x9]
  403680:	mov	x11, #0x8                   	// #8
  403684:	mul	x10, x11, x10
  403688:	add	x8, x8, x10
  40368c:	ldr	x8, [x8]
  403690:	stur	x8, [x29, #-40]
  403694:	ldur	x0, [x29, #-40]
  403698:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  40369c:	add	x1, x1, #0xf38
  4036a0:	bl	402470 <strcmp@plt>
  4036a4:	cbnz	w0, 4036c4 <ferror@plt+0xf94>
  4036a8:	mov	w0, #0x3                   	// #3
  4036ac:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4036b0:	add	x1, x1, #0xf3a
  4036b4:	bl	40dca4 <ferror@plt+0xb574>
  4036b8:	mov	w8, #0x1                   	// #1
  4036bc:	stur	w8, [x29, #-4]
  4036c0:	b	403914 <ferror@plt+0x11e4>
  4036c4:	ldr	x8, [sp, #48]
  4036c8:	ldr	w9, [x8]
  4036cc:	add	w9, w9, #0x1
  4036d0:	stur	w9, [x29, #-60]
  4036d4:	ldur	w8, [x29, #-60]
  4036d8:	ldur	w9, [x29, #-8]
  4036dc:	cmp	w8, w9
  4036e0:	b.ge	4037e4 <ferror@plt+0x10b4>  // b.tcont
  4036e4:	ldur	x8, [x29, #-16]
  4036e8:	ldursw	x9, [x29, #-60]
  4036ec:	mov	x10, #0x8                   	// #8
  4036f0:	mul	x9, x10, x9
  4036f4:	add	x8, x8, x9
  4036f8:	ldr	x0, [x8]
  4036fc:	bl	4020e0 <strlen@plt>
  403700:	str	x0, [sp, #64]
  403704:	ldur	x0, [x29, #-48]
  403708:	ldur	x8, [x29, #-56]
  40370c:	ldr	x9, [sp, #64]
  403710:	add	x8, x8, x9
  403714:	add	x1, x8, #0x2
  403718:	bl	402320 <realloc@plt>
  40371c:	str	x0, [sp, #56]
  403720:	ldr	x8, [sp, #56]
  403724:	cbnz	x8, 40374c <ferror@plt+0x101c>
  403728:	mov	w0, #0x3                   	// #3
  40372c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  403730:	add	x1, x1, #0x5a6
  403734:	bl	40dca4 <ferror@plt+0xb574>
  403738:	ldur	x0, [x29, #-48]
  40373c:	bl	4024e0 <free@plt>
  403740:	mov	w8, #0x1                   	// #1
  403744:	stur	w8, [x29, #-4]
  403748:	b	403914 <ferror@plt+0x11e4>
  40374c:	ldr	x8, [sp, #56]
  403750:	stur	x8, [x29, #-48]
  403754:	ldur	x8, [x29, #-56]
  403758:	cmp	x8, #0x0
  40375c:	cset	w9, ls  // ls = plast
  403760:	tbnz	w9, #0, 403784 <ferror@plt+0x1054>
  403764:	ldur	x8, [x29, #-48]
  403768:	ldur	x9, [x29, #-56]
  40376c:	add	x8, x8, x9
  403770:	mov	w10, #0x20                  	// #32
  403774:	strb	w10, [x8]
  403778:	ldur	x8, [x29, #-56]
  40377c:	add	x8, x8, #0x1
  403780:	stur	x8, [x29, #-56]
  403784:	ldur	x8, [x29, #-48]
  403788:	ldur	x9, [x29, #-56]
  40378c:	add	x0, x8, x9
  403790:	ldur	x8, [x29, #-16]
  403794:	ldursw	x9, [x29, #-60]
  403798:	mov	x10, #0x8                   	// #8
  40379c:	mul	x9, x10, x9
  4037a0:	add	x8, x8, x9
  4037a4:	ldr	x1, [x8]
  4037a8:	ldr	x2, [sp, #64]
  4037ac:	bl	4020a0 <memcpy@plt>
  4037b0:	ldr	x8, [sp, #64]
  4037b4:	ldur	x9, [x29, #-56]
  4037b8:	add	x8, x9, x8
  4037bc:	stur	x8, [x29, #-56]
  4037c0:	ldur	x8, [x29, #-48]
  4037c4:	ldur	x9, [x29, #-56]
  4037c8:	add	x8, x8, x9
  4037cc:	mov	w11, #0x0                   	// #0
  4037d0:	strb	w11, [x8]
  4037d4:	ldur	w8, [x29, #-60]
  4037d8:	add	w8, w8, #0x1
  4037dc:	stur	w8, [x29, #-60]
  4037e0:	b	4036d4 <ferror@plt+0xfa4>
  4037e4:	mov	x8, xzr
  4037e8:	mov	x0, x8
  4037ec:	sub	x1, x29, #0x48
  4037f0:	bl	410948 <ferror@plt+0xe218>
  4037f4:	stur	x0, [x29, #-24]
  4037f8:	ldur	x8, [x29, #-24]
  4037fc:	cbnz	x8, 403824 <ferror@plt+0x10f4>
  403800:	mov	w0, #0x3                   	// #3
  403804:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403808:	add	x1, x1, #0x913
  40380c:	bl	40dca4 <ferror@plt+0xb574>
  403810:	ldur	x0, [x29, #-48]
  403814:	bl	4024e0 <free@plt>
  403818:	mov	w8, #0x1                   	// #1
  40381c:	stur	w8, [x29, #-4]
  403820:	b	403914 <ferror@plt+0x11e4>
  403824:	ldur	x0, [x29, #-24]
  403828:	ldur	x1, [x29, #-40]
  40382c:	sub	x2, x29, #0x20
  403830:	bl	41757c <ferror@plt+0x14e4c>
  403834:	stur	w0, [x29, #-64]
  403838:	ldur	w8, [x29, #-64]
  40383c:	cmp	w8, #0x0
  403840:	cset	w8, ge  // ge = tcont
  403844:	tbnz	w8, #0, 403884 <ferror@plt+0x1154>
  403848:	ldur	x2, [x29, #-40]
  40384c:	ldur	w8, [x29, #-64]
  403850:	mov	w9, wzr
  403854:	subs	w0, w9, w8
  403858:	str	x2, [sp, #32]
  40385c:	bl	402370 <strerror@plt>
  403860:	mov	w8, #0x3                   	// #3
  403864:	str	x0, [sp, #24]
  403868:	mov	w0, w8
  40386c:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403870:	add	x1, x1, #0xf6a
  403874:	ldr	x2, [sp, #32]
  403878:	ldr	x3, [sp, #24]
  40387c:	bl	40dca4 <ferror@plt+0xb574>
  403880:	b	4038e8 <ferror@plt+0x11b8>
  403884:	ldur	x0, [x29, #-32]
  403888:	ldur	w1, [x29, #-76]
  40388c:	ldur	x2, [x29, #-48]
  403890:	bl	418704 <ferror@plt+0x15fd4>
  403894:	stur	w0, [x29, #-64]
  403898:	ldur	w8, [x29, #-64]
  40389c:	cmp	w8, #0x0
  4038a0:	cset	w8, ge  // ge = tcont
  4038a4:	tbnz	w8, #0, 4038e0 <ferror@plt+0x11b0>
  4038a8:	ldur	x2, [x29, #-40]
  4038ac:	ldur	w8, [x29, #-64]
  4038b0:	mov	w9, wzr
  4038b4:	subs	w0, w9, w8
  4038b8:	str	x2, [sp, #16]
  4038bc:	bl	40394c <ferror@plt+0x121c>
  4038c0:	mov	w8, #0x3                   	// #3
  4038c4:	str	x0, [sp, #8]
  4038c8:	mov	w0, w8
  4038cc:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  4038d0:	add	x1, x1, #0xf88
  4038d4:	ldr	x2, [sp, #16]
  4038d8:	ldr	x3, [sp, #8]
  4038dc:	bl	40dca4 <ferror@plt+0xb574>
  4038e0:	ldur	x0, [x29, #-32]
  4038e4:	bl	417d28 <ferror@plt+0x155f8>
  4038e8:	ldur	x0, [x29, #-24]
  4038ec:	bl	410e20 <ferror@plt+0xe6f0>
  4038f0:	ldur	x8, [x29, #-48]
  4038f4:	mov	x0, x8
  4038f8:	bl	4024e0 <free@plt>
  4038fc:	ldur	w9, [x29, #-64]
  403900:	mov	w10, wzr
  403904:	mov	w11, #0x1                   	// #1
  403908:	cmp	w9, #0x0
  40390c:	csel	w9, w10, w11, ge  // ge = tcont
  403910:	stur	w9, [x29, #-4]
  403914:	ldur	w0, [x29, #-4]
  403918:	ldp	x29, x30, [sp, #160]
  40391c:	add	sp, sp, #0xb0
  403920:	ret
  403924:	stp	x29, x30, [sp, #-16]!
  403928:	mov	x29, sp
  40392c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403930:	add	x8, x8, #0x478
  403934:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  403938:	add	x0, x0, #0xfa8
  40393c:	ldr	x1, [x8]
  403940:	bl	402660 <printf@plt>
  403944:	ldp	x29, x30, [sp], #16
  403948:	ret
  40394c:	sub	sp, sp, #0x30
  403950:	stp	x29, x30, [sp, #32]
  403954:	add	x29, sp, #0x20
  403958:	stur	w0, [x29, #-12]
  40395c:	ldur	w8, [x29, #-12]
  403960:	subs	w8, w8, #0x2
  403964:	mov	w9, w8
  403968:	ubfx	x9, x9, #0, #32
  40396c:	cmp	x9, #0x14
  403970:	str	x9, [sp, #8]
  403974:	b.hi	4039d0 <ferror@plt+0x12a0>  // b.pmore
  403978:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  40397c:	add	x8, x8, #0xeb4
  403980:	ldr	x11, [sp, #8]
  403984:	ldrsw	x10, [x8, x11, lsl #2]
  403988:	add	x9, x8, x10
  40398c:	br	x9
  403990:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403994:	add	x8, x8, #0x19
  403998:	stur	x8, [x29, #-8]
  40399c:	b	4039dc <ferror@plt+0x12ac>
  4039a0:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  4039a4:	add	x8, x8, #0x2f
  4039a8:	stur	x8, [x29, #-8]
  4039ac:	b	4039dc <ferror@plt+0x12ac>
  4039b0:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  4039b4:	add	x8, x8, #0x48
  4039b8:	stur	x8, [x29, #-8]
  4039bc:	b	4039dc <ferror@plt+0x12ac>
  4039c0:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  4039c4:	add	x8, x8, #0x68
  4039c8:	stur	x8, [x29, #-8]
  4039cc:	b	4039dc <ferror@plt+0x12ac>
  4039d0:	ldur	w0, [x29, #-12]
  4039d4:	bl	402370 <strerror@plt>
  4039d8:	stur	x0, [x29, #-8]
  4039dc:	ldur	x0, [x29, #-8]
  4039e0:	ldp	x29, x30, [sp, #32]
  4039e4:	add	sp, sp, #0x30
  4039e8:	ret
  4039ec:	stp	x29, x30, [sp, #-32]!
  4039f0:	str	x28, [sp, #16]
  4039f4:	mov	x29, sp
  4039f8:	sub	sp, sp, #0x1, lsl #12
  4039fc:	sub	sp, sp, #0x210
  403a00:	add	x8, sp, #0x1d8
  403a04:	mov	x9, xzr
  403a08:	adrp	x10, 437000 <ferror@plt+0x348d0>
  403a0c:	add	x10, x10, #0x460
  403a10:	adrp	x11, 437000 <ferror@plt+0x348d0>
  403a14:	add	x11, x11, #0x488
  403a18:	stur	w0, [x29, #-8]
  403a1c:	str	x1, [x8, #4136]
  403a20:	str	x9, [x8, #24]
  403a24:	str	x9, [x8, #16]
  403a28:	str	x9, [x8, #8]
  403a2c:	str	x9, [x8]
  403a30:	str	x8, [sp, #40]
  403a34:	str	x10, [sp, #32]
  403a38:	str	x11, [sp, #24]
  403a3c:	add	x4, sp, #0x1c8
  403a40:	str	wzr, [sp, #456]
  403a44:	ldur	w0, [x29, #-8]
  403a48:	ldr	x8, [sp, #40]
  403a4c:	ldr	x1, [x8, #4136]
  403a50:	adrp	x2, 421000 <ferror@plt+0x1e8d0>
  403a54:	add	x2, x2, #0x660
  403a58:	adrp	x3, 421000 <ferror@plt+0x1e8d0>
  403a5c:	add	x3, x3, #0x670
  403a60:	bl	402450 <getopt_long@plt>
  403a64:	str	w0, [sp, #460]
  403a68:	ldr	w9, [sp, #460]
  403a6c:	mov	w10, #0xffffffff            	// #-1
  403a70:	cmp	w9, w10
  403a74:	b.ne	403a7c <ferror@plt+0x134c>  // b.any
  403a78:	b	403bc4 <ferror@plt+0x1494>
  403a7c:	ldr	w8, [sp, #460]
  403a80:	subs	w8, w8, #0x30
  403a84:	mov	w9, w8
  403a88:	ubfx	x9, x9, #0, #32
  403a8c:	cmp	x9, #0x40
  403a90:	str	x9, [sp, #16]
  403a94:	b.hi	403ba0 <ferror@plt+0x1470>  // b.pmore
  403a98:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403a9c:	add	x8, x8, #0x100
  403aa0:	ldr	x11, [sp, #16]
  403aa4:	ldrsw	x10, [x8, x11, lsl #2]
  403aa8:	add	x9, x8, x10
  403aac:	br	x9
  403ab0:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403ab4:	add	x8, x8, #0x21b
  403ab8:	ldr	x9, [sp, #24]
  403abc:	str	x8, [x9]
  403ac0:	b	403bc0 <ferror@plt+0x1490>
  403ac4:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403ac8:	add	x8, x8, #0x222
  403acc:	ldr	x9, [sp, #24]
  403ad0:	str	x8, [x9]
  403ad4:	b	403bc0 <ferror@plt+0x1490>
  403ad8:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403adc:	add	x8, x8, #0x22e
  403ae0:	ldr	x9, [sp, #24]
  403ae4:	str	x8, [x9]
  403ae8:	b	403bc0 <ferror@plt+0x1490>
  403aec:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403af0:	add	x8, x8, #0x236
  403af4:	ldr	x9, [sp, #24]
  403af8:	str	x8, [x9]
  403afc:	b	403bc0 <ferror@plt+0x1490>
  403b00:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  403b04:	add	x8, x8, #0x23b
  403b08:	ldr	x9, [sp, #24]
  403b0c:	str	x8, [x9]
  403b10:	b	403bc0 <ferror@plt+0x1490>
  403b14:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403b18:	add	x8, x8, #0x39c
  403b1c:	mov	w9, #0x0                   	// #0
  403b20:	strb	w9, [x8]
  403b24:	b	403bc0 <ferror@plt+0x1490>
  403b28:	ldr	x8, [sp, #32]
  403b2c:	ldr	x9, [x8]
  403b30:	ldr	x10, [sp, #24]
  403b34:	str	x9, [x10]
  403b38:	b	403bc0 <ferror@plt+0x1490>
  403b3c:	ldr	x8, [sp, #32]
  403b40:	ldr	x9, [x8]
  403b44:	ldr	x10, [sp, #40]
  403b48:	str	x9, [x10, #16]
  403b4c:	b	403bc0 <ferror@plt+0x1490>
  403b50:	ldr	x8, [sp, #32]
  403b54:	ldr	x9, [x8]
  403b58:	ldr	x10, [sp, #40]
  403b5c:	str	x9, [x10, #8]
  403b60:	b	403bc0 <ferror@plt+0x1490>
  403b64:	bl	403dcc <ferror@plt+0x169c>
  403b68:	stur	wzr, [x29, #-4]
  403b6c:	b	403db4 <ferror@plt+0x1684>
  403b70:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  403b74:	add	x0, x0, #0x6a5
  403b78:	bl	402410 <puts@plt>
  403b7c:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  403b80:	add	x8, x8, #0x6b5
  403b84:	mov	x0, x8
  403b88:	bl	402410 <puts@plt>
  403b8c:	stur	wzr, [x29, #-4]
  403b90:	b	403db4 <ferror@plt+0x1684>
  403b94:	mov	w8, #0x1                   	// #1
  403b98:	stur	w8, [x29, #-4]
  403b9c:	b	403db4 <ferror@plt+0x1684>
  403ba0:	ldr	w2, [sp, #460]
  403ba4:	mov	w0, #0x3                   	// #3
  403ba8:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403bac:	add	x1, x1, #0x6dd
  403bb0:	bl	40dca4 <ferror@plt+0xb574>
  403bb4:	mov	w8, #0x1                   	// #1
  403bb8:	stur	w8, [x29, #-4]
  403bbc:	b	403db4 <ferror@plt+0x1684>
  403bc0:	b	403a3c <ferror@plt+0x130c>
  403bc4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403bc8:	add	x8, x8, #0x468
  403bcc:	ldr	w9, [x8]
  403bd0:	ldur	w10, [x29, #-8]
  403bd4:	cmp	w9, w10
  403bd8:	b.lt	403bf8 <ferror@plt+0x14c8>  // b.tstop
  403bdc:	mov	w0, #0x3                   	// #3
  403be0:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403be4:	add	x1, x1, #0x244
  403be8:	bl	40dca4 <ferror@plt+0xb574>
  403bec:	mov	w8, #0x1                   	// #1
  403bf0:	stur	w8, [x29, #-4]
  403bf4:	b	403db4 <ferror@plt+0x1684>
  403bf8:	ldr	x8, [sp, #40]
  403bfc:	ldr	x9, [x8, #8]
  403c00:	cbnz	x9, 403c10 <ferror@plt+0x14e0>
  403c04:	ldr	x8, [sp, #40]
  403c08:	ldr	x9, [x8, #16]
  403c0c:	cbz	x9, 403cac <ferror@plt+0x157c>
  403c10:	ldr	x8, [sp, #40]
  403c14:	ldr	x9, [x8, #8]
  403c18:	cbnz	x9, 403c2c <ferror@plt+0x14fc>
  403c1c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  403c20:	add	x8, x8, #0xbdb
  403c24:	ldr	x9, [sp, #40]
  403c28:	str	x8, [x9, #8]
  403c2c:	ldr	x8, [sp, #40]
  403c30:	ldr	x9, [x8, #16]
  403c34:	cbnz	x9, 403c78 <ferror@plt+0x1548>
  403c38:	add	x0, sp, #0x42
  403c3c:	bl	402690 <uname@plt>
  403c40:	cmp	w0, #0x0
  403c44:	cset	w8, ge  // ge = tcont
  403c48:	tbnz	w8, #0, 403c68 <ferror@plt+0x1538>
  403c4c:	mov	w0, #0x3                   	// #3
  403c50:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403c54:	add	x1, x1, #0x261
  403c58:	bl	40dca4 <ferror@plt+0xb574>
  403c5c:	mov	w8, #0x1                   	// #1
  403c60:	stur	w8, [x29, #-4]
  403c64:	b	403db4 <ferror@plt+0x1684>
  403c68:	add	x8, sp, #0x42
  403c6c:	add	x8, x8, #0x82
  403c70:	ldr	x9, [sp, #40]
  403c74:	str	x8, [x9, #16]
  403c78:	ldr	x8, [sp, #40]
  403c7c:	ldr	x3, [x8, #8]
  403c80:	ldr	x4, [x8, #16]
  403c84:	add	x9, sp, #0x1f8
  403c88:	mov	x0, x9
  403c8c:	mov	x1, #0x1000                	// #4096
  403c90:	adrp	x2, 421000 <ferror@plt+0x1e8d0>
  403c94:	add	x2, x2, #0x275
  403c98:	str	x9, [sp, #8]
  403c9c:	bl	402230 <snprintf@plt>
  403ca0:	ldr	x8, [sp, #8]
  403ca4:	ldr	x9, [sp, #40]
  403ca8:	str	x8, [x9, #24]
  403cac:	ldr	x8, [sp, #40]
  403cb0:	ldr	x0, [x8, #24]
  403cb4:	add	x1, sp, #0x1d8
  403cb8:	bl	410948 <ferror@plt+0xe218>
  403cbc:	ldr	x8, [sp, #40]
  403cc0:	str	x0, [x8, #4128]
  403cc4:	ldr	x9, [x8, #4128]
  403cc8:	cbnz	x9, 403ce8 <ferror@plt+0x15b8>
  403ccc:	mov	w0, #0x3                   	// #3
  403cd0:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  403cd4:	add	x1, x1, #0x913
  403cd8:	bl	40dca4 <ferror@plt+0xb574>
  403cdc:	mov	w8, #0x1                   	// #1
  403ce0:	stur	w8, [x29, #-4]
  403ce4:	b	403db4 <ferror@plt+0x1684>
  403ce8:	str	wzr, [sp, #464]
  403cec:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403cf0:	add	x8, x8, #0x468
  403cf4:	ldr	w9, [x8]
  403cf8:	str	w9, [sp, #468]
  403cfc:	ldr	w8, [sp, #468]
  403d00:	ldur	w9, [x29, #-8]
  403d04:	cmp	w8, w9
  403d08:	b.ge	403d90 <ferror@plt+0x1660>  // b.tcont
  403d0c:	ldr	x8, [sp, #40]
  403d10:	ldr	x9, [x8, #4136]
  403d14:	ldrsw	x10, [sp, #468]
  403d18:	mov	x11, #0x8                   	// #8
  403d1c:	mul	x10, x11, x10
  403d20:	add	x9, x9, x10
  403d24:	ldr	x9, [x9]
  403d28:	str	x9, [sp, #56]
  403d2c:	ldr	x0, [sp, #56]
  403d30:	bl	403df4 <ferror@plt+0x16c4>
  403d34:	tbnz	w0, #0, 403d3c <ferror@plt+0x160c>
  403d38:	b	403d54 <ferror@plt+0x1624>
  403d3c:	ldr	x8, [sp, #40]
  403d40:	ldr	x0, [x8, #4128]
  403d44:	ldr	x1, [sp, #56]
  403d48:	bl	403e84 <ferror@plt+0x1754>
  403d4c:	str	w0, [sp, #52]
  403d50:	b	403d68 <ferror@plt+0x1638>
  403d54:	ldr	x8, [sp, #40]
  403d58:	ldr	x0, [x8, #4128]
  403d5c:	ldr	x1, [sp, #56]
  403d60:	bl	403f08 <ferror@plt+0x17d8>
  403d64:	str	w0, [sp, #52]
  403d68:	ldr	w8, [sp, #52]
  403d6c:	cmp	w8, #0x0
  403d70:	cset	w8, ge  // ge = tcont
  403d74:	tbnz	w8, #0, 403d80 <ferror@plt+0x1650>
  403d78:	ldr	w8, [sp, #52]
  403d7c:	str	w8, [sp, #464]
  403d80:	ldr	w8, [sp, #468]
  403d84:	add	w8, w8, #0x1
  403d88:	str	w8, [sp, #468]
  403d8c:	b	403cfc <ferror@plt+0x15cc>
  403d90:	ldr	x8, [sp, #40]
  403d94:	ldr	x0, [x8, #4128]
  403d98:	bl	410e20 <ferror@plt+0xe6f0>
  403d9c:	ldr	w9, [sp, #464]
  403da0:	mov	w10, wzr
  403da4:	mov	w11, #0x1                   	// #1
  403da8:	cmp	w9, #0x0
  403dac:	csel	w9, w10, w11, ge  // ge = tcont
  403db0:	stur	w9, [x29, #-4]
  403db4:	ldur	w0, [x29, #-4]
  403db8:	add	sp, sp, #0x1, lsl #12
  403dbc:	add	sp, sp, #0x210
  403dc0:	ldr	x28, [sp, #16]
  403dc4:	ldp	x29, x30, [sp], #32
  403dc8:	ret
  403dcc:	stp	x29, x30, [sp, #-16]!
  403dd0:	mov	x29, sp
  403dd4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  403dd8:	add	x8, x8, #0x478
  403ddc:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  403de0:	add	x0, x0, #0x2a6
  403de4:	ldr	x1, [x8]
  403de8:	bl	402660 <printf@plt>
  403dec:	ldp	x29, x30, [sp], #16
  403df0:	ret
  403df4:	sub	sp, sp, #0xb0
  403df8:	stp	x29, x30, [sp, #160]
  403dfc:	add	x29, sp, #0xa0
  403e00:	add	x1, sp, #0x10
  403e04:	stur	x0, [x29, #-16]
  403e08:	ldur	x0, [x29, #-16]
  403e0c:	bl	420640 <ferror@plt+0x1df10>
  403e10:	cbnz	w0, 403e64 <ferror@plt+0x1734>
  403e14:	ldr	w8, [sp, #32]
  403e18:	and	w8, w8, #0xf000
  403e1c:	cmp	w8, #0x8, lsl #12
  403e20:	b.ne	403e64 <ferror@plt+0x1734>  // b.any
  403e24:	ldur	x0, [x29, #-16]
  403e28:	ldur	x8, [x29, #-16]
  403e2c:	str	x0, [sp, #8]
  403e30:	mov	x0, x8
  403e34:	bl	4020e0 <strlen@plt>
  403e38:	ldr	x8, [sp, #8]
  403e3c:	str	x0, [sp]
  403e40:	mov	x0, x8
  403e44:	ldr	x1, [sp]
  403e48:	bl	40fdd0 <ferror@plt+0xd6a0>
  403e4c:	tbnz	w0, #0, 403e54 <ferror@plt+0x1724>
  403e50:	b	403e64 <ferror@plt+0x1734>
  403e54:	mov	w8, #0x1                   	// #1
  403e58:	and	w8, w8, #0x1
  403e5c:	sturb	w8, [x29, #-1]
  403e60:	b	403e70 <ferror@plt+0x1740>
  403e64:	mov	w8, wzr
  403e68:	and	w8, w8, #0x1
  403e6c:	sturb	w8, [x29, #-1]
  403e70:	ldurb	w8, [x29, #-1]
  403e74:	and	w0, w8, #0x1
  403e78:	ldp	x29, x30, [sp, #160]
  403e7c:	add	sp, sp, #0xb0
  403e80:	ret
  403e84:	sub	sp, sp, #0x40
  403e88:	stp	x29, x30, [sp, #48]
  403e8c:	add	x29, sp, #0x30
  403e90:	add	x2, sp, #0x10
  403e94:	stur	x0, [x29, #-16]
  403e98:	str	x1, [sp, #24]
  403e9c:	ldur	x0, [x29, #-16]
  403ea0:	ldr	x1, [sp, #24]
  403ea4:	bl	41757c <ferror@plt+0x14e4c>
  403ea8:	str	w0, [sp, #12]
  403eac:	ldr	w8, [sp, #12]
  403eb0:	cmp	w8, #0x0
  403eb4:	cset	w8, ge  // ge = tcont
  403eb8:	tbnz	w8, #0, 403edc <ferror@plt+0x17ac>
  403ebc:	ldr	x2, [sp, #24]
  403ec0:	mov	w0, #0x3                   	// #3
  403ec4:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403ec8:	add	x1, x1, #0x517
  403ecc:	bl	40dca4 <ferror@plt+0xb574>
  403ed0:	ldr	w8, [sp, #12]
  403ed4:	stur	w8, [x29, #-4]
  403ed8:	b	403ef8 <ferror@plt+0x17c8>
  403edc:	ldr	x0, [sp, #16]
  403ee0:	bl	404080 <ferror@plt+0x1950>
  403ee4:	str	w0, [sp, #12]
  403ee8:	ldr	x0, [sp, #16]
  403eec:	bl	417d28 <ferror@plt+0x155f8>
  403ef0:	ldr	w8, [sp, #12]
  403ef4:	stur	w8, [x29, #-4]
  403ef8:	ldur	w0, [x29, #-4]
  403efc:	ldp	x29, x30, [sp, #48]
  403f00:	add	sp, sp, #0x40
  403f04:	ret
  403f08:	sub	sp, sp, #0x60
  403f0c:	stp	x29, x30, [sp, #80]
  403f10:	add	x29, sp, #0x50
  403f14:	mov	x8, xzr
  403f18:	add	x2, sp, #0x20
  403f1c:	stur	x0, [x29, #-16]
  403f20:	stur	x1, [x29, #-24]
  403f24:	str	x8, [sp, #32]
  403f28:	ldur	x0, [x29, #-16]
  403f2c:	ldur	x1, [x29, #-24]
  403f30:	bl	417e10 <ferror@plt+0x156e0>
  403f34:	str	w0, [sp, #28]
  403f38:	ldr	w9, [sp, #28]
  403f3c:	cmp	w9, #0x0
  403f40:	cset	w9, ge  // ge = tcont
  403f44:	tbnz	w9, #0, 403f68 <ferror@plt+0x1838>
  403f48:	ldur	x2, [x29, #-24]
  403f4c:	mov	w0, #0x3                   	// #3
  403f50:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403f54:	add	x1, x1, #0x5fa
  403f58:	bl	40dca4 <ferror@plt+0xb574>
  403f5c:	ldr	w8, [sp, #28]
  403f60:	stur	w8, [x29, #-4]
  403f64:	b	404070 <ferror@plt+0x1940>
  403f68:	ldr	x8, [sp, #32]
  403f6c:	cbnz	x8, 403f90 <ferror@plt+0x1860>
  403f70:	ldur	x2, [x29, #-24]
  403f74:	mov	w0, #0x3                   	// #3
  403f78:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403f7c:	add	x1, x1, #0x616
  403f80:	bl	40dca4 <ferror@plt+0xb574>
  403f84:	mov	w8, #0xfffffffe            	// #-2
  403f88:	stur	w8, [x29, #-4]
  403f8c:	b	404070 <ferror@plt+0x1940>
  403f90:	ldur	x0, [x29, #-16]
  403f94:	ldr	x2, [sp, #32]
  403f98:	mov	w1, #0x2                   	// #2
  403f9c:	add	x3, sp, #0x28
  403fa0:	bl	418178 <ferror@plt+0x15a48>
  403fa4:	str	w0, [sp, #28]
  403fa8:	ldr	x0, [sp, #32]
  403fac:	bl	4177f8 <ferror@plt+0x150c8>
  403fb0:	ldr	w8, [sp, #28]
  403fb4:	cmp	w8, #0x0
  403fb8:	cset	w8, ge  // ge = tcont
  403fbc:	tbnz	w8, #0, 403fdc <ferror@plt+0x18ac>
  403fc0:	mov	w0, #0x3                   	// #3
  403fc4:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403fc8:	add	x1, x1, #0x62c
  403fcc:	bl	40dca4 <ferror@plt+0xb574>
  403fd0:	ldr	w8, [sp, #28]
  403fd4:	stur	w8, [x29, #-4]
  403fd8:	b	404070 <ferror@plt+0x1940>
  403fdc:	ldr	x8, [sp, #40]
  403fe0:	cbnz	x8, 404004 <ferror@plt+0x18d4>
  403fe4:	ldur	x2, [x29, #-24]
  403fe8:	mov	w0, #0x3                   	// #3
  403fec:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  403ff0:	add	x1, x1, #0x616
  403ff4:	bl	40dca4 <ferror@plt+0xb574>
  403ff8:	mov	w8, #0xfffffffe            	// #-2
  403ffc:	stur	w8, [x29, #-4]
  404000:	b	404070 <ferror@plt+0x1940>
  404004:	ldr	x8, [sp, #40]
  404008:	stur	x8, [x29, #-32]
  40400c:	ldur	x8, [x29, #-32]
  404010:	cbz	x8, 404060 <ferror@plt+0x1930>
  404014:	ldur	x0, [x29, #-32]
  404018:	bl	4184e4 <ferror@plt+0x15db4>
  40401c:	str	x0, [sp, #16]
  404020:	ldr	x0, [sp, #16]
  404024:	bl	404080 <ferror@plt+0x1950>
  404028:	str	w0, [sp, #12]
  40402c:	ldr	x0, [sp, #16]
  404030:	bl	417d28 <ferror@plt+0x155f8>
  404034:	ldr	w8, [sp, #12]
  404038:	cmp	w8, #0x0
  40403c:	cset	w8, ge  // ge = tcont
  404040:	tbnz	w8, #0, 40404c <ferror@plt+0x191c>
  404044:	ldr	w8, [sp, #12]
  404048:	str	w8, [sp, #28]
  40404c:	ldr	x0, [sp, #40]
  404050:	ldur	x1, [x29, #-32]
  404054:	bl	4127ec <ferror@plt+0x100bc>
  404058:	stur	x0, [x29, #-32]
  40405c:	b	40400c <ferror@plt+0x18dc>
  404060:	ldr	x0, [sp, #40]
  404064:	bl	4177f8 <ferror@plt+0x150c8>
  404068:	ldr	w8, [sp, #28]
  40406c:	stur	w8, [x29, #-4]
  404070:	ldur	w0, [x29, #-4]
  404074:	ldp	x29, x30, [sp, #80]
  404078:	add	sp, sp, #0x60
  40407c:	ret
  404080:	sub	sp, sp, #0xb0
  404084:	stp	x29, x30, [sp, #160]
  404088:	add	x29, sp, #0xa0
  40408c:	mov	x8, xzr
  404090:	adrp	x9, 437000 <ferror@plt+0x348d0>
  404094:	add	x9, x9, #0x488
  404098:	adrp	x10, 437000 <ferror@plt+0x348d0>
  40409c:	add	x10, x10, #0x39c
  4040a0:	adrp	x11, 421000 <ferror@plt+0x1e8d0>
  4040a4:	add	x11, x11, #0x599
  4040a8:	stur	x0, [x29, #-16]
  4040ac:	stur	x8, [x29, #-32]
  4040b0:	stur	x8, [x29, #-40]
  4040b4:	ldr	x8, [x9]
  4040b8:	str	x9, [sp, #64]
  4040bc:	str	x10, [sp, #56]
  4040c0:	str	x11, [sp, #48]
  4040c4:	cbz	x8, 404110 <ferror@plt+0x19e0>
  4040c8:	ldr	x8, [sp, #64]
  4040cc:	ldr	x0, [x8]
  4040d0:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4040d4:	add	x1, x1, #0x23b
  4040d8:	bl	402470 <strcmp@plt>
  4040dc:	cbnz	w0, 404110 <ferror@plt+0x19e0>
  4040e0:	ldur	x0, [x29, #-16]
  4040e4:	bl	41855c <ferror@plt+0x15e2c>
  4040e8:	ldr	x8, [sp, #56]
  4040ec:	ldrb	w2, [x8]
  4040f0:	adrp	x9, 421000 <ferror@plt+0x1e8d0>
  4040f4:	add	x9, x9, #0x577
  4040f8:	str	x0, [sp, #40]
  4040fc:	mov	x0, x9
  404100:	ldr	x1, [sp, #40]
  404104:	bl	402660 <printf@plt>
  404108:	stur	wzr, [x29, #-4]
  40410c:	b	404474 <ferror@plt+0x1d44>
  404110:	ldr	x8, [sp, #64]
  404114:	ldr	x9, [x8]
  404118:	cbnz	x9, 40414c <ferror@plt+0x1a1c>
  40411c:	ldur	x0, [x29, #-16]
  404120:	bl	41855c <ferror@plt+0x15e2c>
  404124:	ldr	x8, [sp, #56]
  404128:	ldrb	w3, [x8]
  40412c:	adrp	x9, 421000 <ferror@plt+0x1e8d0>
  404130:	add	x9, x9, #0x532
  404134:	str	x0, [sp, #32]
  404138:	mov	x0, x9
  40413c:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  404140:	add	x1, x1, #0x53c
  404144:	ldr	x2, [sp, #32]
  404148:	bl	402660 <printf@plt>
  40414c:	ldur	x0, [x29, #-16]
  404150:	sub	x1, x29, #0x20
  404154:	bl	41aab0 <ferror@plt+0x18380>
  404158:	stur	w0, [x29, #-44]
  40415c:	ldur	w8, [x29, #-44]
  404160:	cmp	w8, #0x0
  404164:	cset	w8, ge  // ge = tcont
  404168:	tbnz	w8, #0, 4041b8 <ferror@plt+0x1a88>
  40416c:	ldur	x0, [x29, #-16]
  404170:	bl	418528 <ferror@plt+0x15df8>
  404174:	ldur	w8, [x29, #-44]
  404178:	mov	w9, wzr
  40417c:	subs	w8, w9, w8
  404180:	str	x0, [sp, #24]
  404184:	mov	w0, w8
  404188:	bl	402370 <strerror@plt>
  40418c:	mov	w8, #0x3                   	// #3
  404190:	str	x0, [sp, #16]
  404194:	mov	w0, w8
  404198:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  40419c:	add	x1, x1, #0x546
  4041a0:	ldr	x2, [sp, #24]
  4041a4:	ldr	x3, [sp, #16]
  4041a8:	bl	40dca4 <ferror@plt+0xb574>
  4041ac:	ldur	w8, [x29, #-44]
  4041b0:	stur	w8, [x29, #-4]
  4041b4:	b	404474 <ferror@plt+0x1d44>
  4041b8:	ldr	x8, [sp, #64]
  4041bc:	ldr	x9, [x8]
  4041c0:	cbz	x9, 4041ec <ferror@plt+0x1abc>
  4041c4:	ldr	x8, [sp, #64]
  4041c8:	ldr	x0, [x8]
  4041cc:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4041d0:	add	x1, x1, #0x236
  4041d4:	bl	402470 <strcmp@plt>
  4041d8:	cbnz	w0, 4041ec <ferror@plt+0x1abc>
  4041dc:	ldur	x0, [x29, #-32]
  4041e0:	bl	404484 <ferror@plt+0x1d54>
  4041e4:	stur	w0, [x29, #-44]
  4041e8:	b	40443c <ferror@plt+0x1d0c>
  4041ec:	ldur	x8, [x29, #-32]
  4041f0:	stur	x8, [x29, #-24]
  4041f4:	ldur	x8, [x29, #-24]
  4041f8:	cbz	x8, 404324 <ferror@plt+0x1bf4>
  4041fc:	ldur	x0, [x29, #-24]
  404200:	bl	41b0a8 <ferror@plt+0x18978>
  404204:	stur	x0, [x29, #-56]
  404208:	ldur	x0, [x29, #-24]
  40420c:	bl	41b0e8 <ferror@plt+0x189b8>
  404210:	stur	x0, [x29, #-64]
  404214:	ldr	x8, [sp, #64]
  404218:	ldr	x9, [x8]
  40421c:	cbz	x9, 404254 <ferror@plt+0x1b24>
  404220:	ldr	x8, [sp, #64]
  404224:	ldr	x0, [x8]
  404228:	ldur	x1, [x29, #-56]
  40422c:	bl	402470 <strcmp@plt>
  404230:	cbz	w0, 404238 <ferror@plt+0x1b08>
  404234:	b	404310 <ferror@plt+0x1be0>
  404238:	ldur	x1, [x29, #-64]
  40423c:	ldr	x8, [sp, #56]
  404240:	ldrb	w2, [x8]
  404244:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404248:	add	x0, x0, #0x577
  40424c:	bl	402660 <printf@plt>
  404250:	b	404310 <ferror@plt+0x1be0>
  404254:	ldur	x0, [x29, #-56]
  404258:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  40425c:	add	x1, x1, #0x236
  404260:	bl	402470 <strcmp@plt>
  404264:	cbz	w0, 40427c <ferror@plt+0x1b4c>
  404268:	ldur	x0, [x29, #-56]
  40426c:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  404270:	add	x1, x1, #0x56b
  404274:	bl	402470 <strcmp@plt>
  404278:	cbnz	w0, 4042a8 <ferror@plt+0x1b78>
  40427c:	ldur	x0, [x29, #-56]
  404280:	ldur	x1, [x29, #-64]
  404284:	sub	x2, x29, #0x28
  404288:	bl	404668 <ferror@plt+0x1f38>
  40428c:	stur	w0, [x29, #-44]
  404290:	ldur	w8, [x29, #-44]
  404294:	cmp	w8, #0x0
  404298:	cset	w8, ge  // ge = tcont
  40429c:	tbnz	w8, #0, 4042a4 <ferror@plt+0x1b74>
  4042a0:	b	40443c <ferror@plt+0x1d0c>
  4042a4:	b	404310 <ferror@plt+0x1be0>
  4042a8:	ldr	x8, [sp, #56]
  4042ac:	ldrb	w9, [x8]
  4042b0:	cbnz	w9, 4042d4 <ferror@plt+0x1ba4>
  4042b4:	ldur	x1, [x29, #-56]
  4042b8:	ldur	x2, [x29, #-64]
  4042bc:	ldr	x8, [sp, #56]
  4042c0:	ldrb	w3, [x8]
  4042c4:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  4042c8:	add	x0, x0, #0x574
  4042cc:	bl	402660 <printf@plt>
  4042d0:	b	404310 <ferror@plt+0x1be0>
  4042d4:	ldur	x0, [x29, #-56]
  4042d8:	bl	4020e0 <strlen@plt>
  4042dc:	stur	w0, [x29, #-68]
  4042e0:	ldur	x1, [x29, #-56]
  4042e4:	ldur	w8, [x29, #-68]
  4042e8:	mov	w9, #0xf                   	// #15
  4042ec:	subs	w2, w9, w8
  4042f0:	ldur	x4, [x29, #-64]
  4042f4:	ldr	x10, [sp, #56]
  4042f8:	ldrb	w5, [x10]
  4042fc:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404300:	add	x0, x0, #0x57c
  404304:	adrp	x3, 425000 <ferror@plt+0x228d0>
  404308:	add	x3, x3, #0xbdb
  40430c:	bl	402660 <printf@plt>
  404310:	ldur	x0, [x29, #-32]
  404314:	ldur	x1, [x29, #-24]
  404318:	bl	4127ec <ferror@plt+0x100bc>
  40431c:	stur	x0, [x29, #-24]
  404320:	b	4041f4 <ferror@plt+0x1ac4>
  404324:	ldr	x8, [sp, #64]
  404328:	ldr	x9, [x8]
  40432c:	cbz	x9, 404334 <ferror@plt+0x1c04>
  404330:	b	40443c <ferror@plt+0x1d0c>
  404334:	ldur	x8, [x29, #-40]
  404338:	cbz	x8, 40443c <ferror@plt+0x1d0c>
  40433c:	ldur	x8, [x29, #-40]
  404340:	str	x8, [sp, #80]
  404344:	ldr	x8, [sp, #80]
  404348:	ldr	x8, [x8]
  40434c:	stur	x8, [x29, #-40]
  404350:	ldr	x8, [sp, #80]
  404354:	ldr	x8, [x8, #16]
  404358:	cbnz	x8, 404398 <ferror@plt+0x1c68>
  40435c:	ldr	x8, [sp, #80]
  404360:	ldr	w2, [x8, #32]
  404364:	ldr	x8, [sp, #80]
  404368:	ldr	x3, [x8, #8]
  40436c:	ldr	x8, [sp, #80]
  404370:	ldr	w4, [x8, #40]
  404374:	ldr	x8, [sp, #80]
  404378:	ldr	x5, [x8, #24]
  40437c:	ldr	x8, [sp, #56]
  404380:	ldrb	w6, [x8]
  404384:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404388:	add	x0, x0, #0x588
  40438c:	ldr	x1, [sp, #48]
  404390:	bl	402660 <printf@plt>
  404394:	b	404430 <ferror@plt+0x1d00>
  404398:	ldr	x8, [sp, #80]
  40439c:	ldr	x8, [x8, #24]
  4043a0:	cbz	x8, 4043f8 <ferror@plt+0x1cc8>
  4043a4:	ldr	x8, [sp, #80]
  4043a8:	ldr	w2, [x8, #32]
  4043ac:	ldr	x8, [sp, #80]
  4043b0:	ldr	x3, [x8, #8]
  4043b4:	ldr	x8, [sp, #80]
  4043b8:	ldr	w4, [x8, #36]
  4043bc:	ldr	x8, [sp, #80]
  4043c0:	ldr	x5, [x8, #16]
  4043c4:	ldr	x8, [sp, #80]
  4043c8:	ldr	w6, [x8, #40]
  4043cc:	ldr	x8, [sp, #80]
  4043d0:	ldr	x7, [x8, #24]
  4043d4:	ldr	x8, [sp, #56]
  4043d8:	ldrb	w9, [x8]
  4043dc:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  4043e0:	add	x0, x0, #0x59f
  4043e4:	ldr	x1, [sp, #48]
  4043e8:	mov	x10, sp
  4043ec:	str	w9, [x10]
  4043f0:	bl	402660 <printf@plt>
  4043f4:	b	404430 <ferror@plt+0x1d00>
  4043f8:	ldr	x8, [sp, #80]
  4043fc:	ldr	w2, [x8, #32]
  404400:	ldr	x8, [sp, #80]
  404404:	ldr	x3, [x8, #8]
  404408:	ldr	x8, [sp, #80]
  40440c:	ldr	w4, [x8, #36]
  404410:	ldr	x8, [sp, #80]
  404414:	ldr	x5, [x8, #16]
  404418:	ldr	x8, [sp, #56]
  40441c:	ldrb	w6, [x8]
  404420:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404424:	add	x0, x0, #0x588
  404428:	ldr	x1, [sp, #48]
  40442c:	bl	402660 <printf@plt>
  404430:	ldr	x0, [sp, #80]
  404434:	bl	4024e0 <free@plt>
  404438:	b	404334 <ferror@plt+0x1c04>
  40443c:	ldur	x8, [x29, #-40]
  404440:	cbz	x8, 404464 <ferror@plt+0x1d34>
  404444:	ldur	x8, [x29, #-40]
  404448:	str	x8, [sp, #72]
  40444c:	ldur	x8, [x29, #-40]
  404450:	ldr	x8, [x8]
  404454:	stur	x8, [x29, #-40]
  404458:	ldr	x0, [sp, #72]
  40445c:	bl	4024e0 <free@plt>
  404460:	b	40443c <ferror@plt+0x1d0c>
  404464:	ldur	x0, [x29, #-32]
  404468:	bl	41b068 <ferror@plt+0x18938>
  40446c:	ldur	w8, [x29, #-44]
  404470:	stur	w8, [x29, #-4]
  404474:	ldur	w0, [x29, #-4]
  404478:	ldp	x29, x30, [sp, #160]
  40447c:	add	sp, sp, #0xb0
  404480:	ret
  404484:	sub	sp, sp, #0x60
  404488:	stp	x29, x30, [sp, #80]
  40448c:	add	x29, sp, #0x50
  404490:	mov	x8, xzr
  404494:	adrp	x9, 437000 <ferror@plt+0x348d0>
  404498:	add	x9, x9, #0x39c
  40449c:	stur	x0, [x29, #-8]
  4044a0:	stur	x8, [x29, #-24]
  4044a4:	stur	wzr, [x29, #-28]
  4044a8:	ldur	x8, [x29, #-8]
  4044ac:	stur	x8, [x29, #-16]
  4044b0:	str	x9, [sp, #8]
  4044b4:	ldur	x8, [x29, #-16]
  4044b8:	cbz	x8, 40453c <ferror@plt+0x1e0c>
  4044bc:	ldur	x0, [x29, #-16]
  4044c0:	bl	41b0a8 <ferror@plt+0x18978>
  4044c4:	str	x0, [sp, #40]
  4044c8:	ldur	x0, [x29, #-16]
  4044cc:	bl	41b0e8 <ferror@plt+0x189b8>
  4044d0:	str	x0, [sp, #32]
  4044d4:	ldr	x0, [sp, #40]
  4044d8:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4044dc:	add	x1, x1, #0x236
  4044e0:	bl	402470 <strcmp@plt>
  4044e4:	cbz	w0, 404500 <ferror@plt+0x1dd0>
  4044e8:	ldr	x0, [sp, #40]
  4044ec:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4044f0:	add	x1, x1, #0x56b
  4044f4:	bl	402470 <strcmp@plt>
  4044f8:	cbz	w0, 404500 <ferror@plt+0x1dd0>
  4044fc:	b	404528 <ferror@plt+0x1df8>
  404500:	ldr	x0, [sp, #40]
  404504:	ldr	x1, [sp, #32]
  404508:	sub	x2, x29, #0x18
  40450c:	bl	404668 <ferror@plt+0x1f38>
  404510:	stur	w0, [x29, #-28]
  404514:	ldur	w8, [x29, #-28]
  404518:	cmp	w8, #0x0
  40451c:	cset	w8, ge  // ge = tcont
  404520:	tbnz	w8, #0, 404528 <ferror@plt+0x1df8>
  404524:	b	404630 <ferror@plt+0x1f00>
  404528:	ldur	x0, [x29, #-8]
  40452c:	ldur	x1, [x29, #-16]
  404530:	bl	4127ec <ferror@plt+0x100bc>
  404534:	stur	x0, [x29, #-16]
  404538:	b	4044b4 <ferror@plt+0x1d84>
  40453c:	ldur	x8, [x29, #-24]
  404540:	cbz	x8, 404630 <ferror@plt+0x1f00>
  404544:	ldur	x8, [x29, #-24]
  404548:	str	x8, [sp, #24]
  40454c:	ldr	x8, [sp, #24]
  404550:	ldr	x8, [x8]
  404554:	stur	x8, [x29, #-24]
  404558:	ldr	x8, [sp, #24]
  40455c:	ldr	x8, [x8, #16]
  404560:	cbnz	x8, 40459c <ferror@plt+0x1e6c>
  404564:	ldr	x8, [sp, #24]
  404568:	ldr	w1, [x8, #32]
  40456c:	ldr	x8, [sp, #24]
  404570:	ldr	x2, [x8, #8]
  404574:	ldr	x8, [sp, #24]
  404578:	ldr	w3, [x8, #40]
  40457c:	ldr	x8, [sp, #24]
  404580:	ldr	x4, [x8, #24]
  404584:	ldr	x8, [sp, #8]
  404588:	ldrb	w5, [x8]
  40458c:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404590:	add	x0, x0, #0x5b7
  404594:	bl	402660 <printf@plt>
  404598:	b	404624 <ferror@plt+0x1ef4>
  40459c:	ldr	x8, [sp, #24]
  4045a0:	ldr	x8, [x8, #24]
  4045a4:	cbz	x8, 4045f0 <ferror@plt+0x1ec0>
  4045a8:	ldr	x8, [sp, #24]
  4045ac:	ldr	w1, [x8, #32]
  4045b0:	ldr	x8, [sp, #24]
  4045b4:	ldr	x2, [x8, #8]
  4045b8:	ldr	x8, [sp, #24]
  4045bc:	ldr	w3, [x8, #36]
  4045c0:	ldr	x8, [sp, #24]
  4045c4:	ldr	x4, [x8, #16]
  4045c8:	ldr	x8, [sp, #24]
  4045cc:	ldr	w5, [x8, #40]
  4045d0:	ldr	x8, [sp, #24]
  4045d4:	ldr	x6, [x8, #24]
  4045d8:	ldr	x8, [sp, #8]
  4045dc:	ldrb	w7, [x8]
  4045e0:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  4045e4:	add	x0, x0, #0x5a4
  4045e8:	bl	402660 <printf@plt>
  4045ec:	b	404624 <ferror@plt+0x1ef4>
  4045f0:	ldr	x8, [sp, #24]
  4045f4:	ldr	w1, [x8, #32]
  4045f8:	ldr	x8, [sp, #24]
  4045fc:	ldr	x2, [x8, #8]
  404600:	ldr	x8, [sp, #24]
  404604:	ldr	w3, [x8, #36]
  404608:	ldr	x8, [sp, #24]
  40460c:	ldr	x4, [x8, #16]
  404610:	ldr	x8, [sp, #8]
  404614:	ldrb	w5, [x8]
  404618:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  40461c:	add	x0, x0, #0x58d
  404620:	bl	402660 <printf@plt>
  404624:	ldr	x0, [sp, #24]
  404628:	bl	4024e0 <free@plt>
  40462c:	b	40453c <ferror@plt+0x1e0c>
  404630:	ldur	x8, [x29, #-24]
  404634:	cbz	x8, 404658 <ferror@plt+0x1f28>
  404638:	ldur	x8, [x29, #-24]
  40463c:	str	x8, [sp, #16]
  404640:	ldur	x8, [x29, #-24]
  404644:	ldr	x8, [x8]
  404648:	stur	x8, [x29, #-24]
  40464c:	ldr	x0, [sp, #16]
  404650:	bl	4024e0 <free@plt>
  404654:	b	404630 <ferror@plt+0x1f00>
  404658:	ldur	w0, [x29, #-28]
  40465c:	ldp	x29, x30, [sp, #80]
  404660:	add	sp, sp, #0x60
  404664:	ret
  404668:	sub	sp, sp, #0x70
  40466c:	stp	x29, x30, [sp, #96]
  404670:	add	x29, sp, #0x60
  404674:	mov	w8, #0x3a                  	// #58
  404678:	stur	x0, [x29, #-16]
  40467c:	stur	x1, [x29, #-24]
  404680:	stur	x2, [x29, #-32]
  404684:	ldur	x0, [x29, #-24]
  404688:	mov	w1, w8
  40468c:	bl	402510 <strchr@plt>
  404690:	str	x0, [sp, #8]
  404694:	ldr	x9, [sp, #8]
  404698:	cbnz	x9, 4046bc <ferror@plt+0x1f8c>
  40469c:	ldur	x2, [x29, #-16]
  4046a0:	ldur	x3, [x29, #-24]
  4046a4:	mov	w0, #0x3                   	// #3
  4046a8:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4046ac:	add	x1, x1, #0x5c6
  4046b0:	bl	40dca4 <ferror@plt+0xb574>
  4046b4:	stur	wzr, [x29, #-4]
  4046b8:	b	404780 <ferror@plt+0x2050>
  4046bc:	ldur	x8, [x29, #-24]
  4046c0:	stur	x8, [x29, #-40]
  4046c4:	ldr	x8, [sp, #8]
  4046c8:	ldur	x9, [x29, #-24]
  4046cc:	subs	x8, x8, x9
  4046d0:	str	w8, [sp, #36]
  4046d4:	ldur	x0, [x29, #-16]
  4046d8:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4046dc:	add	x1, x1, #0x236
  4046e0:	bl	402470 <strcmp@plt>
  4046e4:	cbnz	w0, 404710 <ferror@plt+0x1fe0>
  4046e8:	ldr	x8, [sp, #8]
  4046ec:	add	x8, x8, #0x1
  4046f0:	str	x8, [sp, #48]
  4046f4:	ldr	x0, [sp, #48]
  4046f8:	bl	4020e0 <strlen@plt>
  4046fc:	str	w0, [sp, #32]
  404700:	mov	x8, xzr
  404704:	str	x8, [sp, #40]
  404708:	str	wzr, [sp, #28]
  40470c:	b	404734 <ferror@plt+0x2004>
  404710:	mov	x8, xzr
  404714:	str	x8, [sp, #48]
  404718:	str	wzr, [sp, #32]
  40471c:	ldr	x8, [sp, #8]
  404720:	add	x8, x8, #0x1
  404724:	str	x8, [sp, #40]
  404728:	ldr	x0, [sp, #40]
  40472c:	bl	4020e0 <strlen@plt>
  404730:	str	w0, [sp, #28]
  404734:	ldur	x0, [x29, #-40]
  404738:	ldr	w1, [sp, #36]
  40473c:	ldr	x2, [sp, #48]
  404740:	ldr	w3, [sp, #32]
  404744:	ldr	x4, [sp, #40]
  404748:	ldr	w5, [sp, #28]
  40474c:	ldur	x6, [x29, #-32]
  404750:	bl	404790 <ferror@plt+0x2060>
  404754:	str	x0, [sp, #16]
  404758:	ldr	x8, [sp, #16]
  40475c:	cbnz	x8, 40477c <ferror@plt+0x204c>
  404760:	mov	w0, #0x3                   	// #3
  404764:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  404768:	add	x1, x1, #0x5ea
  40476c:	bl	40dca4 <ferror@plt+0xb574>
  404770:	mov	w8, #0xfffffff4            	// #-12
  404774:	stur	w8, [x29, #-4]
  404778:	b	404780 <ferror@plt+0x2050>
  40477c:	stur	wzr, [x29, #-4]
  404780:	ldur	w0, [x29, #-4]
  404784:	ldp	x29, x30, [sp, #96]
  404788:	add	sp, sp, #0x70
  40478c:	ret
  404790:	sub	sp, sp, #0x60
  404794:	stp	x29, x30, [sp, #80]
  404798:	add	x29, sp, #0x50
  40479c:	stur	x0, [x29, #-16]
  4047a0:	stur	w1, [x29, #-20]
  4047a4:	stur	x2, [x29, #-32]
  4047a8:	stur	w3, [x29, #-36]
  4047ac:	str	x4, [sp, #32]
  4047b0:	str	w5, [sp, #28]
  4047b4:	str	x6, [sp, #16]
  4047b8:	ldr	x8, [sp, #16]
  4047bc:	ldr	x8, [x8]
  4047c0:	str	x8, [sp, #8]
  4047c4:	ldr	x8, [sp, #8]
  4047c8:	cbz	x8, 40480c <ferror@plt+0x20dc>
  4047cc:	ldr	x8, [sp, #8]
  4047d0:	ldr	w9, [x8, #32]
  4047d4:	ldur	w10, [x29, #-20]
  4047d8:	cmp	w9, w10
  4047dc:	b.ne	4047fc <ferror@plt+0x20cc>  // b.any
  4047e0:	ldr	x8, [sp, #8]
  4047e4:	ldr	x0, [x8, #8]
  4047e8:	ldur	x1, [x29, #-16]
  4047ec:	ldursw	x2, [x29, #-20]
  4047f0:	bl	402430 <memcmp@plt>
  4047f4:	cbnz	w0, 4047fc <ferror@plt+0x20cc>
  4047f8:	b	40480c <ferror@plt+0x20dc>
  4047fc:	ldr	x8, [sp, #8]
  404800:	ldr	x8, [x8]
  404804:	str	x8, [sp, #8]
  404808:	b	4047c4 <ferror@plt+0x2094>
  40480c:	ldr	x8, [sp, #8]
  404810:	cbnz	x8, 40488c <ferror@plt+0x215c>
  404814:	mov	x0, #0x30                  	// #48
  404818:	bl	402280 <malloc@plt>
  40481c:	str	x0, [sp, #8]
  404820:	ldr	x8, [sp, #8]
  404824:	cbnz	x8, 404834 <ferror@plt+0x2104>
  404828:	mov	x8, xzr
  40482c:	stur	x8, [x29, #-8]
  404830:	b	4048d4 <ferror@plt+0x21a4>
  404834:	ldr	x8, [sp, #16]
  404838:	ldr	x8, [x8]
  40483c:	ldr	x9, [sp, #8]
  404840:	str	x8, [x9]
  404844:	ldr	x8, [sp, #8]
  404848:	ldr	x9, [sp, #16]
  40484c:	str	x8, [x9]
  404850:	ldur	x8, [x29, #-16]
  404854:	ldr	x9, [sp, #8]
  404858:	str	x8, [x9, #8]
  40485c:	ldur	w10, [x29, #-20]
  404860:	ldr	x8, [sp, #8]
  404864:	str	w10, [x8, #32]
  404868:	ldr	x8, [sp, #8]
  40486c:	mov	x9, xzr
  404870:	str	x9, [x8, #16]
  404874:	ldr	x8, [sp, #8]
  404878:	str	x9, [x8, #24]
  40487c:	ldr	x8, [sp, #8]
  404880:	str	wzr, [x8, #36]
  404884:	ldr	x8, [sp, #8]
  404888:	str	wzr, [x8, #40]
  40488c:	ldur	x8, [x29, #-32]
  404890:	cbz	x8, 4048ac <ferror@plt+0x217c>
  404894:	ldur	x8, [x29, #-32]
  404898:	ldr	x9, [sp, #8]
  40489c:	str	x8, [x9, #16]
  4048a0:	ldur	w10, [x29, #-36]
  4048a4:	ldr	x8, [sp, #8]
  4048a8:	str	w10, [x8, #36]
  4048ac:	ldr	x8, [sp, #32]
  4048b0:	cbz	x8, 4048cc <ferror@plt+0x219c>
  4048b4:	ldr	x8, [sp, #32]
  4048b8:	ldr	x9, [sp, #8]
  4048bc:	str	x8, [x9, #24]
  4048c0:	ldr	w10, [sp, #28]
  4048c4:	ldr	x8, [sp, #8]
  4048c8:	str	w10, [x8, #40]
  4048cc:	ldr	x8, [sp, #8]
  4048d0:	stur	x8, [x29, #-8]
  4048d4:	ldur	x0, [x29, #-8]
  4048d8:	ldp	x29, x30, [sp, #80]
  4048dc:	add	sp, sp, #0x60
  4048e0:	ret
  4048e4:	stp	x29, x30, [sp, #-32]!
  4048e8:	str	x28, [sp, #16]
  4048ec:	mov	x29, sp
  4048f0:	sub	sp, sp, #0x1, lsl #12
  4048f4:	sub	sp, sp, #0x230
  4048f8:	mov	x8, xzr
  4048fc:	adrp	x9, 437000 <ferror@plt+0x348d0>
  404900:	add	x9, x9, #0x3a4
  404904:	adrp	x10, 437000 <ferror@plt+0x348d0>
  404908:	add	x10, x10, #0x460
  40490c:	sub	x11, x29, #0x8
  404910:	stur	w0, [x29, #-8]
  404914:	stur	x1, [x29, #-16]
  404918:	stur	x8, [x29, #-32]
  40491c:	stur	x8, [x29, #-48]
  404920:	stur	wzr, [x29, #-52]
  404924:	stur	wzr, [x29, #-56]
  404928:	str	x8, [sp, #496]
  40492c:	str	x8, [sp, #488]
  404930:	str	x8, [sp, #480]
  404934:	str	wzr, [sp, #476]
  404938:	str	wzr, [sp, #472]
  40493c:	str	wzr, [sp, #468]
  404940:	str	wzr, [sp, #464]
  404944:	str	wzr, [sp, #460]
  404948:	ldur	x1, [x29, #-16]
  40494c:	mov	x0, x11
  404950:	str	x9, [sp, #24]
  404954:	str	x10, [sp, #16]
  404958:	bl	404f38 <ferror@plt+0x2808>
  40495c:	stur	x0, [x29, #-40]
  404960:	ldur	x8, [x29, #-40]
  404964:	cbnz	x8, 404984 <ferror@plt+0x2254>
  404968:	mov	w0, #0x3                   	// #3
  40496c:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  404970:	add	x1, x1, #0x9e9
  404974:	bl	40dca4 <ferror@plt+0xb574>
  404978:	mov	w8, #0x1                   	// #1
  40497c:	stur	w8, [x29, #-4]
  404980:	b	404f20 <ferror@plt+0x27f0>
  404984:	add	x4, sp, #0x1c0
  404988:	str	wzr, [sp, #448]
  40498c:	ldur	w0, [x29, #-8]
  404990:	ldur	x1, [x29, #-40]
  404994:	adrp	x2, 422000 <ferror@plt+0x1f8d0>
  404998:	add	x2, x2, #0x648
  40499c:	adrp	x3, 422000 <ferror@plt+0x1f8d0>
  4049a0:	add	x3, x3, #0x660
  4049a4:	bl	402450 <getopt_long@plt>
  4049a8:	str	w0, [sp, #452]
  4049ac:	ldr	w8, [sp, #452]
  4049b0:	mov	w9, #0xffffffff            	// #-1
  4049b4:	cmp	w8, w9
  4049b8:	b.ne	4049c0 <ferror@plt+0x2290>  // b.any
  4049bc:	b	404cb0 <ferror@plt+0x2580>
  4049c0:	ldr	w8, [sp, #452]
  4049c4:	subs	w8, w8, #0x1
  4049c8:	mov	w9, w8
  4049cc:	ubfx	x9, x9, #0, #32
  4049d0:	cmp	x9, #0x75
  4049d4:	str	x9, [sp, #8]
  4049d8:	b.hi	404c8c <ferror@plt+0x255c>  // b.pmore
  4049dc:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  4049e0:	add	x8, x8, #0x7f0
  4049e4:	ldr	x11, [sp, #8]
  4049e8:	ldrsw	x10, [x8, x11, lsl #2]
  4049ec:	add	x9, x8, x10
  4049f0:	br	x9
  4049f4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4049f8:	add	x8, x8, #0x3a0
  4049fc:	mov	w9, #0x4                   	// #4
  404a00:	str	w9, [x8]
  404a04:	mov	w9, #0x1                   	// #1
  404a08:	str	w9, [sp, #476]
  404a0c:	b	404cac <ferror@plt+0x257c>
  404a10:	mov	w8, #0x1                   	// #1
  404a14:	str	w8, [sp, #472]
  404a18:	b	404cac <ferror@plt+0x257c>
  404a1c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a20:	add	x8, x8, #0x490
  404a24:	mov	w9, #0x1                   	// #1
  404a28:	str	w9, [x8]
  404a2c:	b	404cac <ferror@plt+0x257c>
  404a30:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a34:	add	x8, x8, #0x494
  404a38:	mov	w9, #0x1                   	// #1
  404a3c:	str	w9, [x8]
  404a40:	b	404cac <ferror@plt+0x257c>
  404a44:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a48:	add	x8, x8, #0x498
  404a4c:	mov	w9, #0x1                   	// #1
  404a50:	str	w9, [x8]
  404a54:	b	404cac <ferror@plt+0x257c>
  404a58:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a5c:	add	x8, x8, #0x49c
  404a60:	mov	w9, #0x1                   	// #1
  404a64:	str	w9, [x8]
  404a68:	b	404cac <ferror@plt+0x257c>
  404a6c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a70:	add	x8, x8, #0x4a0
  404a74:	mov	w9, #0x1                   	// #1
  404a78:	str	w9, [x8]
  404a7c:	b	404cac <ferror@plt+0x257c>
  404a80:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a84:	add	x8, x8, #0x4a4
  404a88:	mov	w9, #0x1                   	// #1
  404a8c:	str	w9, [x8]
  404a90:	b	404cac <ferror@plt+0x257c>
  404a94:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404a98:	add	x8, x8, #0x4a8
  404a9c:	mov	w9, #0x1                   	// #1
  404aa0:	str	w9, [x8]
  404aa4:	b	404cac <ferror@plt+0x257c>
  404aa8:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404aac:	add	x8, x8, #0x4ac
  404ab0:	mov	w9, #0x1                   	// #1
  404ab4:	str	w9, [x8]
  404ab8:	b	404cac <ferror@plt+0x257c>
  404abc:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404ac0:	add	x8, x8, #0x4b0
  404ac4:	mov	w9, #0x1                   	// #1
  404ac8:	str	w9, [x8]
  404acc:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404ad0:	add	x8, x8, #0x4b4
  404ad4:	str	w9, [x8]
  404ad8:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404adc:	add	x8, x8, #0x4b8
  404ae0:	str	w9, [x8]
  404ae4:	b	404cac <ferror@plt+0x257c>
  404ae8:	mov	w8, #0x1                   	// #1
  404aec:	str	w8, [sp, #468]
  404af0:	b	404cac <ferror@plt+0x257c>
  404af4:	mov	w8, #0x1                   	// #1
  404af8:	str	w8, [sp, #464]
  404afc:	b	404cac <ferror@plt+0x257c>
  404b00:	mov	w8, #0x1                   	// #1
  404b04:	str	w8, [sp, #460]
  404b08:	b	404cac <ferror@plt+0x257c>
  404b0c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404b10:	add	x8, x8, #0x4b4
  404b14:	mov	w9, #0x1                   	// #1
  404b18:	str	w9, [x8]
  404b1c:	b	404cac <ferror@plt+0x257c>
  404b20:	ldur	w8, [x29, #-56]
  404b24:	add	w8, w8, #0x2
  404b28:	mov	w0, w8
  404b2c:	sxtw	x9, w0
  404b30:	mov	x10, #0x8                   	// #8
  404b34:	mul	x9, x10, x9
  404b38:	str	x9, [sp, #440]
  404b3c:	ldur	x0, [x29, #-48]
  404b40:	ldr	x1, [sp, #440]
  404b44:	bl	402320 <realloc@plt>
  404b48:	str	x0, [sp, #432]
  404b4c:	ldr	x9, [sp, #432]
  404b50:	cbnz	x9, 404b70 <ferror@plt+0x2440>
  404b54:	mov	w0, #0x3                   	// #3
  404b58:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  404b5c:	add	x1, x1, #0xb48
  404b60:	bl	40dca4 <ferror@plt+0xb574>
  404b64:	mov	w8, #0xffffffff            	// #-1
  404b68:	str	w8, [sp, #456]
  404b6c:	b	404ee4 <ferror@plt+0x27b4>
  404b70:	ldr	x8, [sp, #432]
  404b74:	stur	x8, [x29, #-48]
  404b78:	ldr	x8, [sp, #16]
  404b7c:	ldr	x9, [x8]
  404b80:	ldur	x10, [x29, #-48]
  404b84:	ldursw	x11, [x29, #-56]
  404b88:	mov	x12, #0x8                   	// #8
  404b8c:	mul	x11, x12, x11
  404b90:	add	x10, x10, x11
  404b94:	str	x9, [x10]
  404b98:	ldur	w13, [x29, #-56]
  404b9c:	add	w13, w13, #0x1
  404ba0:	stur	w13, [x29, #-56]
  404ba4:	ldur	x9, [x29, #-48]
  404ba8:	ldursw	x10, [x29, #-56]
  404bac:	mul	x10, x12, x10
  404bb0:	add	x9, x9, x10
  404bb4:	mov	x10, xzr
  404bb8:	str	x10, [x9]
  404bbc:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404bc0:	add	x0, x0, #0xa16
  404bc4:	bl	405324 <ferror@plt+0x2bf4>
  404bc8:	ldr	x8, [sp, #16]
  404bcc:	ldr	x0, [x8]
  404bd0:	bl	405324 <ferror@plt+0x2bf4>
  404bd4:	b	404cac <ferror@plt+0x257c>
  404bd8:	ldr	x8, [sp, #16]
  404bdc:	ldr	x9, [x8]
  404be0:	str	x9, [sp, #488]
  404be4:	b	404cac <ferror@plt+0x257c>
  404be8:	ldr	x8, [sp, #16]
  404bec:	ldr	x9, [x8]
  404bf0:	str	x9, [sp, #480]
  404bf4:	b	404cac <ferror@plt+0x257c>
  404bf8:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404bfc:	add	x0, x0, #0xa19
  404c00:	bl	405324 <ferror@plt+0x2bf4>
  404c04:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404c08:	add	x8, x8, #0x4bc
  404c0c:	mov	w9, #0x1                   	// #1
  404c10:	str	w9, [x8]
  404c14:	b	404cac <ferror@plt+0x257c>
  404c18:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404c1c:	add	x0, x0, #0xa1c
  404c20:	bl	405324 <ferror@plt+0x2bf4>
  404c24:	ldr	x8, [sp, #24]
  404c28:	str	wzr, [x8]
  404c2c:	b	404cac <ferror@plt+0x257c>
  404c30:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  404c34:	add	x0, x0, #0xa1f
  404c38:	bl	405324 <ferror@plt+0x2bf4>
  404c3c:	ldr	x8, [sp, #24]
  404c40:	ldr	w9, [x8]
  404c44:	add	w9, w9, #0x1
  404c48:	str	w9, [x8]
  404c4c:	b	404cac <ferror@plt+0x257c>
  404c50:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  404c54:	add	x0, x0, #0x6a5
  404c58:	bl	402410 <puts@plt>
  404c5c:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  404c60:	add	x8, x8, #0x6b5
  404c64:	mov	x0, x8
  404c68:	bl	402410 <puts@plt>
  404c6c:	str	wzr, [sp, #456]
  404c70:	b	404ee4 <ferror@plt+0x27b4>
  404c74:	bl	4053e4 <ferror@plt+0x2cb4>
  404c78:	str	wzr, [sp, #456]
  404c7c:	b	404ee4 <ferror@plt+0x27b4>
  404c80:	mov	w8, #0xffffffff            	// #-1
  404c84:	str	w8, [sp, #456]
  404c88:	b	404ee4 <ferror@plt+0x27b4>
  404c8c:	ldr	w2, [sp, #452]
  404c90:	mov	w0, #0x3                   	// #3
  404c94:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  404c98:	add	x1, x1, #0x6dd
  404c9c:	bl	40dca4 <ferror@plt+0xb574>
  404ca0:	mov	w8, #0xffffffff            	// #-1
  404ca4:	str	w8, [sp, #456]
  404ca8:	b	404ee4 <ferror@plt+0x27b4>
  404cac:	b	404984 <ferror@plt+0x2254>
  404cb0:	ldur	x8, [x29, #-40]
  404cb4:	adrp	x9, 437000 <ferror@plt+0x348d0>
  404cb8:	add	x9, x9, #0x468
  404cbc:	ldrsw	x10, [x9]
  404cc0:	mov	x11, #0x8                   	// #8
  404cc4:	mul	x10, x11, x10
  404cc8:	add	x8, x8, x10
  404ccc:	stur	x8, [x29, #-32]
  404cd0:	ldur	w12, [x29, #-8]
  404cd4:	ldr	w13, [x9]
  404cd8:	subs	w12, w12, w13
  404cdc:	stur	w12, [x29, #-52]
  404ce0:	adrp	x8, 437000 <ferror@plt+0x348d0>
  404ce4:	add	x8, x8, #0x4bc
  404ce8:	ldr	w12, [x8]
  404cec:	cmp	w12, #0x0
  404cf0:	cset	w12, ne  // ne = any
  404cf4:	and	w0, w12, #0x1
  404cf8:	bl	40dc20 <ferror@plt+0xb4f0>
  404cfc:	ldr	w12, [sp, #468]
  404d00:	cbnz	w12, 404d28 <ferror@plt+0x25f8>
  404d04:	ldur	w8, [x29, #-52]
  404d08:	cbnz	w8, 404d28 <ferror@plt+0x25f8>
  404d0c:	mov	w0, #0x3                   	// #3
  404d10:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  404d14:	add	x1, x1, #0xa22
  404d18:	bl	40dca4 <ferror@plt+0xb574>
  404d1c:	mov	w8, #0xffffffff            	// #-1
  404d20:	str	w8, [sp, #456]
  404d24:	b	404ee4 <ferror@plt+0x27b4>
  404d28:	ldr	x8, [sp, #488]
  404d2c:	cbnz	x8, 404d38 <ferror@plt+0x2608>
  404d30:	ldr	x8, [sp, #480]
  404d34:	cbz	x8, 404dbc <ferror@plt+0x268c>
  404d38:	ldr	x8, [sp, #488]
  404d3c:	cbnz	x8, 404d4c <ferror@plt+0x261c>
  404d40:	adrp	x8, 425000 <ferror@plt+0x228d0>
  404d44:	add	x8, x8, #0xbdb
  404d48:	str	x8, [sp, #488]
  404d4c:	ldr	x8, [sp, #480]
  404d50:	cbnz	x8, 404d90 <ferror@plt+0x2660>
  404d54:	add	x0, sp, #0x2a
  404d58:	bl	402690 <uname@plt>
  404d5c:	cmp	w0, #0x0
  404d60:	cset	w8, ge  // ge = tcont
  404d64:	tbnz	w8, #0, 404d84 <ferror@plt+0x2654>
  404d68:	mov	w0, #0x3                   	// #3
  404d6c:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  404d70:	add	x1, x1, #0x261
  404d74:	bl	40dca4 <ferror@plt+0xb574>
  404d78:	mov	w8, #0xffffffff            	// #-1
  404d7c:	str	w8, [sp, #456]
  404d80:	b	404ee4 <ferror@plt+0x27b4>
  404d84:	add	x8, sp, #0x2a
  404d88:	add	x8, x8, #0x82
  404d8c:	str	x8, [sp, #480]
  404d90:	ldr	x3, [sp, #488]
  404d94:	ldr	x4, [sp, #480]
  404d98:	add	x8, sp, #0x1f8
  404d9c:	mov	x0, x8
  404da0:	mov	x1, #0x1000                	// #4096
  404da4:	adrp	x2, 421000 <ferror@plt+0x1e8d0>
  404da8:	add	x2, x2, #0x275
  404dac:	str	x8, [sp]
  404db0:	bl	402230 <snprintf@plt>
  404db4:	ldr	x8, [sp]
  404db8:	str	x8, [sp, #496]
  404dbc:	ldr	x0, [sp, #496]
  404dc0:	ldur	x1, [x29, #-48]
  404dc4:	bl	410948 <ferror@plt+0xe218>
  404dc8:	stur	x0, [x29, #-24]
  404dcc:	ldur	x8, [x29, #-24]
  404dd0:	cbnz	x8, 404df0 <ferror@plt+0x26c0>
  404dd4:	mov	w0, #0x3                   	// #3
  404dd8:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  404ddc:	add	x1, x1, #0x913
  404de0:	bl	40dca4 <ferror@plt+0xb574>
  404de4:	mov	w8, #0xffffffff            	// #-1
  404de8:	str	w8, [sp, #456]
  404dec:	b	404ee4 <ferror@plt+0x27b4>
  404df0:	ldur	x0, [x29, #-24]
  404df4:	ldr	x8, [sp, #24]
  404df8:	ldr	w1, [x8]
  404dfc:	bl	40def0 <ferror@plt+0xb7c0>
  404e00:	ldur	x0, [x29, #-24]
  404e04:	bl	411fa8 <ferror@plt+0xf878>
  404e08:	ldr	w9, [sp, #468]
  404e0c:	cbz	w9, 404e20 <ferror@plt+0x26f0>
  404e10:	ldur	x0, [x29, #-24]
  404e14:	bl	405420 <ferror@plt+0x2cf0>
  404e18:	str	w0, [sp, #456]
  404e1c:	b	404edc <ferror@plt+0x27ac>
  404e20:	ldr	w8, [sp, #464]
  404e24:	cbz	w8, 404e40 <ferror@plt+0x2710>
  404e28:	ldur	x0, [x29, #-24]
  404e2c:	ldur	x8, [x29, #-32]
  404e30:	ldr	x1, [x8]
  404e34:	bl	40559c <ferror@plt+0x2e6c>
  404e38:	str	w0, [sp, #456]
  404e3c:	b	404edc <ferror@plt+0x27ac>
  404e40:	ldr	w8, [sp, #460]
  404e44:	cbz	w8, 404e60 <ferror@plt+0x2730>
  404e48:	ldur	x0, [x29, #-24]
  404e4c:	ldur	x8, [x29, #-32]
  404e50:	ldr	x1, [x8]
  404e54:	bl	4056f8 <ferror@plt+0x2fc8>
  404e58:	str	w0, [sp, #456]
  404e5c:	b	404edc <ferror@plt+0x27ac>
  404e60:	ldr	w8, [sp, #472]
  404e64:	cbz	w8, 404e80 <ferror@plt+0x2750>
  404e68:	ldur	x0, [x29, #-24]
  404e6c:	ldur	x1, [x29, #-32]
  404e70:	ldur	w2, [x29, #-52]
  404e74:	bl	405854 <ferror@plt+0x3124>
  404e78:	str	w0, [sp, #456]
  404e7c:	b	404edc <ferror@plt+0x27ac>
  404e80:	ldr	w8, [sp, #476]
  404e84:	cbz	w8, 404ea0 <ferror@plt+0x2770>
  404e88:	ldur	x0, [x29, #-24]
  404e8c:	ldur	x1, [x29, #-32]
  404e90:	ldur	w2, [x29, #-52]
  404e94:	bl	4058e0 <ferror@plt+0x31b0>
  404e98:	str	w0, [sp, #456]
  404e9c:	b	404edc <ferror@plt+0x27ac>
  404ea0:	ldur	x0, [x29, #-32]
  404ea4:	ldur	w1, [x29, #-52]
  404ea8:	add	x2, sp, #0x20
  404eac:	bl	405974 <ferror@plt+0x3244>
  404eb0:	str	w0, [sp, #456]
  404eb4:	ldr	w8, [sp, #456]
  404eb8:	cbnz	w8, 404edc <ferror@plt+0x27ac>
  404ebc:	ldur	x0, [x29, #-24]
  404ec0:	ldur	x8, [x29, #-32]
  404ec4:	ldr	x1, [x8]
  404ec8:	ldr	x2, [sp, #32]
  404ecc:	bl	405c4c <ferror@plt+0x351c>
  404ed0:	str	w0, [sp, #456]
  404ed4:	ldr	x0, [sp, #32]
  404ed8:	bl	4024e0 <free@plt>
  404edc:	ldur	x0, [x29, #-24]
  404ee0:	bl	410e20 <ferror@plt+0xe6f0>
  404ee4:	bl	40dc7c <ferror@plt+0xb54c>
  404ee8:	ldur	x8, [x29, #-40]
  404eec:	ldur	x9, [x29, #-16]
  404ef0:	cmp	x8, x9
  404ef4:	b.eq	404f00 <ferror@plt+0x27d0>  // b.none
  404ef8:	ldur	x0, [x29, #-40]
  404efc:	bl	4024e0 <free@plt>
  404f00:	ldur	x0, [x29, #-48]
  404f04:	bl	4024e0 <free@plt>
  404f08:	ldr	w8, [sp, #456]
  404f0c:	mov	w9, wzr
  404f10:	mov	w10, #0x1                   	// #1
  404f14:	cmp	w8, #0x0
  404f18:	csel	w8, w9, w10, ge  // ge = tcont
  404f1c:	stur	w8, [x29, #-4]
  404f20:	ldur	w0, [x29, #-4]
  404f24:	add	sp, sp, #0x1, lsl #12
  404f28:	add	sp, sp, #0x230
  404f2c:	ldr	x28, [sp, #16]
  404f30:	ldp	x29, x30, [sp], #32
  404f34:	ret
  404f38:	sub	sp, sp, #0x90
  404f3c:	stp	x29, x30, [sp, #128]
  404f40:	add	x29, sp, #0x80
  404f44:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  404f48:	add	x8, x8, #0xa3f
  404f4c:	stur	x0, [x29, #-16]
  404f50:	stur	x1, [x29, #-24]
  404f54:	mov	x0, x8
  404f58:	bl	4026a0 <getenv@plt>
  404f5c:	stur	x0, [x29, #-40]
  404f60:	ldur	x8, [x29, #-16]
  404f64:	ldr	w9, [x8]
  404f68:	str	w9, [sp, #32]
  404f6c:	str	xzr, [sp, #16]
  404f70:	ldur	x8, [x29, #-40]
  404f74:	cbnz	x8, 404f84 <ferror@plt+0x2854>
  404f78:	ldur	x8, [x29, #-24]
  404f7c:	stur	x8, [x29, #-8]
  404f80:	b	405314 <ferror@plt+0x2be4>
  404f84:	ldur	x8, [x29, #-40]
  404f88:	stur	x8, [x29, #-32]
  404f8c:	ldur	x8, [x29, #-32]
  404f90:	ldrb	w9, [x8]
  404f94:	cbz	w9, 404fc4 <ferror@plt+0x2894>
  404f98:	ldur	x8, [x29, #-32]
  404f9c:	ldrb	w9, [x8]
  404fa0:	cmp	w9, #0x20
  404fa4:	b.ne	404fb4 <ferror@plt+0x2884>  // b.any
  404fa8:	ldr	x8, [sp, #16]
  404fac:	add	x8, x8, #0x1
  404fb0:	str	x8, [sp, #16]
  404fb4:	ldur	x8, [x29, #-32]
  404fb8:	add	x8, x8, #0x1
  404fbc:	stur	x8, [x29, #-32]
  404fc0:	b	404f8c <ferror@plt+0x285c>
  404fc4:	ldur	x8, [x29, #-32]
  404fc8:	ldur	x9, [x29, #-40]
  404fcc:	subs	x8, x8, x9
  404fd0:	str	x8, [sp, #24]
  404fd4:	ldrsw	x8, [sp, #32]
  404fd8:	ldr	x9, [sp, #16]
  404fdc:	add	x8, x8, x9
  404fe0:	add	x8, x8, #0x3
  404fe4:	ldr	x9, [sp, #24]
  404fe8:	add	x8, x8, x9
  404fec:	mov	x9, #0x8                   	// #8
  404ff0:	mul	x0, x9, x8
  404ff4:	bl	402280 <malloc@plt>
  404ff8:	stur	x0, [x29, #-48]
  404ffc:	ldur	x8, [x29, #-48]
  405000:	cbnz	x8, 405010 <ferror@plt+0x28e0>
  405004:	mov	x8, xzr
  405008:	stur	x8, [x29, #-8]
  40500c:	b	405314 <ferror@plt+0x2be4>
  405010:	ldur	x8, [x29, #-24]
  405014:	ldr	x8, [x8]
  405018:	ldur	x9, [x29, #-48]
  40501c:	str	x8, [x9]
  405020:	ldur	x8, [x29, #-48]
  405024:	ldrsw	x9, [sp, #32]
  405028:	mov	x10, #0x8                   	// #8
  40502c:	mul	x9, x10, x9
  405030:	add	x8, x8, x9
  405034:	ldr	x9, [sp, #16]
  405038:	mul	x9, x10, x9
  40503c:	add	x8, x8, x9
  405040:	add	x8, x8, #0x18
  405044:	str	x8, [sp, #56]
  405048:	stur	x8, [x29, #-56]
  40504c:	ldr	x0, [sp, #56]
  405050:	ldur	x1, [x29, #-40]
  405054:	ldr	x8, [sp, #24]
  405058:	add	x2, x8, #0x1
  40505c:	bl	4020a0 <memcpy@plt>
  405060:	ldur	x8, [x29, #-56]
  405064:	ldr	x9, [sp, #24]
  405068:	add	x8, x8, x9
  40506c:	str	x8, [sp, #64]
  405070:	mov	x8, xzr
  405074:	str	x8, [sp, #40]
  405078:	mov	w11, #0x1                   	// #1
  40507c:	str	w11, [sp, #36]
  405080:	ldr	x8, [sp, #56]
  405084:	str	x8, [sp, #48]
  405088:	ldr	x8, [sp, #48]
  40508c:	ldrb	w9, [x8]
  405090:	cbz	w9, 405254 <ferror@plt+0x2b24>
  405094:	ldr	x8, [sp, #40]
  405098:	cbnz	x8, 40511c <ferror@plt+0x29ec>
  40509c:	ldr	x8, [sp, #48]
  4050a0:	ldrb	w9, [x8]
  4050a4:	cmp	w9, #0x20
  4050a8:	b.ne	4050f0 <ferror@plt+0x29c0>  // b.any
  4050ac:	ldr	x8, [sp, #56]
  4050b0:	ldur	x9, [x29, #-48]
  4050b4:	ldrsw	x10, [sp, #36]
  4050b8:	mov	x11, #0x8                   	// #8
  4050bc:	mul	x10, x11, x10
  4050c0:	add	x9, x9, x10
  4050c4:	str	x8, [x9]
  4050c8:	ldr	w12, [sp, #36]
  4050cc:	add	w12, w12, #0x1
  4050d0:	str	w12, [sp, #36]
  4050d4:	ldr	x8, [sp, #48]
  4050d8:	mov	w12, #0x0                   	// #0
  4050dc:	strb	w12, [x8]
  4050e0:	ldr	x8, [sp, #48]
  4050e4:	add	x8, x8, #0x1
  4050e8:	str	x8, [sp, #56]
  4050ec:	b	405118 <ferror@plt+0x29e8>
  4050f0:	ldr	x8, [sp, #48]
  4050f4:	ldrb	w9, [x8]
  4050f8:	cmp	w9, #0x22
  4050fc:	b.eq	405110 <ferror@plt+0x29e0>  // b.none
  405100:	ldr	x8, [sp, #48]
  405104:	ldrb	w9, [x8]
  405108:	cmp	w9, #0x27
  40510c:	b.ne	405118 <ferror@plt+0x29e8>  // b.any
  405110:	ldr	x8, [sp, #48]
  405114:	str	x8, [sp, #40]
  405118:	b	405244 <ferror@plt+0x2b14>
  40511c:	ldr	x8, [sp, #48]
  405120:	ldrb	w9, [x8]
  405124:	ldr	x8, [sp, #40]
  405128:	ldrb	w10, [x8]
  40512c:	cmp	w9, w10
  405130:	b.ne	405244 <ferror@plt+0x2b14>  // b.any
  405134:	ldr	x8, [sp, #40]
  405138:	ldr	x9, [sp, #56]
  40513c:	cmp	x8, x9
  405140:	b.ne	40518c <ferror@plt+0x2a5c>  // b.any
  405144:	ldr	x8, [sp, #56]
  405148:	add	x8, x8, #0x1
  40514c:	ldur	x9, [x29, #-48]
  405150:	ldrsw	x10, [sp, #36]
  405154:	mov	x11, #0x8                   	// #8
  405158:	mul	x10, x11, x10
  40515c:	add	x9, x9, x10
  405160:	str	x8, [x9]
  405164:	ldr	w12, [sp, #36]
  405168:	add	w12, w12, #0x1
  40516c:	str	w12, [sp, #36]
  405170:	ldr	x8, [sp, #48]
  405174:	mov	w12, #0x0                   	// #0
  405178:	strb	w12, [x8]
  40517c:	ldr	x8, [sp, #48]
  405180:	add	x8, x8, #0x1
  405184:	str	x8, [sp, #56]
  405188:	b	40523c <ferror@plt+0x2b0c>
  40518c:	ldr	x8, [sp, #40]
  405190:	str	x8, [sp, #8]
  405194:	ldr	x8, [sp, #8]
  405198:	ldr	x9, [sp, #48]
  40519c:	mov	x10, #0xffffffffffffffff    	// #-1
  4051a0:	add	x9, x9, x10
  4051a4:	cmp	x8, x9
  4051a8:	b.cs	4051cc <ferror@plt+0x2a9c>  // b.hs, b.nlast
  4051ac:	ldr	x8, [sp, #8]
  4051b0:	ldrb	w9, [x8, #1]
  4051b4:	ldr	x8, [sp, #8]
  4051b8:	strb	w9, [x8]
  4051bc:	ldr	x8, [sp, #8]
  4051c0:	add	x8, x8, #0x1
  4051c4:	str	x8, [sp, #8]
  4051c8:	b	405194 <ferror@plt+0x2a64>
  4051cc:	ldr	x8, [sp, #48]
  4051d0:	mov	x9, #0xffffffffffffffff    	// #-1
  4051d4:	add	x8, x8, x9
  4051d8:	str	x8, [sp, #8]
  4051dc:	ldr	x8, [sp, #8]
  4051e0:	ldr	x9, [sp, #64]
  4051e4:	mov	x10, #0xfffffffffffffffe    	// #-2
  4051e8:	add	x9, x9, x10
  4051ec:	cmp	x8, x9
  4051f0:	b.cs	405214 <ferror@plt+0x2ae4>  // b.hs, b.nlast
  4051f4:	ldr	x8, [sp, #8]
  4051f8:	ldrb	w9, [x8, #2]
  4051fc:	ldr	x8, [sp, #8]
  405200:	strb	w9, [x8]
  405204:	ldr	x8, [sp, #8]
  405208:	add	x8, x8, #0x1
  40520c:	str	x8, [sp, #8]
  405210:	b	4051dc <ferror@plt+0x2aac>
  405214:	ldr	x8, [sp, #64]
  405218:	mov	x9, #0xfffffffffffffffe    	// #-2
  40521c:	add	x8, x8, x9
  405220:	str	x8, [sp, #64]
  405224:	ldr	x8, [sp, #64]
  405228:	mov	w10, #0x0                   	// #0
  40522c:	strb	w10, [x8]
  405230:	ldr	x8, [sp, #48]
  405234:	add	x8, x8, x9
  405238:	str	x8, [sp, #48]
  40523c:	mov	x8, xzr
  405240:	str	x8, [sp, #40]
  405244:	ldr	x8, [sp, #48]
  405248:	add	x8, x8, #0x1
  40524c:	str	x8, [sp, #48]
  405250:	b	405088 <ferror@plt+0x2958>
  405254:	ldr	x8, [sp, #56]
  405258:	ldr	x9, [sp, #48]
  40525c:	cmp	x8, x9
  405260:	b.cs	40528c <ferror@plt+0x2b5c>  // b.hs, b.nlast
  405264:	ldr	x8, [sp, #56]
  405268:	ldur	x9, [x29, #-48]
  40526c:	ldrsw	x10, [sp, #36]
  405270:	mov	x11, #0x8                   	// #8
  405274:	mul	x10, x11, x10
  405278:	add	x9, x9, x10
  40527c:	str	x8, [x9]
  405280:	ldr	w12, [sp, #36]
  405284:	add	w12, w12, #0x1
  405288:	str	w12, [sp, #36]
  40528c:	ldur	x8, [x29, #-48]
  405290:	ldrsw	x9, [sp, #36]
  405294:	mov	x10, #0x8                   	// #8
  405298:	mul	x9, x10, x9
  40529c:	add	x0, x8, x9
  4052a0:	ldur	x8, [x29, #-24]
  4052a4:	add	x1, x8, #0x8
  4052a8:	ldr	w11, [sp, #32]
  4052ac:	subs	w11, w11, #0x1
  4052b0:	mov	w2, w11
  4052b4:	sxtw	x8, w2
  4052b8:	mov	x9, #0x8                   	// #8
  4052bc:	mul	x2, x9, x8
  4052c0:	str	x10, [sp]
  4052c4:	bl	4020a0 <memcpy@plt>
  4052c8:	ldur	x8, [x29, #-48]
  4052cc:	ldr	w11, [sp, #36]
  4052d0:	ldr	w12, [sp, #32]
  4052d4:	add	w11, w11, w12
  4052d8:	mov	w0, w11
  4052dc:	sxtw	x9, w0
  4052e0:	ldr	x10, [sp]
  4052e4:	mul	x9, x10, x9
  4052e8:	add	x8, x8, x9
  4052ec:	mov	x9, xzr
  4052f0:	str	x9, [x8]
  4052f4:	ldr	w11, [sp, #36]
  4052f8:	ldr	w12, [sp, #32]
  4052fc:	add	w11, w11, w12
  405300:	subs	w11, w11, #0x1
  405304:	ldur	x8, [x29, #-16]
  405308:	str	w11, [x8]
  40530c:	ldur	x8, [x29, #-48]
  405310:	stur	x8, [x29, #-8]
  405314:	ldur	x0, [x29, #-8]
  405318:	ldp	x29, x30, [sp, #128]
  40531c:	add	sp, sp, #0x90
  405320:	ret
  405324:	sub	sp, sp, #0x30
  405328:	stp	x29, x30, [sp, #32]
  40532c:	add	x29, sp, #0x20
  405330:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  405334:	add	x8, x8, #0xa3f
  405338:	stur	x0, [x29, #-8]
  40533c:	mov	x0, x8
  405340:	str	x8, [sp]
  405344:	bl	4026a0 <getenv@plt>
  405348:	str	x0, [sp, #16]
  40534c:	ldr	x8, [sp, #16]
  405350:	cbnz	x8, 405368 <ferror@plt+0x2c38>
  405354:	ldur	x1, [x29, #-8]
  405358:	ldr	x0, [sp]
  40535c:	mov	w2, #0x1                   	// #1
  405360:	bl	402170 <setenv@plt>
  405364:	b	4053d8 <ferror@plt+0x2ca8>
  405368:	ldr	x2, [sp, #16]
  40536c:	ldur	x3, [x29, #-8]
  405370:	add	x0, sp, #0x8
  405374:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  405378:	add	x1, x1, #0xb36
  40537c:	bl	402200 <asprintf@plt>
  405380:	cmp	w0, #0x0
  405384:	cset	w8, ge  // ge = tcont
  405388:	tbnz	w8, #0, 4053a0 <ferror@plt+0x2c70>
  40538c:	mov	w0, #0x3                   	// #3
  405390:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  405394:	add	x1, x1, #0xb3c
  405398:	bl	40dca4 <ferror@plt+0xb574>
  40539c:	b	4053d8 <ferror@plt+0x2ca8>
  4053a0:	ldr	x1, [sp, #8]
  4053a4:	ldr	x0, [sp]
  4053a8:	mov	w2, #0x1                   	// #1
  4053ac:	bl	402170 <setenv@plt>
  4053b0:	cmp	w0, #0x0
  4053b4:	cset	w8, ge  // ge = tcont
  4053b8:	tbnz	w8, #0, 4053d0 <ferror@plt+0x2ca0>
  4053bc:	ldr	x2, [sp, #8]
  4053c0:	mov	w0, #0x3                   	// #3
  4053c4:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4053c8:	add	x1, x1, #0xb69
  4053cc:	bl	40dca4 <ferror@plt+0xb574>
  4053d0:	ldr	x0, [sp, #8]
  4053d4:	bl	4024e0 <free@plt>
  4053d8:	ldp	x29, x30, [sp, #32]
  4053dc:	add	sp, sp, #0x30
  4053e0:	ret
  4053e4:	stp	x29, x30, [sp, #-16]!
  4053e8:	mov	x29, sp
  4053ec:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4053f0:	add	x8, x8, #0x478
  4053f4:	adrp	x0, 421000 <ferror@plt+0x1e8d0>
  4053f8:	add	x0, x0, #0xb93
  4053fc:	ldr	x1, [x8]
  405400:	ldr	x2, [x8]
  405404:	ldr	x3, [x8]
  405408:	ldr	x4, [x8]
  40540c:	ldr	x5, [x8]
  405410:	ldr	x6, [x8]
  405414:	bl	402660 <printf@plt>
  405418:	ldp	x29, x30, [sp], #16
  40541c:	ret
  405420:	sub	sp, sp, #0xb0
  405424:	stp	x29, x30, [sp, #160]
  405428:	add	x29, sp, #0xa0
  40542c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405430:	add	x1, x1, #0x9e0
  405434:	mov	x2, #0x60                  	// #96
  405438:	add	x8, sp, #0x38
  40543c:	stur	x0, [x29, #-8]
  405440:	mov	x0, x8
  405444:	bl	4020a0 <memcpy@plt>
  405448:	str	xzr, [sp, #48]
  40544c:	ldr	x8, [sp, #48]
  405450:	str	wzr, [sp, #44]
  405454:	ldrsw	x9, [sp, #44]
  405458:	add	x9, x9, #0x6
  40545c:	cmp	x8, x9
  405460:	b.cs	405538 <ferror@plt+0x2e08>  // b.hs, b.nlast
  405464:	ldr	x8, [sp, #48]
  405468:	mov	x9, #0x10                  	// #16
  40546c:	mul	x8, x9, x8
  405470:	add	x9, sp, #0x38
  405474:	add	x8, x9, x8
  405478:	ldr	x8, [x8, #8]
  40547c:	ldur	x0, [x29, #-8]
  405480:	blr	x8
  405484:	str	x0, [sp, #32]
  405488:	ldr	x8, [sp, #32]
  40548c:	cbnz	x8, 405494 <ferror@plt+0x2d64>
  405490:	b	405528 <ferror@plt+0x2df8>
  405494:	ldr	x0, [sp, #32]
  405498:	bl	41415c <ferror@plt+0x11a2c>
  40549c:	tbnz	w0, #0, 4054a4 <ferror@plt+0x2d74>
  4054a0:	b	405520 <ferror@plt+0x2df0>
  4054a4:	ldr	x8, [sp, #48]
  4054a8:	mov	x9, #0x10                  	// #16
  4054ac:	mul	x8, x9, x8
  4054b0:	add	x9, sp, #0x38
  4054b4:	add	x8, x9, x8
  4054b8:	ldr	x1, [x8]
  4054bc:	ldr	x0, [sp, #32]
  4054c0:	str	x1, [sp, #16]
  4054c4:	bl	414044 <ferror@plt+0x11914>
  4054c8:	adrp	x8, 421000 <ferror@plt+0x1e8d0>
  4054cc:	add	x8, x8, #0xb36
  4054d0:	str	x0, [sp, #8]
  4054d4:	mov	x0, x8
  4054d8:	ldr	x1, [sp, #16]
  4054dc:	ldr	x2, [sp, #8]
  4054e0:	bl	402660 <printf@plt>
  4054e4:	ldr	x8, [sp, #32]
  4054e8:	mov	x0, x8
  4054ec:	bl	41409c <ferror@plt+0x1196c>
  4054f0:	str	x0, [sp, #24]
  4054f4:	ldr	x8, [sp, #24]
  4054f8:	cbz	x8, 405514 <ferror@plt+0x2de4>
  4054fc:	mov	w0, #0x20                  	// #32
  405500:	bl	4026b0 <putchar@plt>
  405504:	ldr	x8, [sp, #24]
  405508:	mov	x0, x8
  40550c:	bl	402410 <puts@plt>
  405510:	b	40551c <ferror@plt+0x2dec>
  405514:	mov	w0, #0xa                   	// #10
  405518:	bl	4026b0 <putchar@plt>
  40551c:	b	405494 <ferror@plt+0x2d64>
  405520:	ldr	x0, [sp, #32]
  405524:	bl	414204 <ferror@plt+0x11ad4>
  405528:	ldr	x8, [sp, #48]
  40552c:	add	x8, x8, #0x1
  405530:	str	x8, [sp, #48]
  405534:	b	40544c <ferror@plt+0x2d1c>
  405538:	adrp	x0, 422000 <ferror@plt+0x1f8d0>
  40553c:	add	x0, x0, #0x3e9
  405540:	bl	402410 <puts@plt>
  405544:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405548:	add	x8, x8, #0x470
  40554c:	ldr	x8, [x8]
  405550:	mov	x0, x8
  405554:	bl	402570 <fflush@plt>
  405558:	ldur	x8, [x29, #-8]
  40555c:	mov	x0, x8
  405560:	mov	w9, #0x1                   	// #1
  405564:	mov	w1, w9
  405568:	mov	w2, w9
  40556c:	str	w9, [sp, #4]
  405570:	bl	412144 <ferror@plt+0xfa14>
  405574:	ldur	x8, [x29, #-8]
  405578:	mov	x0, x8
  40557c:	mov	w1, #0x2                   	// #2
  405580:	ldr	w2, [sp, #4]
  405584:	bl	412144 <ferror@plt+0xfa14>
  405588:	mov	w9, wzr
  40558c:	mov	w0, w9
  405590:	ldp	x29, x30, [sp, #160]
  405594:	add	sp, sp, #0xb0
  405598:	ret
  40559c:	sub	sp, sp, #0x70
  4055a0:	stp	x29, x30, [sp, #96]
  4055a4:	add	x29, sp, #0x60
  4055a8:	mov	x8, xzr
  4055ac:	add	x2, sp, #0x30
  4055b0:	stur	x0, [x29, #-16]
  4055b4:	stur	x1, [x29, #-24]
  4055b8:	stur	x8, [x29, #-40]
  4055bc:	ldur	x0, [x29, #-16]
  4055c0:	ldur	x1, [x29, #-24]
  4055c4:	bl	41757c <ferror@plt+0x14e4c>
  4055c8:	str	w0, [sp, #44]
  4055cc:	ldr	w9, [sp, #44]
  4055d0:	cmp	w9, #0x0
  4055d4:	cset	w9, ge  // ge = tcont
  4055d8:	tbnz	w9, #0, 405604 <ferror@plt+0x2ed4>
  4055dc:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4055e0:	add	x8, x8, #0x3a0
  4055e4:	ldr	w0, [x8]
  4055e8:	ldur	x2, [x29, #-24]
  4055ec:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4055f0:	add	x1, x1, #0x616
  4055f4:	bl	40dca4 <ferror@plt+0xb574>
  4055f8:	ldr	w9, [sp, #44]
  4055fc:	stur	w9, [x29, #-4]
  405600:	b	4056e8 <ferror@plt+0x2fb8>
  405604:	ldr	x0, [sp, #48]
  405608:	sub	x1, x29, #0x28
  40560c:	bl	41b14c <ferror@plt+0x18a1c>
  405610:	str	w0, [sp, #44]
  405614:	ldr	w8, [sp, #44]
  405618:	cmp	w8, #0x0
  40561c:	cset	w8, ge  // ge = tcont
  405620:	tbnz	w8, #0, 405684 <ferror@plt+0x2f54>
  405624:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405628:	add	x8, x8, #0x3a0
  40562c:	ldr	w0, [x8]
  405630:	ldur	x2, [x29, #-24]
  405634:	ldr	w9, [sp, #44]
  405638:	mov	w10, wzr
  40563c:	subs	w9, w10, w9
  405640:	str	w0, [sp, #20]
  405644:	mov	w0, w9
  405648:	str	x2, [sp, #8]
  40564c:	bl	402370 <strerror@plt>
  405650:	ldr	w9, [sp, #20]
  405654:	str	x0, [sp]
  405658:	mov	w0, w9
  40565c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405660:	add	x1, x1, #0x41e
  405664:	ldr	x2, [sp, #8]
  405668:	ldr	x3, [sp]
  40566c:	bl	40dca4 <ferror@plt+0xb574>
  405670:	ldr	x0, [sp, #48]
  405674:	bl	417d28 <ferror@plt+0x155f8>
  405678:	ldr	w9, [sp, #44]
  40567c:	stur	w9, [x29, #-4]
  405680:	b	4056e8 <ferror@plt+0x2fb8>
  405684:	ldur	x8, [x29, #-40]
  405688:	stur	x8, [x29, #-32]
  40568c:	ldur	x8, [x29, #-32]
  405690:	cbz	x8, 4056d4 <ferror@plt+0x2fa4>
  405694:	ldur	x0, [x29, #-32]
  405698:	bl	41b3f8 <ferror@plt+0x18cc8>
  40569c:	str	x0, [sp, #32]
  4056a0:	ldur	x0, [x29, #-32]
  4056a4:	bl	41b444 <ferror@plt+0x18d14>
  4056a8:	str	x0, [sp, #24]
  4056ac:	ldr	x1, [sp, #24]
  4056b0:	ldr	x2, [sp, #32]
  4056b4:	adrp	x0, 422000 <ferror@plt+0x1f8d0>
  4056b8:	add	x0, x0, #0x443
  4056bc:	bl	402660 <printf@plt>
  4056c0:	ldur	x0, [x29, #-40]
  4056c4:	ldur	x1, [x29, #-32]
  4056c8:	bl	4127ec <ferror@plt+0x100bc>
  4056cc:	stur	x0, [x29, #-32]
  4056d0:	b	40568c <ferror@plt+0x2f5c>
  4056d4:	ldur	x0, [x29, #-40]
  4056d8:	bl	41b394 <ferror@plt+0x18c64>
  4056dc:	ldr	x0, [sp, #48]
  4056e0:	bl	417d28 <ferror@plt+0x155f8>
  4056e4:	stur	wzr, [x29, #-4]
  4056e8:	ldur	w0, [x29, #-4]
  4056ec:	ldp	x29, x30, [sp, #96]
  4056f0:	add	sp, sp, #0x70
  4056f4:	ret
  4056f8:	sub	sp, sp, #0x70
  4056fc:	stp	x29, x30, [sp, #96]
  405700:	add	x29, sp, #0x60
  405704:	mov	x8, xzr
  405708:	add	x2, sp, #0x30
  40570c:	stur	x0, [x29, #-16]
  405710:	stur	x1, [x29, #-24]
  405714:	stur	x8, [x29, #-40]
  405718:	ldur	x0, [x29, #-16]
  40571c:	ldur	x1, [x29, #-24]
  405720:	bl	41757c <ferror@plt+0x14e4c>
  405724:	str	w0, [sp, #44]
  405728:	ldr	w9, [sp, #44]
  40572c:	cmp	w9, #0x0
  405730:	cset	w9, ge  // ge = tcont
  405734:	tbnz	w9, #0, 405760 <ferror@plt+0x3030>
  405738:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40573c:	add	x8, x8, #0x3a0
  405740:	ldr	w0, [x8]
  405744:	ldur	x2, [x29, #-24]
  405748:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  40574c:	add	x1, x1, #0x616
  405750:	bl	40dca4 <ferror@plt+0xb574>
  405754:	ldr	w9, [sp, #44]
  405758:	stur	w9, [x29, #-4]
  40575c:	b	405844 <ferror@plt+0x3114>
  405760:	ldr	x0, [sp, #48]
  405764:	sub	x1, x29, #0x28
  405768:	bl	41b48c <ferror@plt+0x18d5c>
  40576c:	str	w0, [sp, #44]
  405770:	ldr	w8, [sp, #44]
  405774:	cmp	w8, #0x0
  405778:	cset	w8, ge  // ge = tcont
  40577c:	tbnz	w8, #0, 4057e0 <ferror@plt+0x30b0>
  405780:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405784:	add	x8, x8, #0x3a0
  405788:	ldr	w0, [x8]
  40578c:	ldur	x2, [x29, #-24]
  405790:	ldr	w9, [sp, #44]
  405794:	mov	w10, wzr
  405798:	subs	w9, w10, w9
  40579c:	str	w0, [sp, #20]
  4057a0:	mov	w0, w9
  4057a4:	str	x2, [sp, #8]
  4057a8:	bl	402370 <strerror@plt>
  4057ac:	ldr	w9, [sp, #20]
  4057b0:	str	x0, [sp]
  4057b4:	mov	w0, w9
  4057b8:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4057bc:	add	x1, x1, #0x44f
  4057c0:	ldr	x2, [sp, #8]
  4057c4:	ldr	x3, [sp]
  4057c8:	bl	40dca4 <ferror@plt+0xb574>
  4057cc:	ldr	x0, [sp, #48]
  4057d0:	bl	417d28 <ferror@plt+0x155f8>
  4057d4:	ldr	w9, [sp, #44]
  4057d8:	stur	w9, [x29, #-4]
  4057dc:	b	405844 <ferror@plt+0x3114>
  4057e0:	ldur	x8, [x29, #-40]
  4057e4:	stur	x8, [x29, #-32]
  4057e8:	ldur	x8, [x29, #-32]
  4057ec:	cbz	x8, 405830 <ferror@plt+0x3100>
  4057f0:	ldur	x0, [x29, #-32]
  4057f4:	bl	41b738 <ferror@plt+0x19008>
  4057f8:	str	x0, [sp, #32]
  4057fc:	ldur	x0, [x29, #-32]
  405800:	bl	41b784 <ferror@plt+0x19054>
  405804:	str	x0, [sp, #24]
  405808:	ldr	x1, [sp, #24]
  40580c:	ldr	x2, [sp, #32]
  405810:	adrp	x0, 422000 <ferror@plt+0x1f8d0>
  405814:	add	x0, x0, #0x443
  405818:	bl	402660 <printf@plt>
  40581c:	ldur	x0, [x29, #-40]
  405820:	ldur	x1, [x29, #-32]
  405824:	bl	4127ec <ferror@plt+0x100bc>
  405828:	stur	x0, [x29, #-32]
  40582c:	b	4057e8 <ferror@plt+0x30b8>
  405830:	ldur	x0, [x29, #-40]
  405834:	bl	41b6d4 <ferror@plt+0x18fa4>
  405838:	ldr	x0, [sp, #48]
  40583c:	bl	417d28 <ferror@plt+0x155f8>
  405840:	stur	wzr, [x29, #-4]
  405844:	ldur	w0, [x29, #-4]
  405848:	ldp	x29, x30, [sp, #96]
  40584c:	add	sp, sp, #0x70
  405850:	ret
  405854:	sub	sp, sp, #0x30
  405858:	stp	x29, x30, [sp, #32]
  40585c:	add	x29, sp, #0x20
  405860:	stur	x0, [x29, #-8]
  405864:	str	x1, [sp, #16]
  405868:	str	w2, [sp, #12]
  40586c:	str	wzr, [sp, #4]
  405870:	str	wzr, [sp, #8]
  405874:	ldr	w8, [sp, #8]
  405878:	ldr	w9, [sp, #12]
  40587c:	cmp	w8, w9
  405880:	b.ge	4058d0 <ferror@plt+0x31a0>  // b.tcont
  405884:	ldur	x0, [x29, #-8]
  405888:	ldr	x8, [sp, #16]
  40588c:	ldrsw	x9, [sp, #8]
  405890:	mov	x10, #0x8                   	// #8
  405894:	mul	x9, x10, x9
  405898:	add	x8, x8, x9
  40589c:	ldr	x1, [x8]
  4058a0:	bl	405fac <ferror@plt+0x387c>
  4058a4:	str	w0, [sp]
  4058a8:	ldr	w11, [sp]
  4058ac:	cmp	w11, #0x0
  4058b0:	cset	w11, ge  // ge = tcont
  4058b4:	tbnz	w11, #0, 4058c0 <ferror@plt+0x3190>
  4058b8:	ldr	w8, [sp]
  4058bc:	str	w8, [sp, #4]
  4058c0:	ldr	w8, [sp, #8]
  4058c4:	add	w8, w8, #0x1
  4058c8:	str	w8, [sp, #8]
  4058cc:	b	405874 <ferror@plt+0x3144>
  4058d0:	ldr	w0, [sp, #4]
  4058d4:	ldp	x29, x30, [sp, #32]
  4058d8:	add	sp, sp, #0x30
  4058dc:	ret
  4058e0:	sub	sp, sp, #0x30
  4058e4:	stp	x29, x30, [sp, #32]
  4058e8:	add	x29, sp, #0x20
  4058ec:	stur	x0, [x29, #-8]
  4058f0:	str	x1, [sp, #16]
  4058f4:	str	w2, [sp, #12]
  4058f8:	str	wzr, [sp, #4]
  4058fc:	str	wzr, [sp, #8]
  405900:	ldr	w8, [sp, #8]
  405904:	ldr	w9, [sp, #12]
  405908:	cmp	w8, w9
  40590c:	b.ge	405964 <ferror@plt+0x3234>  // b.tcont
  405910:	ldur	x0, [x29, #-8]
  405914:	ldr	x8, [sp, #16]
  405918:	ldrsw	x9, [sp, #8]
  40591c:	mov	x10, #0x8                   	// #8
  405920:	mul	x9, x10, x9
  405924:	add	x8, x8, x9
  405928:	ldr	x1, [x8]
  40592c:	mov	x8, xzr
  405930:	mov	x2, x8
  405934:	bl	405c4c <ferror@plt+0x351c>
  405938:	str	w0, [sp]
  40593c:	ldr	w11, [sp]
  405940:	cmp	w11, #0x0
  405944:	cset	w11, ge  // ge = tcont
  405948:	tbnz	w11, #0, 405954 <ferror@plt+0x3224>
  40594c:	ldr	w8, [sp]
  405950:	str	w8, [sp, #4]
  405954:	ldr	w8, [sp, #8]
  405958:	add	w8, w8, #0x1
  40595c:	str	w8, [sp, #8]
  405960:	b	405900 <ferror@plt+0x31d0>
  405964:	ldr	w0, [sp, #4]
  405968:	ldp	x29, x30, [sp, #32]
  40596c:	add	sp, sp, #0x30
  405970:	ret
  405974:	sub	sp, sp, #0x80
  405978:	stp	x29, x30, [sp, #112]
  40597c:	add	x29, sp, #0x70
  405980:	mov	x8, xzr
  405984:	mov	w9, #0x1                   	// #1
  405988:	stur	x0, [x29, #-8]
  40598c:	stur	w1, [x29, #-12]
  405990:	stur	x2, [x29, #-24]
  405994:	stur	x8, [x29, #-32]
  405998:	stur	xzr, [x29, #-40]
  40599c:	stur	wzr, [x29, #-48]
  4059a0:	stur	w9, [x29, #-44]
  4059a4:	ldur	w8, [x29, #-44]
  4059a8:	ldur	w9, [x29, #-12]
  4059ac:	cmp	w8, w9
  4059b0:	b.ge	405c30 <ferror@plt+0x3500>  // b.tcont
  4059b4:	ldur	x8, [x29, #-8]
  4059b8:	ldursw	x9, [x29, #-44]
  4059bc:	mov	x10, #0x8                   	// #8
  4059c0:	mul	x9, x10, x9
  4059c4:	add	x8, x8, x9
  4059c8:	ldr	x0, [x8]
  4059cc:	str	x10, [sp, #8]
  4059d0:	bl	4020e0 <strlen@plt>
  4059d4:	str	x0, [sp, #56]
  4059d8:	str	xzr, [sp, #48]
  4059dc:	ldur	x8, [x29, #-8]
  4059e0:	ldursw	x9, [x29, #-44]
  4059e4:	ldr	x10, [sp, #8]
  4059e8:	mul	x9, x10, x9
  4059ec:	add	x8, x8, x9
  4059f0:	ldr	x0, [x8]
  4059f4:	mov	w1, #0x3d                  	// #61
  4059f8:	bl	402510 <strchr@plt>
  4059fc:	str	x0, [sp, #40]
  405a00:	ldr	x8, [sp, #40]
  405a04:	cbz	x8, 405a4c <ferror@plt+0x331c>
  405a08:	ldr	x8, [sp, #40]
  405a0c:	add	x8, x8, #0x1
  405a10:	str	x8, [sp, #40]
  405a14:	ldr	x8, [sp, #40]
  405a18:	ldrb	w9, [x8]
  405a1c:	cmp	w9, #0x22
  405a20:	b.eq	405a4c <ferror@plt+0x331c>  // b.none
  405a24:	ldr	x8, [sp, #40]
  405a28:	ldrb	w9, [x8]
  405a2c:	cmp	w9, #0x27
  405a30:	b.eq	405a4c <ferror@plt+0x331c>  // b.none
  405a34:	ldr	x0, [sp, #40]
  405a38:	mov	w1, #0x20                  	// #32
  405a3c:	bl	402510 <strchr@plt>
  405a40:	cbz	x0, 405a4c <ferror@plt+0x331c>
  405a44:	mov	x8, #0x2                   	// #2
  405a48:	str	x8, [sp, #48]
  405a4c:	ldur	x0, [x29, #-32]
  405a50:	ldur	x8, [x29, #-40]
  405a54:	ldr	x9, [sp, #56]
  405a58:	add	x8, x8, x9
  405a5c:	ldr	x9, [sp, #48]
  405a60:	add	x8, x8, x9
  405a64:	add	x1, x8, #0x2
  405a68:	bl	402320 <realloc@plt>
  405a6c:	str	x0, [sp, #32]
  405a70:	ldr	x8, [sp, #32]
  405a74:	cbnz	x8, 405ab0 <ferror@plt+0x3380>
  405a78:	bl	402680 <__errno_location@plt>
  405a7c:	ldr	w8, [x0]
  405a80:	mov	w9, wzr
  405a84:	subs	w8, w9, w8
  405a88:	stur	w8, [x29, #-48]
  405a8c:	ldur	x0, [x29, #-32]
  405a90:	bl	4024e0 <free@plt>
  405a94:	mov	x10, xzr
  405a98:	stur	x10, [x29, #-32]
  405a9c:	mov	w0, #0x3                   	// #3
  405aa0:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405aa4:	add	x1, x1, #0x510
  405aa8:	bl	40dca4 <ferror@plt+0xb574>
  405aac:	b	405c30 <ferror@plt+0x3500>
  405ab0:	ldr	x8, [sp, #32]
  405ab4:	stur	x8, [x29, #-32]
  405ab8:	ldur	x8, [x29, #-40]
  405abc:	cmp	x8, #0x0
  405ac0:	cset	w9, ls  // ls = plast
  405ac4:	tbnz	w9, #0, 405ae8 <ferror@plt+0x33b8>
  405ac8:	ldur	x8, [x29, #-32]
  405acc:	ldur	x9, [x29, #-40]
  405ad0:	add	x8, x8, x9
  405ad4:	mov	w10, #0x20                  	// #32
  405ad8:	strb	w10, [x8]
  405adc:	ldur	x8, [x29, #-40]
  405ae0:	add	x8, x8, #0x1
  405ae4:	stur	x8, [x29, #-40]
  405ae8:	ldr	x8, [sp, #48]
  405aec:	cbnz	x8, 405b34 <ferror@plt+0x3404>
  405af0:	ldur	x8, [x29, #-32]
  405af4:	ldur	x9, [x29, #-40]
  405af8:	add	x0, x8, x9
  405afc:	ldur	x8, [x29, #-8]
  405b00:	ldursw	x9, [x29, #-44]
  405b04:	mov	x10, #0x8                   	// #8
  405b08:	mul	x9, x10, x9
  405b0c:	add	x8, x8, x9
  405b10:	ldr	x1, [x8]
  405b14:	ldr	x8, [sp, #56]
  405b18:	add	x2, x8, #0x1
  405b1c:	bl	4020a0 <memcpy@plt>
  405b20:	ldr	x8, [sp, #56]
  405b24:	ldur	x9, [x29, #-40]
  405b28:	add	x8, x9, x8
  405b2c:	stur	x8, [x29, #-40]
  405b30:	b	405c20 <ferror@plt+0x34f0>
  405b34:	ldr	x8, [sp, #40]
  405b38:	ldur	x9, [x29, #-8]
  405b3c:	ldursw	x10, [x29, #-44]
  405b40:	mov	x11, #0x8                   	// #8
  405b44:	mul	x10, x11, x10
  405b48:	add	x9, x9, x10
  405b4c:	ldr	x9, [x9]
  405b50:	subs	x8, x8, x9
  405b54:	str	x8, [sp, #24]
  405b58:	ldr	x8, [sp, #56]
  405b5c:	ldr	x9, [sp, #24]
  405b60:	subs	x8, x8, x9
  405b64:	str	x8, [sp, #16]
  405b68:	ldur	x8, [x29, #-32]
  405b6c:	ldur	x9, [x29, #-40]
  405b70:	add	x0, x8, x9
  405b74:	ldur	x8, [x29, #-8]
  405b78:	ldursw	x9, [x29, #-44]
  405b7c:	mul	x9, x11, x9
  405b80:	add	x8, x8, x9
  405b84:	ldr	x1, [x8]
  405b88:	ldr	x2, [sp, #24]
  405b8c:	bl	4020a0 <memcpy@plt>
  405b90:	ldr	x8, [sp, #24]
  405b94:	ldur	x9, [x29, #-40]
  405b98:	add	x8, x9, x8
  405b9c:	stur	x8, [x29, #-40]
  405ba0:	ldur	x8, [x29, #-32]
  405ba4:	ldur	x9, [x29, #-40]
  405ba8:	add	x8, x8, x9
  405bac:	mov	w12, #0x22                  	// #34
  405bb0:	strb	w12, [x8]
  405bb4:	ldur	x8, [x29, #-40]
  405bb8:	add	x8, x8, #0x1
  405bbc:	stur	x8, [x29, #-40]
  405bc0:	ldur	x8, [x29, #-32]
  405bc4:	ldur	x9, [x29, #-40]
  405bc8:	add	x0, x8, x9
  405bcc:	ldr	x1, [sp, #40]
  405bd0:	ldr	x2, [sp, #16]
  405bd4:	str	w12, [sp, #4]
  405bd8:	bl	4020a0 <memcpy@plt>
  405bdc:	ldr	x8, [sp, #16]
  405be0:	ldur	x9, [x29, #-40]
  405be4:	add	x8, x9, x8
  405be8:	stur	x8, [x29, #-40]
  405bec:	ldur	x8, [x29, #-32]
  405bf0:	ldur	x9, [x29, #-40]
  405bf4:	add	x8, x8, x9
  405bf8:	ldr	w12, [sp, #4]
  405bfc:	strb	w12, [x8]
  405c00:	ldur	x8, [x29, #-40]
  405c04:	add	x8, x8, #0x1
  405c08:	stur	x8, [x29, #-40]
  405c0c:	ldur	x8, [x29, #-32]
  405c10:	ldur	x9, [x29, #-40]
  405c14:	add	x8, x8, x9
  405c18:	mov	w13, #0x0                   	// #0
  405c1c:	strb	w13, [x8]
  405c20:	ldur	w8, [x29, #-44]
  405c24:	add	w8, w8, #0x1
  405c28:	stur	w8, [x29, #-44]
  405c2c:	b	4059a4 <ferror@plt+0x3274>
  405c30:	ldur	x8, [x29, #-32]
  405c34:	ldur	x9, [x29, #-24]
  405c38:	str	x8, [x9]
  405c3c:	ldur	w0, [x29, #-48]
  405c40:	ldp	x29, x30, [sp, #112]
  405c44:	add	sp, sp, #0x80
  405c48:	ret
  405c4c:	sub	sp, sp, #0xa0
  405c50:	stp	x29, x30, [sp, #144]
  405c54:	add	x29, sp, #0x90
  405c58:	mov	x8, xzr
  405c5c:	sub	x9, x29, #0x30
  405c60:	stur	x0, [x29, #-16]
  405c64:	stur	x1, [x29, #-24]
  405c68:	stur	x2, [x29, #-32]
  405c6c:	stur	x8, [x29, #-48]
  405c70:	stur	wzr, [x29, #-56]
  405c74:	stur	x8, [x29, #-64]
  405c78:	ldur	x0, [x29, #-16]
  405c7c:	ldur	x1, [x29, #-24]
  405c80:	mov	x2, x9
  405c84:	bl	417e10 <ferror@plt+0x156e0>
  405c88:	stur	w0, [x29, #-52]
  405c8c:	ldur	x8, [x29, #-48]
  405c90:	cbz	x8, 405ca4 <ferror@plt+0x3574>
  405c94:	ldur	w8, [x29, #-52]
  405c98:	cmp	w8, #0x0
  405c9c:	cset	w8, ge  // ge = tcont
  405ca0:	tbnz	w8, #0, 405d08 <ferror@plt+0x35d8>
  405ca4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405ca8:	add	x8, x8, #0x3a0
  405cac:	ldr	w0, [x8]
  405cb0:	ldur	x2, [x29, #-24]
  405cb4:	ldur	x8, [x29, #-16]
  405cb8:	str	w0, [sp, #68]
  405cbc:	str	x2, [sp, #56]
  405cc0:	cbz	x8, 405cd4 <ferror@plt+0x35a4>
  405cc4:	ldur	x0, [x29, #-16]
  405cc8:	bl	410930 <ferror@plt+0xe200>
  405ccc:	str	x0, [sp, #48]
  405cd0:	b	405ce0 <ferror@plt+0x35b0>
  405cd4:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  405cd8:	add	x8, x8, #0x565
  405cdc:	str	x8, [sp, #48]
  405ce0:	ldr	x8, [sp, #48]
  405ce4:	ldr	w0, [sp, #68]
  405ce8:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405cec:	add	x1, x1, #0x540
  405cf0:	ldr	x2, [sp, #56]
  405cf4:	mov	x3, x8
  405cf8:	bl	40dca4 <ferror@plt+0xb574>
  405cfc:	mov	w9, #0xfffffffe            	// #-2
  405d00:	stur	w9, [x29, #-4]
  405d04:	b	405f9c <ferror@plt+0x386c>
  405d08:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d0c:	add	x8, x8, #0x4a8
  405d10:	ldr	w9, [x8]
  405d14:	cbnz	w9, 405d28 <ferror@plt+0x35f8>
  405d18:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d1c:	add	x8, x8, #0x4a4
  405d20:	ldr	w9, [x8]
  405d24:	cbz	w9, 405d34 <ferror@plt+0x3604>
  405d28:	ldur	w8, [x29, #-56]
  405d2c:	orr	w8, w8, #0x2
  405d30:	stur	w8, [x29, #-56]
  405d34:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d38:	add	x8, x8, #0x4ac
  405d3c:	ldr	w9, [x8]
  405d40:	cbnz	w9, 405d54 <ferror@plt+0x3624>
  405d44:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d48:	add	x8, x8, #0x4a4
  405d4c:	ldr	w9, [x8]
  405d50:	cbz	w9, 405d60 <ferror@plt+0x3630>
  405d54:	ldur	w8, [x29, #-56]
  405d58:	orr	w8, w8, #0x1
  405d5c:	stur	w8, [x29, #-56]
  405d60:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d64:	add	x8, x8, #0x49c
  405d68:	ldr	w9, [x8]
  405d6c:	cbz	w9, 405d7c <ferror@plt+0x364c>
  405d70:	ldur	w8, [x29, #-56]
  405d74:	orr	w8, w8, #0x4
  405d78:	stur	w8, [x29, #-56]
  405d7c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d80:	add	x8, x8, #0x4b0
  405d84:	ldr	w9, [x8]
  405d88:	cbz	w9, 405d98 <ferror@plt+0x3668>
  405d8c:	ldur	w8, [x29, #-56]
  405d90:	orr	w8, w8, #0x8
  405d94:	stur	w8, [x29, #-56]
  405d98:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405d9c:	add	x8, x8, #0x4b4
  405da0:	ldr	w9, [x8]
  405da4:	cbz	w9, 405db4 <ferror@plt+0x3684>
  405da8:	ldur	w8, [x29, #-56]
  405dac:	orr	w8, w8, #0x10
  405db0:	stur	w8, [x29, #-56]
  405db4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405db8:	add	x8, x8, #0x4b8
  405dbc:	ldr	w9, [x8]
  405dc0:	cbnz	w9, 405dd8 <ferror@plt+0x36a8>
  405dc4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405dc8:	add	x8, x8, #0x3a4
  405dcc:	ldr	w9, [x8]
  405dd0:	cmp	w9, #0x4
  405dd4:	b.le	405de4 <ferror@plt+0x36b4>
  405dd8:	adrp	x8, 406000 <ferror@plt+0x38d0>
  405ddc:	add	x8, x8, #0x8e8
  405de0:	stur	x8, [x29, #-64]
  405de4:	ldur	w8, [x29, #-56]
  405de8:	orr	w8, w8, #0x40000
  405dec:	stur	w8, [x29, #-56]
  405df0:	adrp	x9, 437000 <ferror@plt+0x348d0>
  405df4:	add	x9, x9, #0x4a0
  405df8:	ldr	w8, [x9]
  405dfc:	cbz	w8, 405e0c <ferror@plt+0x36dc>
  405e00:	ldur	w8, [x29, #-56]
  405e04:	orr	w8, w8, #0x20000
  405e08:	stur	w8, [x29, #-56]
  405e0c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405e10:	add	x8, x8, #0x498
  405e14:	ldr	w9, [x8]
  405e18:	cbz	w9, 405e28 <ferror@plt+0x36f8>
  405e1c:	ldur	w8, [x29, #-56]
  405e20:	orr	w8, w8, #0x20
  405e24:	stur	w8, [x29, #-56]
  405e28:	ldur	x8, [x29, #-48]
  405e2c:	stur	x8, [x29, #-40]
  405e30:	ldur	x8, [x29, #-40]
  405e34:	cbz	x8, 405f8c <ferror@plt+0x385c>
  405e38:	ldur	x0, [x29, #-40]
  405e3c:	bl	4184e4 <ferror@plt+0x15db4>
  405e40:	str	x0, [sp, #72]
  405e44:	adrp	x8, 437000 <ferror@plt+0x348d0>
  405e48:	add	x8, x8, #0x494
  405e4c:	ldr	w9, [x8]
  405e50:	cbz	w9, 405e78 <ferror@plt+0x3748>
  405e54:	ldr	x0, [sp, #72]
  405e58:	bl	418528 <ferror@plt+0x15df8>
  405e5c:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  405e60:	add	x8, x8, #0x44b
  405e64:	str	x0, [sp, #40]
  405e68:	mov	x0, x8
  405e6c:	ldr	x1, [sp, #40]
  405e70:	bl	402660 <printf@plt>
  405e74:	b	405e9c <ferror@plt+0x376c>
  405e78:	ldr	x0, [sp, #72]
  405e7c:	ldur	w1, [x29, #-56]
  405e80:	ldur	x2, [x29, #-32]
  405e84:	ldur	x5, [x29, #-64]
  405e88:	mov	x8, xzr
  405e8c:	mov	x3, x8
  405e90:	mov	x4, x8
  405e94:	bl	418bdc <ferror@plt+0x164ac>
  405e98:	stur	w0, [x29, #-52]
  405e9c:	ldur	w8, [x29, #-52]
  405ea0:	cmp	w8, #0x0
  405ea4:	cset	w8, lt  // lt = tstop
  405ea8:	tbnz	w8, #0, 405eb4 <ferror@plt+0x3784>
  405eac:	stur	wzr, [x29, #-52]
  405eb0:	b	405f70 <ferror@plt+0x3840>
  405eb4:	ldur	w8, [x29, #-52]
  405eb8:	mov	w9, #0xffffffef            	// #-17
  405ebc:	cmp	w8, w9
  405ec0:	str	w8, [sp, #36]
  405ec4:	b.eq	405ee0 <ferror@plt+0x37b0>  // b.none
  405ec8:	b	405ecc <ferror@plt+0x379c>
  405ecc:	mov	w8, #0xfffffffe            	// #-2
  405ed0:	ldr	w9, [sp, #36]
  405ed4:	cmp	w9, w8
  405ed8:	b.eq	405f08 <ferror@plt+0x37d8>  // b.none
  405edc:	b	405f30 <ferror@plt+0x3800>
  405ee0:	ldr	x0, [sp, #72]
  405ee4:	bl	418528 <ferror@plt+0x15df8>
  405ee8:	mov	w8, #0x3                   	// #3
  405eec:	str	x0, [sp, #24]
  405ef0:	mov	w0, w8
  405ef4:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405ef8:	add	x1, x1, #0x56f
  405efc:	ldr	x2, [sp, #24]
  405f00:	bl	40dca4 <ferror@plt+0xb574>
  405f04:	b	405f70 <ferror@plt+0x3840>
  405f08:	ldr	x0, [sp, #72]
  405f0c:	bl	418528 <ferror@plt+0x15df8>
  405f10:	mov	w8, #0x3                   	// #3
  405f14:	str	x0, [sp, #16]
  405f18:	mov	w0, w8
  405f1c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405f20:	add	x1, x1, #0x5a0
  405f24:	ldr	x2, [sp, #16]
  405f28:	bl	40dca4 <ferror@plt+0xb574>
  405f2c:	b	405f70 <ferror@plt+0x3840>
  405f30:	ldr	x0, [sp, #72]
  405f34:	bl	418528 <ferror@plt+0x15df8>
  405f38:	ldur	w8, [x29, #-52]
  405f3c:	mov	w9, wzr
  405f40:	subs	w8, w9, w8
  405f44:	str	x0, [sp, #8]
  405f48:	mov	w0, w8
  405f4c:	bl	402370 <strerror@plt>
  405f50:	mov	w8, #0x3                   	// #3
  405f54:	str	x0, [sp]
  405f58:	mov	w0, w8
  405f5c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  405f60:	add	x1, x1, #0x5f3
  405f64:	ldr	x2, [sp, #8]
  405f68:	ldr	x3, [sp]
  405f6c:	bl	40dca4 <ferror@plt+0xb574>
  405f70:	ldr	x0, [sp, #72]
  405f74:	bl	417d28 <ferror@plt+0x155f8>
  405f78:	ldur	x0, [x29, #-48]
  405f7c:	ldur	x1, [x29, #-40]
  405f80:	bl	4127ec <ferror@plt+0x100bc>
  405f84:	stur	x0, [x29, #-40]
  405f88:	b	405e30 <ferror@plt+0x3700>
  405f8c:	ldur	x0, [x29, #-48]
  405f90:	bl	4177f8 <ferror@plt+0x150c8>
  405f94:	ldur	w8, [x29, #-52]
  405f98:	stur	w8, [x29, #-4]
  405f9c:	ldur	w0, [x29, #-4]
  405fa0:	ldp	x29, x30, [sp, #144]
  405fa4:	add	sp, sp, #0xa0
  405fa8:	ret
  405fac:	sub	sp, sp, #0x50
  405fb0:	stp	x29, x30, [sp, #64]
  405fb4:	add	x29, sp, #0x40
  405fb8:	mov	x8, xzr
  405fbc:	add	x2, sp, #0x18
  405fc0:	stur	x0, [x29, #-16]
  405fc4:	stur	x1, [x29, #-24]
  405fc8:	str	x8, [sp, #24]
  405fcc:	ldur	x0, [x29, #-16]
  405fd0:	ldur	x1, [x29, #-24]
  405fd4:	bl	417e10 <ferror@plt+0x156e0>
  405fd8:	str	w0, [sp, #20]
  405fdc:	ldr	w9, [sp, #20]
  405fe0:	cmp	w9, #0x0
  405fe4:	cset	w9, ge  // ge = tcont
  405fe8:	tbnz	w9, #0, 405ff8 <ferror@plt+0x38c8>
  405fec:	ldr	w8, [sp, #20]
  405ff0:	stur	w8, [x29, #-4]
  405ff4:	b	406094 <ferror@plt+0x3964>
  405ff8:	ldr	x8, [sp, #24]
  405ffc:	cbnz	x8, 406024 <ferror@plt+0x38f4>
  406000:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406004:	add	x8, x8, #0x3a0
  406008:	ldr	w0, [x8]
  40600c:	ldur	x2, [x29, #-24]
  406010:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  406014:	add	x1, x1, #0x616
  406018:	bl	40dca4 <ferror@plt+0xb574>
  40601c:	mov	w9, #0xfffffffe            	// #-2
  406020:	str	w9, [sp, #20]
  406024:	ldr	x8, [sp, #24]
  406028:	str	x8, [sp, #32]
  40602c:	ldr	x8, [sp, #32]
  406030:	cbz	x8, 406084 <ferror@plt+0x3954>
  406034:	ldr	x0, [sp, #32]
  406038:	bl	4184e4 <ferror@plt+0x15db4>
  40603c:	str	x0, [sp, #8]
  406040:	ldr	x0, [sp, #8]
  406044:	mov	w8, #0x1                   	// #1
  406048:	and	w1, w8, #0x1
  40604c:	bl	4060a4 <ferror@plt+0x3974>
  406050:	str	w0, [sp, #20]
  406054:	ldr	x0, [sp, #8]
  406058:	bl	417d28 <ferror@plt+0x155f8>
  40605c:	ldr	w8, [sp, #20]
  406060:	cmp	w8, #0x0
  406064:	cset	w8, ge  // ge = tcont
  406068:	tbnz	w8, #0, 406070 <ferror@plt+0x3940>
  40606c:	b	406084 <ferror@plt+0x3954>
  406070:	ldr	x0, [sp, #24]
  406074:	ldr	x1, [sp, #32]
  406078:	bl	4127ec <ferror@plt+0x100bc>
  40607c:	str	x0, [sp, #32]
  406080:	b	40602c <ferror@plt+0x38fc>
  406084:	ldr	x0, [sp, #24]
  406088:	bl	4177f8 <ferror@plt+0x150c8>
  40608c:	ldr	w8, [sp, #20]
  406090:	stur	w8, [x29, #-4]
  406094:	ldur	w0, [x29, #-4]
  406098:	ldp	x29, x30, [sp, #64]
  40609c:	add	sp, sp, #0x50
  4060a0:	ret
  4060a4:	sub	sp, sp, #0x90
  4060a8:	stp	x29, x30, [sp, #128]
  4060ac:	add	x29, sp, #0x80
  4060b0:	mov	x8, xzr
  4060b4:	adrp	x9, 437000 <ferror@plt+0x348d0>
  4060b8:	add	x9, x9, #0x49c
  4060bc:	adrp	x10, 437000 <ferror@plt+0x348d0>
  4060c0:	add	x10, x10, #0x3a0
  4060c4:	stur	x0, [x29, #-16]
  4060c8:	and	w11, w1, #0x1
  4060cc:	sturb	w11, [x29, #-17]
  4060d0:	ldur	x0, [x29, #-16]
  4060d4:	str	x8, [sp, #40]
  4060d8:	str	x9, [sp, #32]
  4060dc:	str	x10, [sp, #24]
  4060e0:	bl	418528 <ferror@plt+0x15df8>
  4060e4:	stur	x0, [x29, #-32]
  4060e8:	ldr	x8, [sp, #40]
  4060ec:	stur	x8, [x29, #-40]
  4060f0:	stur	x8, [x29, #-48]
  4060f4:	stur	x8, [x29, #-56]
  4060f8:	ldr	x9, [sp, #32]
  4060fc:	ldr	w11, [x9]
  406100:	cbnz	w11, 406178 <ferror@plt+0x3a48>
  406104:	ldur	x0, [x29, #-16]
  406108:	sub	x1, x29, #0x28
  40610c:	sub	x2, x29, #0x30
  406110:	bl	419904 <ferror@plt+0x171d4>
  406114:	stur	w0, [x29, #-60]
  406118:	ldur	w8, [x29, #-60]
  40611c:	cmp	w8, #0x0
  406120:	cset	w8, ge  // ge = tcont
  406124:	tbnz	w8, #0, 40616c <ferror@plt+0x3a3c>
  406128:	ldur	x2, [x29, #-32]
  40612c:	ldur	w8, [x29, #-60]
  406130:	mov	w9, wzr
  406134:	subs	w0, w9, w8
  406138:	str	x2, [sp, #16]
  40613c:	bl	402370 <strerror@plt>
  406140:	mov	w8, #0x4                   	// #4
  406144:	str	x0, [sp, #8]
  406148:	mov	w0, w8
  40614c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406150:	add	x1, x1, #0x470
  406154:	ldr	x2, [sp, #16]
  406158:	ldr	x3, [sp, #8]
  40615c:	bl	40dca4 <ferror@plt+0xb574>
  406160:	ldur	w8, [x29, #-60]
  406164:	stur	w8, [x29, #-4]
  406168:	b	406354 <ferror@plt+0x3c24>
  40616c:	ldur	x0, [x29, #-16]
  406170:	bl	419bbc <ferror@plt+0x1748c>
  406174:	stur	x0, [x29, #-56]
  406178:	ldur	x8, [x29, #-56]
  40617c:	cbnz	x8, 406214 <ferror@plt+0x3ae4>
  406180:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406184:	add	x8, x8, #0x4b0
  406188:	ldr	w9, [x8]
  40618c:	cbnz	w9, 406214 <ferror@plt+0x3ae4>
  406190:	ldur	x0, [x29, #-16]
  406194:	bl	419fc0 <ferror@plt+0x17890>
  406198:	str	w0, [sp, #64]
  40619c:	ldr	w8, [sp, #64]
  4061a0:	cmp	w8, #0x0
  4061a4:	cset	w8, ge  // ge = tcont
  4061a8:	tbnz	w8, #0, 4061e8 <ferror@plt+0x3ab8>
  4061ac:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4061b0:	add	x8, x8, #0x498
  4061b4:	ldr	w9, [x8]
  4061b8:	cbz	w9, 4061e0 <ferror@plt+0x3ab0>
  4061bc:	ldr	x8, [sp, #24]
  4061c0:	ldr	w0, [x8]
  4061c4:	ldur	x2, [x29, #-32]
  4061c8:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4061cc:	add	x1, x1, #0x494
  4061d0:	bl	40dca4 <ferror@plt+0xb574>
  4061d4:	mov	w9, #0xfffffffe            	// #-2
  4061d8:	stur	w9, [x29, #-60]
  4061dc:	b	4061e4 <ferror@plt+0x3ab4>
  4061e0:	stur	wzr, [x29, #-60]
  4061e4:	b	406338 <ferror@plt+0x3c08>
  4061e8:	ldr	w8, [sp, #64]
  4061ec:	cbnz	w8, 406214 <ferror@plt+0x3ae4>
  4061f0:	ldr	x8, [sp, #24]
  4061f4:	ldr	w0, [x8]
  4061f8:	ldur	x2, [x29, #-32]
  4061fc:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  406200:	add	x1, x1, #0xc94
  406204:	bl	40dca4 <ferror@plt+0xb574>
  406208:	mov	w9, #0xfffffffe            	// #-2
  40620c:	stur	w9, [x29, #-60]
  406210:	b	406338 <ferror@plt+0x3c08>
  406214:	ldur	x0, [x29, #-48]
  406218:	mov	w8, wzr
  40621c:	and	w1, w8, #0x1
  406220:	bl	406364 <ferror@plt+0x3c34>
  406224:	ldurb	w8, [x29, #-17]
  406228:	tbnz	w8, #0, 406230 <ferror@plt+0x3b00>
  40622c:	b	406274 <ferror@plt+0x3b44>
  406230:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406234:	add	x8, x8, #0x490
  406238:	ldr	w9, [x8]
  40623c:	cbz	w9, 406274 <ferror@plt+0x3b44>
  406240:	ldur	x0, [x29, #-16]
  406244:	bl	4182e8 <ferror@plt+0x15bb8>
  406248:	str	x0, [sp, #56]
  40624c:	ldr	x0, [sp, #56]
  406250:	mov	w8, #0x1                   	// #1
  406254:	and	w1, w8, #0x1
  406258:	bl	406364 <ferror@plt+0x3c34>
  40625c:	stur	w0, [x29, #-60]
  406260:	ldur	w8, [x29, #-60]
  406264:	cmp	w8, #0x0
  406268:	cset	w8, ge  // ge = tcont
  40626c:	tbnz	w8, #0, 406274 <ferror@plt+0x3b44>
  406270:	b	406338 <ferror@plt+0x3c08>
  406274:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406278:	add	x8, x8, #0x4b0
  40627c:	ldr	w9, [x8]
  406280:	cbnz	w9, 4062dc <ferror@plt+0x3bac>
  406284:	ldur	x8, [x29, #-56]
  406288:	cbnz	x8, 4062dc <ferror@plt+0x3bac>
  40628c:	ldur	x0, [x29, #-16]
  406290:	bl	41a640 <ferror@plt+0x17f10>
  406294:	str	w0, [sp, #52]
  406298:	ldr	w8, [sp, #52]
  40629c:	cmp	w8, #0x0
  4062a0:	cset	w8, le
  4062a4:	tbnz	w8, #0, 4062dc <ferror@plt+0x3bac>
  4062a8:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4062ac:	add	x8, x8, #0x4c0
  4062b0:	ldr	w9, [x8]
  4062b4:	cbnz	w9, 4062d0 <ferror@plt+0x3ba0>
  4062b8:	ldr	x8, [sp, #24]
  4062bc:	ldr	w0, [x8]
  4062c0:	ldur	x2, [x29, #-32]
  4062c4:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4062c8:	add	x1, x1, #0x4b1
  4062cc:	bl	40dca4 <ferror@plt+0xb574>
  4062d0:	mov	w8, #0xfffffff0            	// #-16
  4062d4:	stur	w8, [x29, #-60]
  4062d8:	b	406338 <ferror@plt+0x3c08>
  4062dc:	ldur	x8, [x29, #-56]
  4062e0:	cbnz	x8, 4062f4 <ferror@plt+0x3bc4>
  4062e4:	ldur	x0, [x29, #-16]
  4062e8:	bl	406408 <ferror@plt+0x3cd8>
  4062ec:	stur	w0, [x29, #-60]
  4062f0:	b	406314 <ferror@plt+0x3be4>
  4062f4:	ldur	x0, [x29, #-16]
  4062f8:	ldur	x2, [x29, #-56]
  4062fc:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  406300:	add	x1, x1, #0xa93
  406304:	mov	x8, xzr
  406308:	mov	x3, x8
  40630c:	bl	406560 <ferror@plt+0x3e30>
  406310:	stur	w0, [x29, #-60]
  406314:	ldur	w8, [x29, #-60]
  406318:	cmp	w8, #0x0
  40631c:	cset	w8, ge  // ge = tcont
  406320:	tbnz	w8, #0, 406328 <ferror@plt+0x3bf8>
  406324:	b	406338 <ferror@plt+0x3c08>
  406328:	ldur	x0, [x29, #-40]
  40632c:	mov	w8, wzr
  406330:	and	w1, w8, #0x1
  406334:	bl	406364 <ferror@plt+0x3c34>
  406338:	ldur	x0, [x29, #-40]
  40633c:	bl	4177f8 <ferror@plt+0x150c8>
  406340:	ldur	x8, [x29, #-48]
  406344:	mov	x0, x8
  406348:	bl	4177f8 <ferror@plt+0x150c8>
  40634c:	ldur	w9, [x29, #-60]
  406350:	stur	w9, [x29, #-4]
  406354:	ldur	w0, [x29, #-4]
  406358:	ldp	x29, x30, [sp, #128]
  40635c:	add	sp, sp, #0x90
  406360:	ret
  406364:	sub	sp, sp, #0x40
  406368:	stp	x29, x30, [sp, #48]
  40636c:	add	x29, sp, #0x30
  406370:	stur	x0, [x29, #-16]
  406374:	and	w8, w1, #0x1
  406378:	sturb	w8, [x29, #-17]
  40637c:	ldur	x0, [x29, #-16]
  406380:	bl	4128b4 <ferror@plt+0x10184>
  406384:	str	x0, [sp, #16]
  406388:	ldr	x8, [sp, #16]
  40638c:	cbz	x8, 4063f4 <ferror@plt+0x3cc4>
  406390:	ldr	x0, [sp, #16]
  406394:	bl	4184e4 <ferror@plt+0x15db4>
  406398:	str	x0, [sp, #8]
  40639c:	ldr	x0, [sp, #8]
  4063a0:	mov	w8, wzr
  4063a4:	and	w1, w8, #0x1
  4063a8:	bl	4060a4 <ferror@plt+0x3974>
  4063ac:	str	w0, [sp, #4]
  4063b0:	ldr	x0, [sp, #8]
  4063b4:	bl	417d28 <ferror@plt+0x155f8>
  4063b8:	ldr	w8, [sp, #4]
  4063bc:	cmp	w8, #0x0
  4063c0:	cset	w8, ge  // ge = tcont
  4063c4:	tbnz	w8, #0, 4063e0 <ferror@plt+0x3cb0>
  4063c8:	ldurb	w8, [x29, #-17]
  4063cc:	tbnz	w8, #0, 4063d4 <ferror@plt+0x3ca4>
  4063d0:	b	4063e0 <ferror@plt+0x3cb0>
  4063d4:	ldr	w8, [sp, #4]
  4063d8:	stur	w8, [x29, #-4]
  4063dc:	b	4063f8 <ferror@plt+0x3cc8>
  4063e0:	ldur	x0, [x29, #-16]
  4063e4:	ldr	x1, [sp, #16]
  4063e8:	bl	4128e8 <ferror@plt+0x101b8>
  4063ec:	str	x0, [sp, #16]
  4063f0:	b	406388 <ferror@plt+0x3c58>
  4063f4:	stur	wzr, [x29, #-4]
  4063f8:	ldur	w0, [x29, #-4]
  4063fc:	ldp	x29, x30, [sp, #48]
  406400:	add	sp, sp, #0x40
  406404:	ret
  406408:	sub	sp, sp, #0x60
  40640c:	stp	x29, x30, [sp, #80]
  406410:	add	x29, sp, #0x50
  406414:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  406418:	add	x8, x8, #0x4c7
  40641c:	adrp	x9, 437000 <ferror@plt+0x348d0>
  406420:	add	x9, x9, #0x4b4
  406424:	stur	x0, [x29, #-16]
  406428:	ldur	x0, [x29, #-16]
  40642c:	str	x8, [sp, #16]
  406430:	str	x9, [sp, #8]
  406434:	bl	418528 <ferror@plt+0x15df8>
  406438:	stur	x0, [x29, #-24]
  40643c:	str	wzr, [sp, #36]
  406440:	ldur	x0, [x29, #-16]
  406444:	bl	418528 <ferror@plt+0x15df8>
  406448:	ldr	x8, [sp, #16]
  40644c:	str	x0, [sp]
  406450:	mov	x0, x8
  406454:	ldr	x1, [sp]
  406458:	bl	4067e4 <ferror@plt+0x40b4>
  40645c:	ldr	x8, [sp, #8]
  406460:	ldr	w10, [x8]
  406464:	cbz	w10, 406470 <ferror@plt+0x3d40>
  406468:	stur	wzr, [x29, #-4]
  40646c:	b	406550 <ferror@plt+0x3e20>
  406470:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406474:	add	x8, x8, #0x4a4
  406478:	ldr	w9, [x8]
  40647c:	cbz	w9, 40648c <ferror@plt+0x3d5c>
  406480:	ldr	w8, [sp, #36]
  406484:	orr	w8, w8, #0x200
  406488:	str	w8, [sp, #36]
  40648c:	ldur	x0, [x29, #-16]
  406490:	ldr	w1, [sp, #36]
  406494:	bl	418634 <ferror@plt+0x15f04>
  406498:	str	w0, [sp, #32]
  40649c:	ldr	w8, [sp, #32]
  4064a0:	mov	w9, #0xffffffef            	// #-17
  4064a4:	cmp	w8, w9
  4064a8:	b.ne	4064e0 <ferror@plt+0x3db0>  // b.any
  4064ac:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4064b0:	add	x8, x8, #0x498
  4064b4:	ldr	w9, [x8]
  4064b8:	cbnz	w9, 4064c4 <ferror@plt+0x3d94>
  4064bc:	str	wzr, [sp, #32]
  4064c0:	b	4064e0 <ferror@plt+0x3db0>
  4064c4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4064c8:	add	x8, x8, #0x3a0
  4064cc:	ldr	w0, [x8]
  4064d0:	ldur	x2, [x29, #-24]
  4064d4:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4064d8:	add	x1, x1, #0x494
  4064dc:	bl	40dca4 <ferror@plt+0xb574>
  4064e0:	ldur	x0, [x29, #-16]
  4064e4:	bl	4182e8 <ferror@plt+0x15bb8>
  4064e8:	stur	x0, [x29, #-32]
  4064ec:	ldur	x8, [x29, #-32]
  4064f0:	cbz	x8, 406548 <ferror@plt+0x3e18>
  4064f4:	ldur	x8, [x29, #-32]
  4064f8:	str	x8, [sp, #40]
  4064fc:	ldr	x8, [sp, #40]
  406500:	cbz	x8, 406540 <ferror@plt+0x3e10>
  406504:	ldr	x0, [sp, #40]
  406508:	bl	4184e4 <ferror@plt+0x15db4>
  40650c:	str	x0, [sp, #24]
  406510:	ldr	x0, [sp, #24]
  406514:	bl	41a640 <ferror@plt+0x17f10>
  406518:	cbnz	w0, 406524 <ferror@plt+0x3df4>
  40651c:	ldr	x0, [sp, #24]
  406520:	bl	406408 <ferror@plt+0x3cd8>
  406524:	ldr	x0, [sp, #24]
  406528:	bl	417d28 <ferror@plt+0x155f8>
  40652c:	ldur	x0, [x29, #-32]
  406530:	ldr	x1, [sp, #40]
  406534:	bl	4127ec <ferror@plt+0x100bc>
  406538:	str	x0, [sp, #40]
  40653c:	b	4064fc <ferror@plt+0x3dcc>
  406540:	ldur	x0, [x29, #-32]
  406544:	bl	4177f8 <ferror@plt+0x150c8>
  406548:	ldr	w8, [sp, #32]
  40654c:	stur	w8, [x29, #-4]
  406550:	ldur	w0, [x29, #-4]
  406554:	ldp	x29, x30, [sp, #80]
  406558:	add	sp, sp, #0x60
  40655c:	ret
  406560:	sub	sp, sp, #0xb0
  406564:	stp	x29, x30, [sp, #160]
  406568:	add	x29, sp, #0xa0
  40656c:	mov	x8, xzr
  406570:	stur	x0, [x29, #-16]
  406574:	stur	x1, [x29, #-24]
  406578:	stur	x2, [x29, #-32]
  40657c:	stur	x3, [x29, #-40]
  406580:	ldur	x0, [x29, #-16]
  406584:	str	x8, [sp, #16]
  406588:	bl	418528 <ferror@plt+0x15df8>
  40658c:	stur	x0, [x29, #-48]
  406590:	ldr	x8, [sp, #16]
  406594:	stur	x8, [x29, #-64]
  406598:	str	wzr, [sp, #68]
  40659c:	ldur	x9, [x29, #-40]
  4065a0:	cbnz	x9, 4065b0 <ferror@plt+0x3e80>
  4065a4:	adrp	x8, 425000 <ferror@plt+0x228d0>
  4065a8:	add	x8, x8, #0xbdb
  4065ac:	stur	x8, [x29, #-40]
  4065b0:	ldur	x0, [x29, #-40]
  4065b4:	bl	4020e0 <strlen@plt>
  4065b8:	str	x0, [sp, #80]
  4065bc:	ldur	x0, [x29, #-32]
  4065c0:	bl	402340 <strdup@plt>
  4065c4:	stur	x0, [x29, #-64]
  4065c8:	ldur	x8, [x29, #-64]
  4065cc:	cbnz	x8, 4065dc <ferror@plt+0x3eac>
  4065d0:	mov	w8, #0xfffffff4            	// #-12
  4065d4:	stur	w8, [x29, #-4]
  4065d8:	b	4067d4 <ferror@plt+0x40a4>
  4065dc:	ldur	x0, [x29, #-64]
  4065e0:	bl	4020e0 <strlen@plt>
  4065e4:	stur	x0, [x29, #-72]
  4065e8:	mov	x8, #0xd                   	// #13
  4065ec:	str	x8, [sp, #72]
  4065f0:	ldur	x0, [x29, #-64]
  4065f4:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4065f8:	add	x1, x1, #0x4d1
  4065fc:	bl	4025e0 <strstr@plt>
  406600:	stur	x0, [x29, #-56]
  406604:	cbz	x0, 406704 <ferror@plt+0x3fd4>
  406608:	ldur	x8, [x29, #-56]
  40660c:	ldur	x9, [x29, #-64]
  406610:	subs	x8, x8, x9
  406614:	str	x8, [sp, #56]
  406618:	ldur	x8, [x29, #-72]
  40661c:	ldr	x9, [sp, #56]
  406620:	subs	x8, x8, x9
  406624:	ldr	x9, [sp, #72]
  406628:	subs	x8, x8, x9
  40662c:	str	x8, [sp, #48]
  406630:	ldur	x8, [x29, #-72]
  406634:	ldr	x9, [sp, #72]
  406638:	subs	x8, x8, x9
  40663c:	ldr	x9, [sp, #80]
  406640:	add	x8, x8, x9
  406644:	str	x8, [sp, #40]
  406648:	ldur	x8, [x29, #-56]
  40664c:	ldr	x9, [sp, #72]
  406650:	add	x8, x8, x9
  406654:	str	x8, [sp, #32]
  406658:	ldr	x8, [sp, #40]
  40665c:	add	x0, x8, #0x1
  406660:	bl	402280 <malloc@plt>
  406664:	str	x0, [sp, #24]
  406668:	ldr	x8, [sp, #24]
  40666c:	cbnz	x8, 406684 <ferror@plt+0x3f54>
  406670:	ldur	x0, [x29, #-64]
  406674:	bl	4024e0 <free@plt>
  406678:	mov	w8, #0xfffffff4            	// #-12
  40667c:	stur	w8, [x29, #-4]
  406680:	b	4067d4 <ferror@plt+0x40a4>
  406684:	ldr	x0, [sp, #24]
  406688:	ldur	x1, [x29, #-64]
  40668c:	ldur	x8, [x29, #-56]
  406690:	ldur	x9, [x29, #-64]
  406694:	subs	x2, x8, x9
  406698:	bl	4020a0 <memcpy@plt>
  40669c:	ldr	x8, [sp, #24]
  4066a0:	ldr	x9, [sp, #56]
  4066a4:	add	x0, x8, x9
  4066a8:	ldur	x1, [x29, #-40]
  4066ac:	ldr	x2, [sp, #80]
  4066b0:	bl	4020a0 <memcpy@plt>
  4066b4:	ldr	x8, [sp, #24]
  4066b8:	ldr	x9, [sp, #56]
  4066bc:	add	x8, x8, x9
  4066c0:	ldr	x9, [sp, #80]
  4066c4:	add	x0, x8, x9
  4066c8:	ldr	x1, [sp, #32]
  4066cc:	ldr	x2, [sp, #48]
  4066d0:	bl	4020a0 <memcpy@plt>
  4066d4:	ldr	x8, [sp, #24]
  4066d8:	ldr	x9, [sp, #40]
  4066dc:	add	x8, x8, x9
  4066e0:	mov	w10, #0x0                   	// #0
  4066e4:	strb	w10, [x8]
  4066e8:	ldur	x0, [x29, #-64]
  4066ec:	bl	4024e0 <free@plt>
  4066f0:	ldr	x8, [sp, #24]
  4066f4:	stur	x8, [x29, #-64]
  4066f8:	ldr	x8, [sp, #40]
  4066fc:	stur	x8, [x29, #-72]
  406700:	b	4065f0 <ferror@plt+0x3ec0>
  406704:	ldur	x1, [x29, #-24]
  406708:	ldur	x2, [x29, #-64]
  40670c:	adrp	x0, 423000 <ferror@plt+0x208d0>
  406710:	add	x0, x0, #0xe89
  406714:	bl	4067e4 <ferror@plt+0x40b4>
  406718:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40671c:	add	x8, x8, #0x4b4
  406720:	ldr	w9, [x8]
  406724:	cbz	w9, 40672c <ferror@plt+0x3ffc>
  406728:	b	4067c4 <ferror@plt+0x4094>
  40672c:	ldur	x1, [x29, #-48]
  406730:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  406734:	add	x8, x8, #0x4df
  406738:	mov	x0, x8
  40673c:	mov	w2, #0x1                   	// #1
  406740:	str	x8, [sp, #8]
  406744:	bl	402170 <setenv@plt>
  406748:	ldur	x8, [x29, #-64]
  40674c:	mov	x0, x8
  406750:	bl	402330 <system@plt>
  406754:	str	w0, [sp, #68]
  406758:	ldr	x0, [sp, #8]
  40675c:	bl	4025a0 <unsetenv@plt>
  406760:	ldr	w9, [sp, #68]
  406764:	mov	w10, #0xffffffff            	// #-1
  406768:	cmp	w9, w10
  40676c:	b.eq	406780 <ferror@plt+0x4050>  // b.none
  406770:	ldr	w8, [sp, #68]
  406774:	and	w8, w8, #0xff00
  406778:	asr	w8, w8, #8
  40677c:	cbz	w8, 4067c4 <ferror@plt+0x4094>
  406780:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406784:	add	x8, x8, #0x3a0
  406788:	ldr	w0, [x8]
  40678c:	ldur	x2, [x29, #-24]
  406790:	ldur	x3, [x29, #-48]
  406794:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406798:	add	x1, x1, #0x4ef
  40679c:	bl	40dca4 <ferror@plt+0xb574>
  4067a0:	ldr	w9, [sp, #68]
  4067a4:	mov	w10, #0xffffffff            	// #-1
  4067a8:	cmp	w9, w10
  4067ac:	b.eq	4067c4 <ferror@plt+0x4094>  // b.none
  4067b0:	ldr	w8, [sp, #68]
  4067b4:	and	w8, w8, #0xff00
  4067b8:	mov	w9, wzr
  4067bc:	subs	w8, w9, w8, asr #8
  4067c0:	str	w8, [sp, #68]
  4067c4:	ldur	x0, [x29, #-64]
  4067c8:	bl	4024e0 <free@plt>
  4067cc:	ldr	w8, [sp, #68]
  4067d0:	stur	w8, [x29, #-4]
  4067d4:	ldur	w0, [x29, #-4]
  4067d8:	ldp	x29, x30, [sp, #160]
  4067dc:	add	sp, sp, #0xb0
  4067e0:	ret
  4067e4:	sub	sp, sp, #0x150
  4067e8:	stp	x29, x30, [sp, #304]
  4067ec:	str	x28, [sp, #320]
  4067f0:	add	x29, sp, #0x130
  4067f4:	sub	x8, x29, #0x28
  4067f8:	str	q7, [sp, #144]
  4067fc:	str	q6, [sp, #128]
  406800:	str	q5, [sp, #112]
  406804:	str	q4, [sp, #96]
  406808:	str	q3, [sp, #80]
  40680c:	str	q2, [sp, #64]
  406810:	str	q1, [sp, #48]
  406814:	str	q0, [sp, #32]
  406818:	stur	x7, [x29, #-88]
  40681c:	stur	x6, [x29, #-96]
  406820:	stur	x5, [x29, #-104]
  406824:	stur	x4, [x29, #-112]
  406828:	stur	x3, [x29, #-120]
  40682c:	stur	x2, [x29, #-128]
  406830:	stur	x1, [x29, #-136]
  406834:	stur	x0, [x29, #-8]
  406838:	adrp	x9, 437000 <ferror@plt+0x348d0>
  40683c:	ldr	w10, [x9, #1208]
  406840:	str	x8, [sp, #24]
  406844:	cbnz	w10, 406864 <ferror@plt+0x4134>
  406848:	b	40684c <ferror@plt+0x411c>
  40684c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406850:	ldr	w9, [x8, #932]
  406854:	subs	w9, w9, #0x4
  406858:	b.gt	406864 <ferror@plt+0x4134>
  40685c:	b	406860 <ferror@plt+0x4130>
  406860:	b	4068d8 <ferror@plt+0x41a8>
  406864:	mov	w8, #0xffffff80            	// #-128
  406868:	stur	w8, [x29, #-12]
  40686c:	mov	w8, #0xffffffc8            	// #-56
  406870:	stur	w8, [x29, #-16]
  406874:	add	x9, x29, #0x20
  406878:	stur	x9, [x29, #-40]
  40687c:	add	x9, sp, #0x20
  406880:	add	x9, x9, #0x80
  406884:	stur	x9, [x29, #-24]
  406888:	sub	x9, x29, #0x88
  40688c:	add	x9, x9, #0x38
  406890:	stur	x9, [x29, #-32]
  406894:	adrp	x9, 437000 <ferror@plt+0x348d0>
  406898:	ldr	x0, [x9, #1136]
  40689c:	ldur	x1, [x29, #-8]
  4068a0:	ldr	x10, [sp, #24]
  4068a4:	ldr	q0, [x10]
  4068a8:	ldr	q1, [x10, #16]
  4068ac:	stur	q1, [x29, #-64]
  4068b0:	stur	q0, [x29, #-80]
  4068b4:	sub	x2, x29, #0x50
  4068b8:	str	x9, [sp, #16]
  4068bc:	bl	402640 <vfprintf@plt>
  4068c0:	ldr	x9, [sp, #16]
  4068c4:	ldr	x10, [x9, #1136]
  4068c8:	str	w0, [sp, #12]
  4068cc:	mov	x0, x10
  4068d0:	bl	402570 <fflush@plt>
  4068d4:	b	4068d8 <ferror@plt+0x41a8>
  4068d8:	ldr	x28, [sp, #320]
  4068dc:	ldp	x29, x30, [sp, #304]
  4068e0:	add	sp, sp, #0x150
  4068e4:	ret
  4068e8:	sub	sp, sp, #0x50
  4068ec:	stp	x29, x30, [sp, #64]
  4068f0:	add	x29, sp, #0x40
  4068f4:	stur	x0, [x29, #-8]
  4068f8:	and	w8, w1, #0x1
  4068fc:	sturb	w8, [x29, #-9]
  406900:	stur	x2, [x29, #-24]
  406904:	ldurb	w8, [x29, #-9]
  406908:	tbnz	w8, #0, 406910 <ferror@plt+0x41e0>
  40690c:	b	406938 <ferror@plt+0x4208>
  406910:	ldur	x0, [x29, #-8]
  406914:	bl	419440 <ferror@plt+0x16d10>
  406918:	ldur	x2, [x29, #-24]
  40691c:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  406920:	add	x8, x8, #0x60e
  406924:	str	x0, [sp, #24]
  406928:	mov	x0, x8
  40692c:	ldr	x1, [sp, #24]
  406930:	bl	402660 <printf@plt>
  406934:	b	4069a0 <ferror@plt+0x4270>
  406938:	ldur	x0, [x29, #-8]
  40693c:	bl	41855c <ferror@plt+0x15e2c>
  406940:	str	x0, [sp, #32]
  406944:	ldr	x8, [sp, #32]
  406948:	cbnz	x8, 40697c <ferror@plt+0x424c>
  40694c:	ldur	x0, [x29, #-8]
  406950:	bl	419fc0 <ferror@plt+0x17890>
  406954:	cbnz	w0, 406978 <ferror@plt+0x4248>
  406958:	ldur	x0, [x29, #-8]
  40695c:	bl	418528 <ferror@plt+0x15df8>
  406960:	adrp	x8, 425000 <ferror@plt+0x228d0>
  406964:	add	x8, x8, #0x3f8
  406968:	str	x0, [sp, #16]
  40696c:	mov	x0, x8
  406970:	ldr	x1, [sp, #16]
  406974:	bl	402660 <printf@plt>
  406978:	b	4069a0 <ferror@plt+0x4270>
  40697c:	ldur	x0, [x29, #-8]
  406980:	bl	41855c <ferror@plt+0x15e2c>
  406984:	ldur	x2, [x29, #-24]
  406988:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  40698c:	add	x8, x8, #0x61d
  406990:	str	x0, [sp, #8]
  406994:	mov	x0, x8
  406998:	ldr	x1, [sp, #8]
  40699c:	bl	402660 <printf@plt>
  4069a0:	ldp	x29, x30, [sp, #64]
  4069a4:	add	sp, sp, #0x50
  4069a8:	ret
  4069ac:	stp	x29, x30, [sp, #-32]!
  4069b0:	str	x28, [sp, #16]
  4069b4:	mov	x29, sp
  4069b8:	sub	sp, sp, #0x1, lsl #12
  4069bc:	sub	sp, sp, #0x340
  4069c0:	mov	x8, xzr
  4069c4:	mov	w9, wzr
  4069c8:	mov	x2, #0x1030                	// #4144
  4069cc:	mov	x10, #0x48                  	// #72
  4069d0:	adrp	x11, 437000 <ferror@plt+0x348d0>
  4069d4:	add	x11, x11, #0x460
  4069d8:	adrp	x12, 437000 <ferror@plt+0x348d0>
  4069dc:	add	x12, x12, #0x3a8
  4069e0:	adrp	x13, 437000 <ferror@plt+0x348d0>
  4069e4:	add	x13, x13, #0x468
  4069e8:	add	x14, sp, #0x130
  4069ec:	add	x15, sp, #0xe8
  4069f0:	stur	w0, [x29, #-8]
  4069f4:	stur	x1, [x29, #-16]
  4069f8:	stur	x8, [x29, #-24]
  4069fc:	stur	wzr, [x29, #-28]
  406a00:	stur	wzr, [x29, #-32]
  406a04:	stur	wzr, [x29, #-36]
  406a08:	stur	wzr, [x29, #-40]
  406a0c:	stur	x8, [x29, #-48]
  406a10:	stur	x8, [x29, #-56]
  406a14:	stur	x8, [x29, #-64]
  406a18:	stur	x8, [x29, #-72]
  406a1c:	stur	x8, [x29, #-80]
  406a20:	str	x8, [sp, #4448]
  406a24:	mov	x0, x14
  406a28:	mov	w3, w9
  406a2c:	mov	w1, w3
  406a30:	str	w9, [sp, #180]
  406a34:	str	x10, [sp, #168]
  406a38:	str	x11, [sp, #160]
  406a3c:	str	x12, [sp, #152]
  406a40:	str	x13, [sp, #144]
  406a44:	str	x15, [sp, #136]
  406a48:	bl	4022c0 <memset@plt>
  406a4c:	ldr	x0, [sp, #136]
  406a50:	ldr	w9, [sp, #180]
  406a54:	mov	w1, w9
  406a58:	ldr	x2, [sp, #168]
  406a5c:	bl	4022c0 <memset@plt>
  406a60:	add	x4, sp, #0xe0
  406a64:	str	wzr, [sp, #224]
  406a68:	ldur	w0, [x29, #-8]
  406a6c:	ldur	x1, [x29, #-16]
  406a70:	adrp	x2, 424000 <ferror@plt+0x218d0>
  406a74:	add	x2, x2, #0x60
  406a78:	adrp	x3, 424000 <ferror@plt+0x218d0>
  406a7c:	add	x3, x3, #0x78
  406a80:	bl	402450 <getopt_long@plt>
  406a84:	str	w0, [sp, #228]
  406a88:	ldr	w8, [sp, #228]
  406a8c:	mov	w9, #0xffffffff            	// #-1
  406a90:	cmp	w8, w9
  406a94:	b.ne	406a9c <ferror@plt+0x436c>  // b.any
  406a98:	b	406d34 <ferror@plt+0x4604>
  406a9c:	ldr	w8, [sp, #228]
  406aa0:	subs	w8, w8, #0x3f
  406aa4:	mov	w9, w8
  406aa8:	ubfx	x9, x9, #0, #32
  406aac:	cmp	x9, #0x38
  406ab0:	str	x9, [sp, #128]
  406ab4:	b.hi	406d18 <ferror@plt+0x45e8>  // b.pmore
  406ab8:	adrp	x8, 422000 <ferror@plt+0x1f8d0>
  406abc:	add	x8, x8, #0xa40
  406ac0:	ldr	x11, [sp, #128]
  406ac4:	ldrsw	x10, [x8, x11, lsl #2]
  406ac8:	add	x9, x8, x10
  406acc:	br	x9
  406ad0:	mov	w8, #0x1                   	// #1
  406ad4:	stur	w8, [x29, #-32]
  406ad8:	b	406d30 <ferror@plt+0x4600>
  406adc:	mov	w8, #0x1                   	// #1
  406ae0:	stur	w8, [x29, #-36]
  406ae4:	b	406d30 <ferror@plt+0x4600>
  406ae8:	ldur	x8, [x29, #-48]
  406aec:	cbz	x8, 406af8 <ferror@plt+0x43c8>
  406af0:	ldur	x0, [x29, #-48]
  406af4:	bl	4024e0 <free@plt>
  406af8:	ldr	x8, [sp, #160]
  406afc:	ldr	x0, [x8]
  406b00:	bl	410390 <ferror@plt+0xdc60>
  406b04:	stur	x0, [x29, #-48]
  406b08:	b	406d30 <ferror@plt+0x4600>
  406b0c:	ldur	w8, [x29, #-40]
  406b10:	add	w8, w8, #0x2
  406b14:	mov	w0, w8
  406b18:	sxtw	x9, w0
  406b1c:	mov	x10, #0x8                   	// #8
  406b20:	mul	x9, x10, x9
  406b24:	str	x9, [sp, #216]
  406b28:	ldur	x0, [x29, #-56]
  406b2c:	ldr	x1, [sp, #216]
  406b30:	bl	402320 <realloc@plt>
  406b34:	str	x0, [sp, #208]
  406b38:	ldr	x9, [sp, #208]
  406b3c:	cbnz	x9, 406b5c <ferror@plt+0x442c>
  406b40:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406b44:	add	x8, x8, #0x458
  406b48:	ldr	x1, [x8]
  406b4c:	adrp	x0, 422000 <ferror@plt+0x1f8d0>
  406b50:	add	x0, x0, #0xb41
  406b54:	bl	4020f0 <fputs@plt>
  406b58:	b	40731c <ferror@plt+0x4bec>
  406b5c:	ldr	x8, [sp, #208]
  406b60:	stur	x8, [x29, #-56]
  406b64:	ldr	x8, [sp, #160]
  406b68:	ldr	x9, [x8]
  406b6c:	ldur	x10, [x29, #-56]
  406b70:	ldursw	x11, [x29, #-40]
  406b74:	mov	x12, #0x8                   	// #8
  406b78:	mul	x11, x12, x11
  406b7c:	add	x10, x10, x11
  406b80:	str	x9, [x10]
  406b84:	ldur	w13, [x29, #-40]
  406b88:	add	w13, w13, #0x1
  406b8c:	stur	w13, [x29, #-40]
  406b90:	ldur	x9, [x29, #-56]
  406b94:	ldursw	x10, [x29, #-40]
  406b98:	mul	x10, x12, x10
  406b9c:	add	x9, x9, x10
  406ba0:	mov	x10, xzr
  406ba4:	str	x10, [x9]
  406ba8:	b	406d30 <ferror@plt+0x4600>
  406bac:	ldr	x8, [sp, #160]
  406bb0:	ldr	x9, [x8]
  406bb4:	stur	x9, [x29, #-72]
  406bb8:	mov	x9, #0x1011                	// #4113
  406bbc:	add	x10, sp, #0x130
  406bc0:	add	x9, x10, x9
  406bc4:	mov	w11, #0x1                   	// #1
  406bc8:	strb	w11, [x9]
  406bcc:	b	406d30 <ferror@plt+0x4600>
  406bd0:	ldr	x8, [sp, #160]
  406bd4:	ldr	x9, [x8]
  406bd8:	stur	x9, [x29, #-64]
  406bdc:	b	406d30 <ferror@plt+0x4600>
  406be0:	mov	x8, #0x1012                	// #4114
  406be4:	add	x9, sp, #0x130
  406be8:	add	x8, x9, x8
  406bec:	mov	w10, #0x1                   	// #1
  406bf0:	strb	w10, [x8]
  406bf4:	b	406d30 <ferror@plt+0x4600>
  406bf8:	ldr	x8, [sp, #152]
  406bfc:	ldr	w9, [x8]
  406c00:	add	w9, w9, #0x1
  406c04:	str	w9, [x8]
  406c08:	b	406d30 <ferror@plt+0x4600>
  406c0c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  406c10:	add	x8, x8, #0x470
  406c14:	ldr	x8, [x8]
  406c18:	stur	x8, [x29, #-24]
  406c1c:	b	406d30 <ferror@plt+0x4600>
  406c20:	ldr	x8, [sp, #160]
  406c24:	ldr	x9, [x8]
  406c28:	ldrb	w10, [x9, #1]
  406c2c:	cbz	w10, 406c44 <ferror@plt+0x4514>
  406c30:	mov	w0, #0x2                   	// #2
  406c34:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406c38:	add	x1, x1, #0xb57
  406c3c:	bl	40dca4 <ferror@plt+0xb574>
  406c40:	b	40731c <ferror@plt+0x4bec>
  406c44:	ldr	x8, [sp, #160]
  406c48:	ldr	x9, [x8]
  406c4c:	ldrb	w10, [x9]
  406c50:	mov	x9, #0x1010                	// #4112
  406c54:	add	x11, sp, #0x130
  406c58:	add	x9, x11, x9
  406c5c:	strb	w10, [x9]
  406c60:	b	406d30 <ferror@plt+0x4600>
  406c64:	mov	x8, #0x1013                	// #4115
  406c68:	add	x9, sp, #0x130
  406c6c:	add	x8, x9, x8
  406c70:	mov	w10, #0x1                   	// #1
  406c74:	strb	w10, [x8]
  406c78:	b	406d30 <ferror@plt+0x4600>
  406c7c:	ldr	w8, [sp, #224]
  406c80:	cmp	w8, #0x0
  406c84:	cset	w8, le
  406c88:	tbnz	w8, #0, 406cbc <ferror@plt+0x458c>
  406c8c:	ldrsw	x8, [sp, #224]
  406c90:	mov	x9, #0x20                  	// #32
  406c94:	mul	x8, x9, x8
  406c98:	adrp	x9, 424000 <ferror@plt+0x218d0>
  406c9c:	add	x9, x9, #0x78
  406ca0:	add	x8, x9, x8
  406ca4:	ldr	x2, [x8]
  406ca8:	mov	w0, #0x4                   	// #4
  406cac:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406cb0:	add	x1, x1, #0xb74
  406cb4:	bl	40dca4 <ferror@plt+0xb574>
  406cb8:	b	406cd0 <ferror@plt+0x45a0>
  406cbc:	ldr	w2, [sp, #228]
  406cc0:	mov	w0, #0x4                   	// #4
  406cc4:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406cc8:	add	x1, x1, #0xb94
  406ccc:	bl	40dca4 <ferror@plt+0xb574>
  406cd0:	b	406d30 <ferror@plt+0x4600>
  406cd4:	bl	407380 <ferror@plt+0x4c50>
  406cd8:	stur	wzr, [x29, #-4]
  406cdc:	mov	w8, #0x1                   	// #1
  406ce0:	str	w8, [sp, #204]
  406ce4:	b	407330 <ferror@plt+0x4c00>
  406ce8:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  406cec:	add	x0, x0, #0x6a5
  406cf0:	bl	402410 <puts@plt>
  406cf4:	adrp	x8, 420000 <ferror@plt+0x1d8d0>
  406cf8:	add	x8, x8, #0x6b5
  406cfc:	mov	x0, x8
  406d00:	bl	402410 <puts@plt>
  406d04:	stur	wzr, [x29, #-4]
  406d08:	mov	w9, #0x1                   	// #1
  406d0c:	str	w9, [sp, #204]
  406d10:	b	407330 <ferror@plt+0x4c00>
  406d14:	b	40731c <ferror@plt+0x4bec>
  406d18:	ldr	w2, [sp, #228]
  406d1c:	mov	w0, #0x3                   	// #3
  406d20:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  406d24:	add	x1, x1, #0x6dd
  406d28:	bl	40dca4 <ferror@plt+0xb574>
  406d2c:	b	40731c <ferror@plt+0x4bec>
  406d30:	b	406a60 <ferror@plt+0x4330>
  406d34:	ldr	x8, [sp, #144]
  406d38:	ldr	w9, [x8]
  406d3c:	ldur	w10, [x29, #-8]
  406d40:	cmp	w9, w10
  406d44:	b.ge	406dcc <ferror@plt+0x469c>  // b.tcont
  406d48:	ldur	x8, [x29, #-16]
  406d4c:	ldr	x9, [sp, #144]
  406d50:	ldrsw	x10, [x9]
  406d54:	mov	x11, #0x8                   	// #8
  406d58:	mul	x10, x11, x10
  406d5c:	add	x8, x8, x10
  406d60:	ldr	x0, [x8]
  406d64:	bl	4073a8 <ferror@plt+0x4c78>
  406d68:	cbnz	w0, 406d9c <ferror@plt+0x466c>
  406d6c:	ldur	x8, [x29, #-16]
  406d70:	ldr	x9, [sp, #144]
  406d74:	ldrsw	x10, [x9]
  406d78:	mov	x11, #0x8                   	// #8
  406d7c:	mul	x10, x11, x10
  406d80:	add	x8, x8, x10
  406d84:	ldr	x2, [x8]
  406d88:	mov	w0, #0x3                   	// #3
  406d8c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406d90:	add	x1, x1, #0xbb3
  406d94:	bl	40dca4 <ferror@plt+0xb574>
  406d98:	b	40731c <ferror@plt+0x4bec>
  406d9c:	ldur	x8, [x29, #-16]
  406da0:	ldr	x9, [sp, #144]
  406da4:	ldrsw	x10, [x9]
  406da8:	mov	x11, #0x8                   	// #8
  406dac:	mul	x10, x11, x10
  406db0:	add	x8, x8, x10
  406db4:	ldr	x8, [x8]
  406db8:	str	x8, [sp, #304]
  406dbc:	ldr	w12, [x9]
  406dc0:	add	w12, w12, #0x1
  406dc4:	str	w12, [x9]
  406dc8:	b	406e20 <ferror@plt+0x46f0>
  406dcc:	add	x0, sp, #0x1, lsl #12
  406dd0:	add	x0, x0, #0x16a
  406dd4:	bl	402690 <uname@plt>
  406dd8:	cmp	w0, #0x0
  406ddc:	cset	w8, ge  // ge = tcont
  406de0:	tbnz	w8, #0, 406e10 <ferror@plt+0x46e0>
  406de4:	bl	402680 <__errno_location@plt>
  406de8:	ldr	w0, [x0]
  406dec:	bl	402370 <strerror@plt>
  406df0:	mov	w8, #0x2                   	// #2
  406df4:	str	x0, [sp, #120]
  406df8:	mov	w0, w8
  406dfc:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406e00:	add	x1, x1, #0xbca
  406e04:	ldr	x2, [sp, #120]
  406e08:	bl	40dca4 <ferror@plt+0xb574>
  406e0c:	b	40731c <ferror@plt+0x4bec>
  406e10:	add	x8, sp, #0x1, lsl #12
  406e14:	add	x8, x8, #0x16a
  406e18:	add	x8, x8, #0x82
  406e1c:	str	x8, [sp, #304]
  406e20:	add	x8, sp, #0x130
  406e24:	add	x0, x8, #0x8
  406e28:	ldur	x8, [x29, #-48]
  406e2c:	str	x0, [sp, #112]
  406e30:	cbnz	x8, 406e44 <ferror@plt+0x4714>
  406e34:	adrp	x8, 425000 <ferror@plt+0x228d0>
  406e38:	add	x8, x8, #0xbdb
  406e3c:	str	x8, [sp, #104]
  406e40:	b	406e4c <ferror@plt+0x471c>
  406e44:	ldur	x8, [x29, #-48]
  406e48:	str	x8, [sp, #104]
  406e4c:	ldr	x8, [sp, #104]
  406e50:	ldr	x4, [sp, #304]
  406e54:	ldr	x0, [sp, #112]
  406e58:	mov	x1, #0x1000                	// #4096
  406e5c:	adrp	x2, 421000 <ferror@plt+0x1e8d0>
  406e60:	add	x2, x2, #0x275
  406e64:	mov	x3, x8
  406e68:	bl	402230 <snprintf@plt>
  406e6c:	mov	w1, w0
  406e70:	sxtw	x8, w1
  406e74:	str	x8, [sp, #4408]
  406e78:	ldr	x8, [sp, #144]
  406e7c:	ldr	w9, [x8]
  406e80:	ldur	w10, [x29, #-8]
  406e84:	cmp	w9, w10
  406e88:	b.ne	406e94 <ferror@plt+0x4764>  // b.any
  406e8c:	mov	w8, #0x1                   	// #1
  406e90:	stur	w8, [x29, #-32]
  406e94:	ldur	w8, [x29, #-36]
  406e98:	cbz	w8, 406ed8 <ferror@plt+0x47a8>
  406e9c:	ldur	x8, [x29, #-24]
  406ea0:	adrp	x9, 437000 <ferror@plt+0x348d0>
  406ea4:	add	x9, x9, #0x470
  406ea8:	ldr	x9, [x9]
  406eac:	cmp	x8, x9
  406eb0:	b.ne	406eb8 <ferror@plt+0x4788>  // b.any
  406eb4:	b	4072d4 <ferror@plt+0x4ba4>
  406eb8:	add	x8, sp, #0x130
  406ebc:	add	x0, x8, #0x8
  406ec0:	bl	4073e8 <ferror@plt+0x4cb8>
  406ec4:	cmp	w0, #0x1
  406ec8:	b.ne	406ed0 <ferror@plt+0x47a0>  // b.any
  406ecc:	b	4072d4 <ferror@plt+0x4ba4>
  406ed0:	mov	w8, #0x1                   	// #1
  406ed4:	stur	w8, [x29, #-32]
  406ed8:	add	x8, sp, #0x130
  406edc:	add	x0, x8, #0x8
  406ee0:	sub	x1, x29, #0x50
  406ee4:	bl	410948 <ferror@plt+0xe218>
  406ee8:	str	x0, [sp, #4448]
  406eec:	ldr	x8, [sp, #4448]
  406ef0:	cbnz	x8, 406f10 <ferror@plt+0x47e0>
  406ef4:	add	x8, sp, #0x130
  406ef8:	add	x2, x8, #0x8
  406efc:	mov	w0, #0x2                   	// #2
  406f00:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406f04:	add	x1, x1, #0xbde
  406f08:	bl	40dca4 <ferror@plt+0xb574>
  406f0c:	b	40731c <ferror@plt+0x4bec>
  406f10:	ldr	x0, [sp, #4448]
  406f14:	ldr	x8, [sp, #152]
  406f18:	ldr	w1, [x8]
  406f1c:	bl	40def0 <ferror@plt+0xb7c0>
  406f20:	ldr	x2, [sp, #4448]
  406f24:	add	x0, sp, #0xe8
  406f28:	add	x1, sp, #0x130
  406f2c:	bl	407568 <ferror@plt+0x4e38>
  406f30:	stur	w0, [x29, #-28]
  406f34:	ldur	w9, [x29, #-28]
  406f38:	cmp	w9, #0x0
  406f3c:	cset	w9, ge  // ge = tcont
  406f40:	tbnz	w9, #0, 406f74 <ferror@plt+0x4844>
  406f44:	ldur	w8, [x29, #-28]
  406f48:	mov	w9, wzr
  406f4c:	subs	w0, w9, w8
  406f50:	bl	402370 <strerror@plt>
  406f54:	mov	w8, #0x2                   	// #2
  406f58:	str	x0, [sp, #96]
  406f5c:	mov	w0, w8
  406f60:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406f64:	add	x1, x1, #0xc01
  406f68:	ldr	x2, [sp, #96]
  406f6c:	bl	40dca4 <ferror@plt+0xb574>
  406f70:	b	40730c <ferror@plt+0x4bdc>
  406f74:	mov	x8, xzr
  406f78:	str	x8, [sp, #4448]
  406f7c:	ldur	x8, [x29, #-72]
  406f80:	cbz	x8, 406fe4 <ferror@plt+0x48b4>
  406f84:	ldur	x1, [x29, #-72]
  406f88:	add	x0, sp, #0xe8
  406f8c:	bl	4076a8 <ferror@plt+0x4f78>
  406f90:	stur	w0, [x29, #-28]
  406f94:	ldur	w8, [x29, #-28]
  406f98:	cmp	w8, #0x0
  406f9c:	cset	w8, ge  // ge = tcont
  406fa0:	tbnz	w8, #0, 406fe0 <ferror@plt+0x48b0>
  406fa4:	ldur	x2, [x29, #-72]
  406fa8:	ldur	w8, [x29, #-28]
  406fac:	mov	w9, wzr
  406fb0:	subs	w0, w9, w8
  406fb4:	str	x2, [sp, #88]
  406fb8:	bl	402370 <strerror@plt>
  406fbc:	mov	w8, #0x2                   	// #2
  406fc0:	str	x0, [sp, #80]
  406fc4:	mov	w0, w8
  406fc8:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  406fcc:	add	x1, x1, #0xc12
  406fd0:	ldr	x2, [sp, #88]
  406fd4:	ldr	x3, [sp, #80]
  406fd8:	bl	40dca4 <ferror@plt+0xb574>
  406fdc:	b	40731c <ferror@plt+0x4bec>
  406fe0:	b	407084 <ferror@plt+0x4954>
  406fe4:	ldur	x8, [x29, #-64]
  406fe8:	cbz	x8, 40704c <ferror@plt+0x491c>
  406fec:	ldur	x1, [x29, #-64]
  406ff0:	add	x0, sp, #0xe8
  406ff4:	bl	40786c <ferror@plt+0x513c>
  406ff8:	stur	w0, [x29, #-28]
  406ffc:	ldur	w8, [x29, #-28]
  407000:	cmp	w8, #0x0
  407004:	cset	w8, ge  // ge = tcont
  407008:	tbnz	w8, #0, 407048 <ferror@plt+0x4918>
  40700c:	ldur	x2, [x29, #-64]
  407010:	ldur	w8, [x29, #-28]
  407014:	mov	w9, wzr
  407018:	subs	w0, w9, w8
  40701c:	str	x2, [sp, #72]
  407020:	bl	402370 <strerror@plt>
  407024:	mov	w8, #0x2                   	// #2
  407028:	str	x0, [sp, #64]
  40702c:	mov	w0, w8
  407030:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  407034:	add	x1, x1, #0xc12
  407038:	ldr	x2, [sp, #72]
  40703c:	ldr	x3, [sp, #64]
  407040:	bl	40dca4 <ferror@plt+0xb574>
  407044:	b	40731c <ferror@plt+0x4bec>
  407048:	b	407084 <ferror@plt+0x4954>
  40704c:	mov	x8, #0x1012                	// #4114
  407050:	add	x9, sp, #0x130
  407054:	add	x8, x9, x8
  407058:	ldrb	w10, [x8]
  40705c:	cbz	w10, 407084 <ferror@plt+0x4954>
  407060:	mov	w0, #0x4                   	// #4
  407064:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  407068:	add	x1, x1, #0xc29
  40706c:	bl	40dca4 <ferror@plt+0xb574>
  407070:	mov	x8, #0x1012                	// #4114
  407074:	add	x9, sp, #0x130
  407078:	add	x8, x9, x8
  40707c:	mov	w10, #0x0                   	// #0
  407080:	strb	w10, [x8]
  407084:	ldur	w8, [x29, #-32]
  407088:	cbz	w8, 407110 <ferror@plt+0x49e0>
  40708c:	ldur	x1, [x29, #-56]
  407090:	add	x0, sp, #0x130
  407094:	bl	407a7c <ferror@plt+0x534c>
  407098:	stur	w0, [x29, #-28]
  40709c:	ldur	w8, [x29, #-28]
  4070a0:	cmp	w8, #0x0
  4070a4:	cset	w8, ge  // ge = tcont
  4070a8:	tbnz	w8, #0, 4070c0 <ferror@plt+0x4990>
  4070ac:	mov	w0, #0x2                   	// #2
  4070b0:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4070b4:	add	x1, x1, #0xc3c
  4070b8:	bl	40dca4 <ferror@plt+0xb574>
  4070bc:	b	407304 <ferror@plt+0x4bd4>
  4070c0:	add	x0, sp, #0xe8
  4070c4:	bl	407b98 <ferror@plt+0x5468>
  4070c8:	stur	w0, [x29, #-28]
  4070cc:	ldur	w8, [x29, #-28]
  4070d0:	cmp	w8, #0x0
  4070d4:	cset	w8, ge  // ge = tcont
  4070d8:	tbnz	w8, #0, 40710c <ferror@plt+0x49dc>
  4070dc:	ldur	w8, [x29, #-28]
  4070e0:	mov	w9, wzr
  4070e4:	subs	w0, w9, w8
  4070e8:	bl	402370 <strerror@plt>
  4070ec:	mov	w8, #0x2                   	// #2
  4070f0:	str	x0, [sp, #56]
  4070f4:	mov	w0, w8
  4070f8:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4070fc:	add	x1, x1, #0xc60
  407100:	ldr	x2, [sp, #56]
  407104:	bl	40dca4 <ferror@plt+0xb574>
  407108:	b	407304 <ferror@plt+0x4bd4>
  40710c:	b	407248 <ferror@plt+0x4b18>
  407110:	ldr	x8, [sp, #144]
  407114:	ldr	w9, [x8]
  407118:	str	w9, [sp, #200]
  40711c:	ldr	w8, [sp, #200]
  407120:	ldur	w9, [x29, #-8]
  407124:	cmp	w8, w9
  407128:	b.ge	407248 <ferror@plt+0x4b18>  // b.tcont
  40712c:	ldur	x8, [x29, #-16]
  407130:	ldrsw	x9, [sp, #200]
  407134:	mov	x10, #0x8                   	// #8
  407138:	mul	x9, x10, x9
  40713c:	add	x8, x8, x9
  407140:	ldr	x8, [x8]
  407144:	str	x8, [sp, #192]
  407148:	ldr	x8, [sp, #192]
  40714c:	ldrb	w11, [x8]
  407150:	cmp	w11, #0x2f
  407154:	b.eq	407170 <ferror@plt+0x4a40>  // b.none
  407158:	ldr	x2, [sp, #192]
  40715c:	mov	w0, #0x2                   	// #2
  407160:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  407164:	add	x1, x1, #0xc7e
  407168:	bl	40dca4 <ferror@plt+0xb574>
  40716c:	b	407304 <ferror@plt+0x4bd4>
  407170:	add	x8, sp, #0xe8
  407174:	ldr	x0, [x8, #8]
  407178:	ldr	x1, [sp, #192]
  40717c:	add	x2, sp, #0xb8
  407180:	bl	41757c <ferror@plt+0x14e4c>
  407184:	stur	w0, [x29, #-28]
  407188:	ldur	w9, [x29, #-28]
  40718c:	cmp	w9, #0x0
  407190:	cset	w9, ge  // ge = tcont
  407194:	tbnz	w9, #0, 4071d4 <ferror@plt+0x4aa4>
  407198:	ldr	x2, [sp, #192]
  40719c:	ldur	w8, [x29, #-28]
  4071a0:	mov	w9, wzr
  4071a4:	subs	w0, w9, w8
  4071a8:	str	x2, [sp, #48]
  4071ac:	bl	402370 <strerror@plt>
  4071b0:	mov	w8, #0x2                   	// #2
  4071b4:	str	x0, [sp, #40]
  4071b8:	mov	w0, w8
  4071bc:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  4071c0:	add	x1, x1, #0xc96
  4071c4:	ldr	x2, [sp, #48]
  4071c8:	ldr	x3, [sp, #40]
  4071cc:	bl	40dca4 <ferror@plt+0xb574>
  4071d0:	b	407304 <ferror@plt+0x4bd4>
  4071d4:	ldr	x1, [sp, #184]
  4071d8:	add	x0, sp, #0xe8
  4071dc:	bl	407c50 <ferror@plt+0x5520>
  4071e0:	stur	w0, [x29, #-28]
  4071e4:	ldur	w8, [x29, #-28]
  4071e8:	cmp	w8, #0x0
  4071ec:	cset	w8, ge  // ge = tcont
  4071f0:	tbnz	w8, #0, 407238 <ferror@plt+0x4b08>
  4071f4:	ldr	x2, [sp, #192]
  4071f8:	ldur	w8, [x29, #-28]
  4071fc:	mov	w9, wzr
  407200:	subs	w0, w9, w8
  407204:	str	x2, [sp, #32]
  407208:	bl	402370 <strerror@plt>
  40720c:	mov	w8, #0x2                   	// #2
  407210:	str	x0, [sp, #24]
  407214:	mov	w0, w8
  407218:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  40721c:	add	x1, x1, #0xcb6
  407220:	ldr	x2, [sp, #32]
  407224:	ldr	x3, [sp, #24]
  407228:	bl	40dca4 <ferror@plt+0xb574>
  40722c:	ldr	x0, [sp, #184]
  407230:	bl	417d28 <ferror@plt+0x155f8>
  407234:	b	407304 <ferror@plt+0x4bd4>
  407238:	ldr	w8, [sp, #200]
  40723c:	add	w8, w8, #0x1
  407240:	str	w8, [sp, #200]
  407244:	b	40711c <ferror@plt+0x49ec>
  407248:	add	x0, sp, #0xe8
  40724c:	bl	407f64 <ferror@plt+0x5834>
  407250:	stur	w0, [x29, #-28]
  407254:	ldur	w8, [x29, #-28]
  407258:	cmp	w8, #0x0
  40725c:	cset	w8, ge  // ge = tcont
  407260:	tbnz	w8, #0, 407294 <ferror@plt+0x4b64>
  407264:	ldur	w8, [x29, #-28]
  407268:	mov	w9, wzr
  40726c:	subs	w0, w9, w8
  407270:	bl	402370 <strerror@plt>
  407274:	mov	w8, #0x2                   	// #2
  407278:	str	x0, [sp, #16]
  40727c:	mov	w0, w8
  407280:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  407284:	add	x1, x1, #0xcd3
  407288:	ldr	x2, [sp, #16]
  40728c:	bl	40dca4 <ferror@plt+0xb574>
  407290:	b	407304 <ferror@plt+0x4bd4>
  407294:	add	x8, sp, #0xe8
  407298:	mov	x0, x8
  40729c:	str	x8, [sp, #8]
  4072a0:	bl	408000 <ferror@plt+0x58d0>
  4072a4:	ldr	x0, [sp, #8]
  4072a8:	bl	408218 <ferror@plt+0x5ae8>
  4072ac:	stur	w0, [x29, #-28]
  4072b0:	ldur	w9, [x29, #-28]
  4072b4:	cmp	w9, #0x0
  4072b8:	cset	w9, ge  // ge = tcont
  4072bc:	tbnz	w9, #0, 4072c4 <ferror@plt+0x4b94>
  4072c0:	b	407304 <ferror@plt+0x4bd4>
  4072c4:	ldur	x1, [x29, #-24]
  4072c8:	add	x0, sp, #0xe8
  4072cc:	bl	4082b4 <ferror@plt+0x5b84>
  4072d0:	stur	w0, [x29, #-28]
  4072d4:	add	x0, sp, #0xe8
  4072d8:	bl	4086c8 <ferror@plt+0x5f98>
  4072dc:	add	x0, sp, #0x130
  4072e0:	bl	408768 <ferror@plt+0x6038>
  4072e4:	ldur	w8, [x29, #-28]
  4072e8:	mov	w9, wzr
  4072ec:	mov	w10, #0x1                   	// #1
  4072f0:	cmp	w8, #0x0
  4072f4:	csel	w8, w9, w10, ge  // ge = tcont
  4072f8:	stur	w8, [x29, #-4]
  4072fc:	str	w10, [sp, #204]
  407300:	b	407330 <ferror@plt+0x4c00>
  407304:	add	x0, sp, #0xe8
  407308:	bl	4086c8 <ferror@plt+0x5f98>
  40730c:	ldr	x8, [sp, #4448]
  407310:	cbz	x8, 40731c <ferror@plt+0x4bec>
  407314:	ldr	x0, [sp, #4448]
  407318:	bl	410e20 <ferror@plt+0xe6f0>
  40731c:	add	x0, sp, #0x130
  407320:	bl	408768 <ferror@plt+0x6038>
  407324:	mov	w8, #0x1                   	// #1
  407328:	stur	w8, [x29, #-4]
  40732c:	str	w8, [sp, #204]
  407330:	sub	x0, x29, #0x38
  407334:	bl	407358 <ferror@plt+0x4c28>
  407338:	sub	x0, x29, #0x30
  40733c:	bl	407358 <ferror@plt+0x4c28>
  407340:	ldur	w0, [x29, #-4]
  407344:	add	sp, sp, #0x1, lsl #12
  407348:	add	sp, sp, #0x340
  40734c:	ldr	x28, [sp, #16]
  407350:	ldp	x29, x30, [sp], #32
  407354:	ret
  407358:	sub	sp, sp, #0x20
  40735c:	stp	x29, x30, [sp, #16]
  407360:	add	x29, sp, #0x10
  407364:	str	x0, [sp, #8]
  407368:	ldr	x8, [sp, #8]
  40736c:	ldr	x0, [x8]
  407370:	bl	4024e0 <free@plt>
  407374:	ldp	x29, x30, [sp, #16]
  407378:	add	sp, sp, #0x20
  40737c:	ret
  407380:	stp	x29, x30, [sp, #-16]!
  407384:	mov	x29, sp
  407388:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40738c:	add	x8, x8, #0x478
  407390:	adrp	x0, 422000 <ferror@plt+0x1f8d0>
  407394:	add	x0, x0, #0xd41
  407398:	ldr	x1, [x8]
  40739c:	bl	402660 <printf@plt>
  4073a0:	ldp	x29, x30, [sp], #16
  4073a4:	ret
  4073a8:	sub	sp, sp, #0x20
  4073ac:	stp	x29, x30, [sp, #16]
  4073b0:	add	x29, sp, #0x10
  4073b4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4073b8:	add	x1, x1, #0x116
  4073bc:	add	x2, sp, #0x4
  4073c0:	mov	x3, sp
  4073c4:	str	x0, [sp, #8]
  4073c8:	ldr	x0, [sp, #8]
  4073cc:	bl	4025f0 <__isoc99_sscanf@plt>
  4073d0:	cmp	w0, #0x2
  4073d4:	cset	w8, eq  // eq = none
  4073d8:	and	w0, w8, #0x1
  4073dc:	ldp	x29, x30, [sp, #16]
  4073e0:	add	sp, sp, #0x20
  4073e4:	ret
  4073e8:	stp	x29, x30, [sp, #-32]!
  4073ec:	str	x28, [sp, #16]
  4073f0:	mov	x29, sp
  4073f4:	sub	sp, sp, #0x1, lsl #12
  4073f8:	sub	sp, sp, #0xc0
  4073fc:	add	x8, sp, #0xa8
  407400:	str	x0, [x8, #4104]
  407404:	ldr	x0, [x8, #4104]
  407408:	str	x8, [sp, #16]
  40740c:	bl	4021b0 <opendir@plt>
  407410:	ldr	x8, [sp, #16]
  407414:	str	x0, [x8]
  407418:	ldr	x9, [x8]
  40741c:	cbnz	x9, 407458 <ferror@plt+0x4d28>
  407420:	bl	402680 <__errno_location@plt>
  407424:	ldr	w8, [x0]
  407428:	mov	w9, wzr
  40742c:	subs	w8, w9, w8
  407430:	str	w8, [sp, #28]
  407434:	ldr	x10, [sp, #16]
  407438:	ldr	x2, [x10, #4104]
  40743c:	mov	w0, #0x3                   	// #3
  407440:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407444:	add	x1, x1, #0x11c
  407448:	bl	40dca4 <ferror@plt+0xb574>
  40744c:	ldr	w8, [sp, #28]
  407450:	stur	w8, [x29, #-4]
  407454:	b	407550 <ferror@plt+0x4e20>
  407458:	ldr	x8, [sp, #16]
  40745c:	ldr	x0, [x8]
  407460:	bl	402590 <dirfd@plt>
  407464:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407468:	add	x1, x1, #0x13d
  40746c:	add	x2, sp, #0x28
  407470:	mov	w9, wzr
  407474:	mov	w3, w9
  407478:	bl	420660 <ferror@plt+0x1df30>
  40747c:	cbz	w0, 4074c4 <ferror@plt+0x4d94>
  407480:	bl	402680 <__errno_location@plt>
  407484:	ldr	w8, [x0]
  407488:	mov	w9, wzr
  40748c:	subs	w8, w9, w8
  407490:	str	w8, [sp, #28]
  407494:	ldr	x10, [sp, #16]
  407498:	ldr	x2, [x10, #4104]
  40749c:	mov	w0, #0x3                   	// #3
  4074a0:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4074a4:	add	x1, x1, #0x149
  4074a8:	bl	40dca4 <ferror@plt+0xb574>
  4074ac:	ldr	x10, [sp, #16]
  4074b0:	ldr	x0, [x10]
  4074b4:	bl	402350 <closedir@plt>
  4074b8:	ldr	w8, [sp, #28]
  4074bc:	stur	w8, [x29, #-4]
  4074c0:	b	407550 <ferror@plt+0x4e20>
  4074c4:	ldr	x8, [sp, #16]
  4074c8:	ldr	x0, [x8, #4104]
  4074cc:	bl	4020e0 <strlen@plt>
  4074d0:	str	x0, [sp, #32]
  4074d4:	ldr	x8, [sp, #16]
  4074d8:	ldr	x1, [x8, #4104]
  4074dc:	ldr	x2, [sp, #32]
  4074e0:	add	x9, sp, #0xb0
  4074e4:	mov	x0, x9
  4074e8:	str	x9, [sp, #8]
  4074ec:	bl	4020a0 <memcpy@plt>
  4074f0:	ldr	x8, [sp, #32]
  4074f4:	ldr	x9, [sp, #8]
  4074f8:	add	x8, x9, x8
  4074fc:	mov	w10, #0x2f                  	// #47
  407500:	strb	w10, [x8]
  407504:	ldr	x8, [sp, #32]
  407508:	add	x8, x8, #0x1
  40750c:	str	x8, [sp, #32]
  407510:	ldr	x8, [sp, #32]
  407514:	add	x8, x9, x8
  407518:	mov	w10, #0x0                   	// #0
  40751c:	strb	w10, [x8]
  407520:	ldr	x8, [sp, #16]
  407524:	ldr	x0, [x8]
  407528:	ldr	x1, [sp, #128]
  40752c:	ldr	x2, [sp, #32]
  407530:	mov	x3, x9
  407534:	bl	40882c <ferror@plt+0x60fc>
  407538:	str	w0, [sp, #28]
  40753c:	ldr	x8, [sp, #16]
  407540:	ldr	x0, [x8]
  407544:	bl	402350 <closedir@plt>
  407548:	ldr	w10, [sp, #28]
  40754c:	stur	w10, [x29, #-4]
  407550:	ldur	w0, [x29, #-4]
  407554:	add	sp, sp, #0x1, lsl #12
  407558:	add	sp, sp, #0xc0
  40755c:	ldr	x28, [sp, #16]
  407560:	ldp	x29, x30, [sp], #32
  407564:	ret
  407568:	sub	sp, sp, #0x40
  40756c:	stp	x29, x30, [sp, #48]
  407570:	add	x29, sp, #0x30
  407574:	mov	x8, #0x80                  	// #128
  407578:	mov	w9, #0x200                 	// #512
  40757c:	mov	x10, xzr
  407580:	stur	x0, [x29, #-16]
  407584:	str	x1, [sp, #24]
  407588:	str	x2, [sp, #16]
  40758c:	str	wzr, [sp, #12]
  407590:	ldr	x11, [sp, #24]
  407594:	ldur	x12, [x29, #-16]
  407598:	str	x11, [x12]
  40759c:	ldr	x11, [sp, #16]
  4075a0:	ldur	x12, [x29, #-16]
  4075a4:	str	x11, [x12, #8]
  4075a8:	ldur	x11, [x29, #-16]
  4075ac:	add	x0, x11, #0x10
  4075b0:	mov	x1, x8
  4075b4:	str	w9, [sp, #8]
  4075b8:	str	x10, [sp]
  4075bc:	bl	40e7bc <ferror@plt+0xc08c>
  4075c0:	ldr	w0, [sp, #8]
  4075c4:	ldr	x1, [sp]
  4075c8:	bl	40ea78 <ferror@plt+0xc348>
  4075cc:	ldur	x8, [x29, #-16]
  4075d0:	str	x0, [x8, #48]
  4075d4:	ldur	x8, [x29, #-16]
  4075d8:	ldr	x8, [x8, #48]
  4075dc:	cbnz	x8, 4075f8 <ferror@plt+0x4ec8>
  4075e0:	bl	402680 <__errno_location@plt>
  4075e4:	ldr	w8, [x0]
  4075e8:	mov	w9, wzr
  4075ec:	subs	w8, w9, w8
  4075f0:	str	w8, [sp, #12]
  4075f4:	b	407690 <ferror@plt+0x4f60>
  4075f8:	mov	w0, #0x200                 	// #512
  4075fc:	mov	x8, xzr
  407600:	mov	x1, x8
  407604:	bl	40ea78 <ferror@plt+0xc348>
  407608:	ldur	x8, [x29, #-16]
  40760c:	str	x0, [x8, #56]
  407610:	ldur	x8, [x29, #-16]
  407614:	ldr	x8, [x8, #56]
  407618:	cbnz	x8, 407634 <ferror@plt+0x4f04>
  40761c:	bl	402680 <__errno_location@plt>
  407620:	ldr	w8, [x0]
  407624:	mov	w9, wzr
  407628:	subs	w8, w9, w8
  40762c:	str	w8, [sp, #12]
  407630:	b	407684 <ferror@plt+0x4f54>
  407634:	mov	w0, #0x800                 	// #2048
  407638:	adrp	x1, 408000 <ferror@plt+0x58d0>
  40763c:	add	x1, x1, #0xbe4
  407640:	bl	40ea78 <ferror@plt+0xc348>
  407644:	ldur	x8, [x29, #-16]
  407648:	str	x0, [x8, #64]
  40764c:	ldur	x8, [x29, #-16]
  407650:	ldr	x8, [x8, #64]
  407654:	cbnz	x8, 407670 <ferror@plt+0x4f40>
  407658:	bl	402680 <__errno_location@plt>
  40765c:	ldr	w8, [x0]
  407660:	mov	w9, wzr
  407664:	subs	w8, w9, w8
  407668:	str	w8, [sp, #12]
  40766c:	b	407678 <ferror@plt+0x4f48>
  407670:	stur	wzr, [x29, #-4]
  407674:	b	407698 <ferror@plt+0x4f68>
  407678:	ldur	x8, [x29, #-16]
  40767c:	ldr	x0, [x8, #56]
  407680:	bl	40eb68 <ferror@plt+0xc438>
  407684:	ldur	x8, [x29, #-16]
  407688:	ldr	x0, [x8, #48]
  40768c:	bl	40eb68 <ferror@plt+0xc438>
  407690:	ldr	w8, [sp, #12]
  407694:	stur	w8, [x29, #-4]
  407698:	ldur	w0, [x29, #-4]
  40769c:	ldp	x29, x30, [sp, #48]
  4076a0:	add	sp, sp, #0x40
  4076a4:	ret
  4076a8:	stp	x29, x30, [sp, #-32]!
  4076ac:	str	x28, [sp, #16]
  4076b0:	mov	x29, sp
  4076b4:	sub	sp, sp, #0x2, lsl #12
  4076b8:	sub	sp, sp, #0x860
  4076bc:	adrp	x8, 423000 <ferror@plt+0x208d0>
  4076c0:	add	x8, x8, #0x7c2
  4076c4:	adrp	x9, 423000 <ferror@plt+0x208d0>
  4076c8:	add	x9, x9, #0x286
  4076cc:	stur	x0, [x29, #-16]
  4076d0:	stur	x1, [x29, #-24]
  4076d4:	str	wzr, [sp, #60]
  4076d8:	ldur	x0, [x29, #-24]
  4076dc:	mov	x1, x8
  4076e0:	str	x9, [sp, #8]
  4076e4:	bl	402270 <fopen@plt>
  4076e8:	str	x0, [sp, #64]
  4076ec:	ldr	x8, [sp, #64]
  4076f0:	cbnz	x8, 407728 <ferror@plt+0x4ff8>
  4076f4:	bl	402680 <__errno_location@plt>
  4076f8:	ldr	w8, [x0]
  4076fc:	mov	w9, wzr
  407700:	subs	w8, w9, w8
  407704:	str	w8, [sp, #56]
  407708:	ldur	x2, [x29, #-24]
  40770c:	mov	w0, #0x7                   	// #7
  407710:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407714:	add	x1, x1, #0x25e
  407718:	bl	40dca4 <ferror@plt+0xb574>
  40771c:	ldr	w8, [sp, #56]
  407720:	stur	w8, [x29, #-4]
  407724:	b	407854 <ferror@plt+0x5124>
  407728:	ldur	x2, [x29, #-24]
  40772c:	mov	w0, #0x7                   	// #7
  407730:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407734:	add	x1, x1, #0x274
  407738:	bl	40dca4 <ferror@plt+0xb574>
  40773c:	ldr	x2, [sp, #64]
  407740:	add	x0, sp, #0x48
  407744:	mov	w1, #0x2800                	// #10240
  407748:	bl	402700 <fgets@plt>
  40774c:	cbz	x0, 40782c <ferror@plt+0x50fc>
  407750:	ldr	w8, [sp, #60]
  407754:	add	w8, w8, #0x1
  407758:	str	w8, [sp, #60]
  40775c:	add	x0, sp, #0x48
  407760:	ldr	x1, [sp, #8]
  407764:	bl	4020d0 <strtok@plt>
  407768:	str	x0, [sp, #48]
  40776c:	mov	x9, xzr
  407770:	mov	x0, x9
  407774:	ldr	x1, [sp, #8]
  407778:	str	x9, [sp]
  40777c:	bl	4020d0 <strtok@plt>
  407780:	str	x0, [sp, #40]
  407784:	ldr	x0, [sp]
  407788:	ldr	x1, [sp, #8]
  40778c:	bl	4020d0 <strtok@plt>
  407790:	str	x0, [sp, #32]
  407794:	ldr	x9, [sp, #48]
  407798:	cbz	x9, 4077ac <ferror@plt+0x507c>
  40779c:	ldr	x8, [sp, #40]
  4077a0:	cbz	x8, 4077ac <ferror@plt+0x507c>
  4077a4:	ldr	x8, [sp, #32]
  4077a8:	cbnz	x8, 4077b0 <ferror@plt+0x5080>
  4077ac:	b	40773c <ferror@plt+0x500c>
  4077b0:	ldr	x0, [sp, #32]
  4077b4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4077b8:	add	x1, x1, #0x289
  4077bc:	bl	402470 <strcmp@plt>
  4077c0:	cbz	w0, 4077c8 <ferror@plt+0x5098>
  4077c4:	b	40773c <ferror@plt+0x500c>
  4077c8:	ldr	x0, [sp, #48]
  4077cc:	add	x1, sp, #0x18
  4077d0:	mov	w2, #0x10                  	// #16
  4077d4:	bl	402520 <strtoull@plt>
  4077d8:	str	x0, [sp, #16]
  4077dc:	ldr	x8, [sp, #24]
  4077e0:	ldrb	w9, [x8]
  4077e4:	cbz	w9, 407808 <ferror@plt+0x50d8>
  4077e8:	ldur	x2, [x29, #-24]
  4077ec:	ldr	w3, [sp, #60]
  4077f0:	ldr	x4, [sp, #48]
  4077f4:	mov	w0, #0x3                   	// #3
  4077f8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4077fc:	add	x1, x1, #0x291
  407800:	bl	40dca4 <ferror@plt+0xb574>
  407804:	b	40773c <ferror@plt+0x500c>
  407808:	ldur	x0, [x29, #-16]
  40780c:	ldr	x1, [sp, #40]
  407810:	ldr	x3, [sp, #16]
  407814:	mov	w8, wzr
  407818:	and	w2, w8, #0x1
  40781c:	mov	x9, xzr
  407820:	mov	x4, x9
  407824:	bl	408c78 <ferror@plt+0x6548>
  407828:	b	40773c <ferror@plt+0x500c>
  40782c:	ldur	x0, [x29, #-16]
  407830:	bl	408dec <ferror@plt+0x66bc>
  407834:	ldur	x2, [x29, #-24]
  407838:	mov	w0, #0x7                   	// #7
  40783c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407840:	add	x1, x1, #0x2b6
  407844:	bl	40dca4 <ferror@plt+0xb574>
  407848:	ldr	x0, [sp, #64]
  40784c:	bl	402240 <fclose@plt>
  407850:	stur	wzr, [x29, #-4]
  407854:	ldur	w0, [x29, #-4]
  407858:	add	sp, sp, #0x2, lsl #12
  40785c:	add	sp, sp, #0x860
  407860:	ldr	x28, [sp, #16]
  407864:	ldp	x29, x30, [sp], #32
  407868:	ret
  40786c:	stp	x29, x30, [sp, #-32]!
  407870:	str	x28, [sp, #16]
  407874:	mov	x29, sp
  407878:	sub	sp, sp, #0x2, lsl #12
  40787c:	sub	sp, sp, #0x850
  407880:	adrp	x8, 423000 <ferror@plt+0x208d0>
  407884:	add	x8, x8, #0x30f
  407888:	mov	x9, #0xa                   	// #10
  40788c:	adrp	x10, 423000 <ferror@plt+0x208d0>
  407890:	add	x10, x10, #0x7c2
  407894:	sub	x11, x29, #0x28
  407898:	stur	x0, [x29, #-16]
  40789c:	stur	x1, [x29, #-24]
  4078a0:	ldr	x12, [x8]
  4078a4:	stur	x12, [x29, #-40]
  4078a8:	ldur	w13, [x8, #7]
  4078ac:	stur	w13, [x11, #7]
  4078b0:	stur	x9, [x29, #-48]
  4078b4:	str	wzr, [sp, #20]
  4078b8:	ldur	x0, [x29, #-24]
  4078bc:	mov	x1, x10
  4078c0:	bl	402270 <fopen@plt>
  4078c4:	str	x0, [sp, #24]
  4078c8:	ldr	x8, [sp, #24]
  4078cc:	cbnz	x8, 407904 <ferror@plt+0x51d4>
  4078d0:	bl	402680 <__errno_location@plt>
  4078d4:	ldr	w8, [x0]
  4078d8:	mov	w9, wzr
  4078dc:	subs	w8, w9, w8
  4078e0:	str	w8, [sp, #16]
  4078e4:	ldur	x2, [x29, #-24]
  4078e8:	mov	w0, #0x7                   	// #7
  4078ec:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4078f0:	add	x1, x1, #0x31a
  4078f4:	bl	40dca4 <ferror@plt+0xb574>
  4078f8:	ldr	w8, [sp, #16]
  4078fc:	stur	w8, [x29, #-4]
  407900:	b	407a64 <ferror@plt+0x5334>
  407904:	ldur	x2, [x29, #-24]
  407908:	mov	w0, #0x7                   	// #7
  40790c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407910:	add	x1, x1, #0x333
  407914:	bl	40dca4 <ferror@plt+0xb574>
  407918:	ldr	x2, [sp, #24]
  40791c:	add	x0, sp, #0x20
  407920:	mov	w1, #0x2800                	// #10240
  407924:	bl	402700 <fgets@plt>
  407928:	cbz	x0, 407a3c <ferror@plt+0x530c>
  40792c:	ldr	w8, [sp, #20]
  407930:	add	w8, w8, #0x1
  407934:	str	w8, [sp, #20]
  407938:	add	x0, sp, #0x20
  40793c:	mov	w1, #0x20                  	// #32
  407940:	bl	402510 <strchr@plt>
  407944:	str	x0, [sp, #8]
  407948:	ldr	x9, [sp, #8]
  40794c:	cbnz	x9, 407954 <ferror@plt+0x5224>
  407950:	b	407a1c <ferror@plt+0x52ec>
  407954:	ldr	x8, [sp, #8]
  407958:	add	x8, x8, #0x1
  40795c:	str	x8, [sp, #8]
  407960:	ldr	x0, [sp, #8]
  407964:	mov	w1, #0x20                  	// #32
  407968:	bl	402510 <strchr@plt>
  40796c:	str	x0, [sp, #8]
  407970:	ldr	x8, [sp, #8]
  407974:	cbnz	x8, 40797c <ferror@plt+0x524c>
  407978:	b	407a1c <ferror@plt+0x52ec>
  40797c:	ldr	x8, [sp, #8]
  407980:	add	x8, x8, #0x1
  407984:	str	x8, [sp, #8]
  407988:	ldr	x8, [sp, #8]
  40798c:	ldrb	w9, [x8]
  407990:	ldur	x8, [x29, #-16]
  407994:	ldr	x8, [x8]
  407998:	mov	x10, #0x1010                	// #4112
  40799c:	add	x8, x8, x10
  4079a0:	ldrb	w11, [x8]
  4079a4:	cmp	w9, w11
  4079a8:	b.ne	4079b8 <ferror@plt+0x5288>  // b.any
  4079ac:	ldr	x8, [sp, #8]
  4079b0:	add	x8, x8, #0x1
  4079b4:	str	x8, [sp, #8]
  4079b8:	ldr	x0, [sp, #8]
  4079bc:	sub	x1, x29, #0x28
  4079c0:	mov	x2, #0xa                   	// #10
  4079c4:	bl	4022a0 <strncmp@plt>
  4079c8:	cbz	w0, 4079d0 <ferror@plt+0x52a0>
  4079cc:	b	407918 <ferror@plt+0x51e8>
  4079d0:	ldr	x0, [sp, #8]
  4079d4:	mov	w1, #0xa                   	// #10
  4079d8:	bl	402510 <strchr@plt>
  4079dc:	str	x0, [sp]
  4079e0:	ldr	x8, [sp]
  4079e4:	cbz	x8, 4079f4 <ferror@plt+0x52c4>
  4079e8:	ldr	x8, [sp]
  4079ec:	mov	w9, #0x0                   	// #0
  4079f0:	strb	w9, [x8]
  4079f4:	ldur	x0, [x29, #-16]
  4079f8:	ldr	x8, [sp, #8]
  4079fc:	add	x1, x8, #0xa
  407a00:	mov	w9, #0x1                   	// #1
  407a04:	and	w2, w9, #0x1
  407a08:	mov	x8, xzr
  407a0c:	mov	x3, x8
  407a10:	mov	x4, x8
  407a14:	bl	408c78 <ferror@plt+0x6548>
  407a18:	b	407918 <ferror@plt+0x51e8>
  407a1c:	ldur	x2, [x29, #-24]
  407a20:	ldr	w3, [sp, #20]
  407a24:	mov	w0, #0x3                   	// #3
  407a28:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407a2c:	add	x1, x1, #0x348
  407a30:	add	x4, sp, #0x20
  407a34:	bl	40dca4 <ferror@plt+0xb574>
  407a38:	b	407918 <ferror@plt+0x51e8>
  407a3c:	ldur	x0, [x29, #-16]
  407a40:	bl	408dec <ferror@plt+0x66bc>
  407a44:	ldur	x2, [x29, #-24]
  407a48:	mov	w0, #0x7                   	// #7
  407a4c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407a50:	add	x1, x1, #0x361
  407a54:	bl	40dca4 <ferror@plt+0xb574>
  407a58:	ldr	x0, [sp, #24]
  407a5c:	bl	402240 <fclose@plt>
  407a60:	stur	wzr, [x29, #-4]
  407a64:	ldur	w0, [x29, #-4]
  407a68:	add	sp, sp, #0x2, lsl #12
  407a6c:	add	sp, sp, #0x850
  407a70:	ldr	x28, [sp, #16]
  407a74:	ldp	x29, x30, [sp], #32
  407a78:	ret
  407a7c:	sub	sp, sp, #0x40
  407a80:	stp	x29, x30, [sp, #48]
  407a84:	add	x29, sp, #0x30
  407a88:	mov	x8, xzr
  407a8c:	stur	x0, [x29, #-8]
  407a90:	stur	x1, [x29, #-16]
  407a94:	str	xzr, [sp, #16]
  407a98:	str	x8, [sp, #8]
  407a9c:	ldur	x8, [x29, #-16]
  407aa0:	cbnz	x8, 407ab0 <ferror@plt+0x5380>
  407aa4:	adrp	x8, 437000 <ferror@plt+0x348d0>
  407aa8:	add	x8, x8, #0x3b0
  407aac:	stur	x8, [x29, #-16]
  407ab0:	str	xzr, [sp, #24]
  407ab4:	ldur	x8, [x29, #-16]
  407ab8:	ldr	x9, [sp, #24]
  407abc:	mov	x10, #0x8                   	// #8
  407ac0:	mul	x9, x10, x9
  407ac4:	add	x8, x8, x9
  407ac8:	ldr	x8, [x8]
  407acc:	cbz	x8, 407b04 <ferror@plt+0x53d4>
  407ad0:	ldur	x8, [x29, #-16]
  407ad4:	ldr	x9, [sp, #24]
  407ad8:	mov	x10, #0x8                   	// #8
  407adc:	mul	x9, x10, x9
  407ae0:	add	x8, x8, x9
  407ae4:	ldr	x2, [x8]
  407ae8:	add	x0, sp, #0x8
  407aec:	add	x1, sp, #0x10
  407af0:	bl	408f2c <ferror@plt+0x67fc>
  407af4:	ldr	x8, [sp, #24]
  407af8:	add	x8, x8, #0x1
  407afc:	str	x8, [sp, #24]
  407b00:	b	407ab4 <ferror@plt+0x5384>
  407b04:	str	xzr, [sp, #24]
  407b08:	ldr	x8, [sp, #24]
  407b0c:	ldr	x9, [sp, #16]
  407b10:	cmp	x8, x9
  407b14:	b.cs	407b60 <ferror@plt+0x5430>  // b.hs, b.nlast
  407b18:	ldr	x8, [sp, #8]
  407b1c:	ldr	x9, [sp, #24]
  407b20:	mov	x10, #0x8                   	// #8
  407b24:	mul	x9, x10, x9
  407b28:	add	x8, x8, x9
  407b2c:	ldr	x8, [x8]
  407b30:	str	x8, [sp]
  407b34:	ldur	x0, [x29, #-8]
  407b38:	ldr	x8, [sp]
  407b3c:	add	x1, x8, #0x18
  407b40:	bl	409084 <ferror@plt+0x6954>
  407b44:	ldr	x8, [sp]
  407b48:	mov	x0, x8
  407b4c:	bl	409380 <ferror@plt+0x6c50>
  407b50:	ldr	x8, [sp, #24]
  407b54:	add	x8, x8, #0x1
  407b58:	str	x8, [sp, #24]
  407b5c:	b	407b08 <ferror@plt+0x53d8>
  407b60:	ldr	x0, [sp, #8]
  407b64:	bl	4024e0 <free@plt>
  407b68:	ldur	x8, [x29, #-8]
  407b6c:	ldr	x8, [x8, #4128]
  407b70:	cbnz	x8, 407b84 <ferror@plt+0x5454>
  407b74:	ldur	x0, [x29, #-8]
  407b78:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407b7c:	add	x1, x1, #0x378
  407b80:	bl	4093a4 <ferror@plt+0x6c74>
  407b84:	mov	w8, wzr
  407b88:	mov	w0, w8
  407b8c:	ldp	x29, x30, [sp, #48]
  407b90:	add	sp, sp, #0x40
  407b94:	ret
  407b98:	sub	sp, sp, #0x30
  407b9c:	stp	x29, x30, [sp, #32]
  407ba0:	add	x29, sp, #0x20
  407ba4:	str	x0, [sp, #16]
  407ba8:	ldr	x0, [sp, #16]
  407bac:	ldr	x8, [sp, #16]
  407bb0:	ldr	x8, [x8]
  407bb4:	add	x1, x8, #0x8
  407bb8:	bl	409ba0 <ferror@plt+0x7470>
  407bbc:	str	w0, [sp, #12]
  407bc0:	ldr	w9, [sp, #12]
  407bc4:	cmp	w9, #0x0
  407bc8:	cset	w9, ge  // ge = tcont
  407bcc:	tbnz	w9, #0, 407bdc <ferror@plt+0x54ac>
  407bd0:	ldr	w8, [sp, #12]
  407bd4:	stur	w8, [x29, #-4]
  407bd8:	b	407c40 <ferror@plt+0x5510>
  407bdc:	ldr	x8, [sp, #16]
  407be0:	ldr	x8, [x8]
  407be4:	ldr	x8, [x8, #4136]
  407be8:	str	x8, [sp]
  407bec:	ldr	x8, [sp]
  407bf0:	cbz	x8, 407c3c <ferror@plt+0x550c>
  407bf4:	ldr	x0, [sp, #16]
  407bf8:	ldr	x8, [sp]
  407bfc:	add	x1, x8, #0x10
  407c00:	bl	409ba0 <ferror@plt+0x7470>
  407c04:	str	w0, [sp, #12]
  407c08:	ldr	w9, [sp, #12]
  407c0c:	cmp	w9, #0x0
  407c10:	cset	w9, ge  // ge = tcont
  407c14:	tbnz	w9, #0, 407c2c <ferror@plt+0x54fc>
  407c18:	ldr	w8, [sp, #12]
  407c1c:	mov	w9, #0xfffffffe            	// #-2
  407c20:	cmp	w8, w9
  407c24:	b.ne	407c2c <ferror@plt+0x54fc>  // b.any
  407c28:	b	407c2c <ferror@plt+0x54fc>
  407c2c:	ldr	x8, [sp]
  407c30:	ldr	x8, [x8]
  407c34:	str	x8, [sp]
  407c38:	b	407bec <ferror@plt+0x54bc>
  407c3c:	stur	wzr, [x29, #-4]
  407c40:	ldur	w0, [x29, #-4]
  407c44:	ldp	x29, x30, [sp, #32]
  407c48:	add	sp, sp, #0x30
  407c4c:	ret
  407c50:	sub	sp, sp, #0x90
  407c54:	stp	x29, x30, [sp, #128]
  407c58:	add	x29, sp, #0x80
  407c5c:	mov	x8, #0x1                   	// #1
  407c60:	stur	x0, [x29, #-16]
  407c64:	stur	x1, [x29, #-24]
  407c68:	ldur	x9, [x29, #-16]
  407c6c:	ldr	x9, [x9]
  407c70:	stur	x9, [x29, #-32]
  407c74:	ldur	x0, [x29, #-24]
  407c78:	str	x8, [sp, #40]
  407c7c:	bl	418528 <ferror@plt+0x15df8>
  407c80:	stur	x0, [x29, #-40]
  407c84:	ldur	x0, [x29, #-40]
  407c88:	bl	4020e0 <strlen@plt>
  407c8c:	add	x8, x0, #0x1
  407c90:	stur	x8, [x29, #-56]
  407c94:	ldur	x8, [x29, #-56]
  407c98:	add	x1, x8, #0x78
  407c9c:	ldr	x0, [sp, #40]
  407ca0:	bl	4022f0 <calloc@plt>
  407ca4:	str	x0, [sp, #64]
  407ca8:	ldr	x8, [sp, #64]
  407cac:	cbnz	x8, 407cbc <ferror@plt+0x558c>
  407cb0:	mov	w8, #0xfffffff4            	// #-12
  407cb4:	stur	w8, [x29, #-4]
  407cb8:	b	407f54 <ferror@plt+0x5824>
  407cbc:	ldur	x8, [x29, #-24]
  407cc0:	ldr	x9, [sp, #64]
  407cc4:	str	x8, [x9]
  407cc8:	ldur	x8, [x29, #-16]
  407ccc:	ldr	x8, [x8, #24]
  407cd0:	add	x8, x8, #0x1
  407cd4:	ldr	x9, [sp, #64]
  407cd8:	str	w8, [x9, #96]
  407cdc:	ldr	x9, [sp, #64]
  407ce0:	mov	w8, #0x7fffffff            	// #2147483647
  407ce4:	str	w8, [x9, #100]
  407ce8:	ldr	x9, [sp, #64]
  407cec:	add	x0, x9, #0x78
  407cf0:	ldur	x1, [x29, #-40]
  407cf4:	ldur	x2, [x29, #-56]
  407cf8:	bl	4020a0 <memcpy@plt>
  407cfc:	ldur	x9, [x29, #-56]
  407d00:	ldr	x10, [sp, #64]
  407d04:	str	x9, [x10, #88]
  407d08:	ldr	x9, [sp, #64]
  407d0c:	add	x0, x9, #0x30
  407d10:	mov	x1, #0x4                   	// #4
  407d14:	bl	40e7bc <ferror@plt+0xc08c>
  407d18:	ldur	x0, [x29, #-24]
  407d1c:	bl	41855c <ferror@plt+0x15e2c>
  407d20:	bl	402340 <strdup@plt>
  407d24:	ldr	x9, [sp, #64]
  407d28:	str	x0, [x9, #8]
  407d2c:	ldr	x9, [sp, #64]
  407d30:	ldr	x0, [x9, #8]
  407d34:	mov	w1, #0x2f                  	// #47
  407d38:	bl	4023a0 <strrchr@plt>
  407d3c:	stur	x0, [x29, #-48]
  407d40:	ldur	x9, [x29, #-48]
  407d44:	ldr	x10, [sp, #64]
  407d48:	ldr	x10, [x10, #8]
  407d4c:	subs	x9, x9, x10
  407d50:	ldr	x10, [sp, #64]
  407d54:	str	x9, [x10, #80]
  407d58:	ldr	x9, [sp, #64]
  407d5c:	ldr	x0, [x9, #8]
  407d60:	ldur	x9, [x29, #-32]
  407d64:	add	x1, x9, #0x8
  407d68:	ldur	x9, [x29, #-32]
  407d6c:	ldr	x2, [x9, #4104]
  407d70:	bl	4022a0 <strncmp@plt>
  407d74:	cbnz	w0, 407db8 <ferror@plt+0x5688>
  407d78:	ldr	x8, [sp, #64]
  407d7c:	ldr	x8, [x8, #8]
  407d80:	ldur	x9, [x29, #-32]
  407d84:	ldr	x9, [x9, #4104]
  407d88:	ldrb	w10, [x8, x9]
  407d8c:	cmp	w10, #0x2f
  407d90:	b.ne	407db8 <ferror@plt+0x5688>  // b.any
  407d94:	ldr	x8, [sp, #64]
  407d98:	ldr	x8, [x8, #8]
  407d9c:	ldur	x9, [x29, #-32]
  407da0:	ldr	x9, [x9, #4104]
  407da4:	add	x8, x8, x9
  407da8:	add	x8, x8, #0x1
  407dac:	ldr	x9, [sp, #64]
  407db0:	str	x8, [x9, #16]
  407db4:	b	407dc4 <ferror@plt+0x5694>
  407db8:	ldr	x8, [sp, #64]
  407dbc:	mov	x9, xzr
  407dc0:	str	x9, [x8, #16]
  407dc4:	ldur	x8, [x29, #-16]
  407dc8:	ldr	x0, [x8, #56]
  407dcc:	ldr	x8, [sp, #64]
  407dd0:	add	x1, x8, #0x78
  407dd4:	ldr	x2, [sp, #64]
  407dd8:	bl	40f0d4 <ferror@plt+0xc9a4>
  407ddc:	str	w0, [sp, #60]
  407de0:	ldr	w9, [sp, #60]
  407de4:	cmp	w9, #0x0
  407de8:	cset	w9, ge  // ge = tcont
  407dec:	tbnz	w9, #0, 407e30 <ferror@plt+0x5700>
  407df0:	ldr	x8, [sp, #64]
  407df4:	add	x2, x8, #0x78
  407df8:	ldr	w9, [sp, #60]
  407dfc:	mov	w10, wzr
  407e00:	subs	w0, w10, w9
  407e04:	str	x2, [sp, #32]
  407e08:	bl	402370 <strerror@plt>
  407e0c:	mov	w9, #0x3                   	// #3
  407e10:	str	x0, [sp, #24]
  407e14:	mov	w0, w9
  407e18:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407e1c:	add	x1, x1, #0x785
  407e20:	ldr	x2, [sp, #32]
  407e24:	ldr	x3, [sp, #24]
  407e28:	bl	40dca4 <ferror@plt+0xb574>
  407e2c:	b	407f38 <ferror@plt+0x5808>
  407e30:	ldr	x8, [sp, #64]
  407e34:	ldr	x8, [x8, #16]
  407e38:	cbz	x8, 407f10 <ferror@plt+0x57e0>
  407e3c:	ldur	x8, [x29, #-48]
  407e40:	ldr	x9, [sp, #64]
  407e44:	ldr	x9, [x9, #16]
  407e48:	subs	x8, x8, x9
  407e4c:	ldur	x9, [x29, #-56]
  407e50:	add	x8, x8, x9
  407e54:	add	x8, x8, #0x3
  407e58:	str	x8, [sp, #48]
  407e5c:	ldr	x8, [sp, #64]
  407e60:	ldr	x0, [x8, #16]
  407e64:	ldr	x8, [sp, #48]
  407e68:	add	x1, x8, #0x1
  407e6c:	bl	40f914 <ferror@plt+0xd1e4>
  407e70:	ldr	x8, [sp, #64]
  407e74:	str	x0, [x8, #24]
  407e78:	ldr	x8, [sp, #64]
  407e7c:	ldr	x8, [x8, #24]
  407e80:	ldr	x9, [sp, #48]
  407e84:	add	x8, x8, x9
  407e88:	mov	w10, #0x0                   	// #0
  407e8c:	strb	w10, [x8]
  407e90:	ldur	x8, [x29, #-16]
  407e94:	ldr	x0, [x8, #48]
  407e98:	ldr	x8, [sp, #64]
  407e9c:	ldr	x1, [x8, #24]
  407ea0:	ldr	x2, [sp, #64]
  407ea4:	bl	40f0d4 <ferror@plt+0xc9a4>
  407ea8:	str	w0, [sp, #60]
  407eac:	ldr	w10, [sp, #60]
  407eb0:	cmp	w10, #0x0
  407eb4:	cset	w10, ge  // ge = tcont
  407eb8:	tbnz	w10, #0, 407f10 <ferror@plt+0x57e0>
  407ebc:	ldr	x8, [sp, #64]
  407ec0:	ldr	x2, [x8, #24]
  407ec4:	ldr	w9, [sp, #60]
  407ec8:	mov	w10, wzr
  407ecc:	subs	w0, w10, w9
  407ed0:	str	x2, [sp, #16]
  407ed4:	bl	402370 <strerror@plt>
  407ed8:	mov	w9, #0x3                   	// #3
  407edc:	str	x0, [sp, #8]
  407ee0:	mov	w0, w9
  407ee4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407ee8:	add	x1, x1, #0x785
  407eec:	ldr	x2, [sp, #16]
  407ef0:	ldr	x3, [sp, #8]
  407ef4:	bl	40dca4 <ferror@plt+0xb574>
  407ef8:	ldur	x8, [x29, #-16]
  407efc:	ldr	x0, [x8, #56]
  407f00:	ldr	x8, [sp, #64]
  407f04:	add	x1, x8, #0x78
  407f08:	bl	40f40c <ferror@plt+0xccdc>
  407f0c:	b	407f38 <ferror@plt+0x5808>
  407f10:	ldr	x2, [sp, #64]
  407f14:	ldur	x3, [x29, #-24]
  407f18:	ldr	x8, [sp, #64]
  407f1c:	ldr	x4, [x8, #8]
  407f20:	mov	w0, #0x7                   	// #7
  407f24:	adrp	x1, 423000 <ferror@plt+0x208d0>
  407f28:	add	x1, x1, #0x79d
  407f2c:	bl	40dca4 <ferror@plt+0xb574>
  407f30:	stur	wzr, [x29, #-4]
  407f34:	b	407f54 <ferror@plt+0x5824>
  407f38:	ldr	x8, [sp, #64]
  407f3c:	ldr	x0, [x8, #24]
  407f40:	bl	4024e0 <free@plt>
  407f44:	ldr	x0, [sp, #64]
  407f48:	bl	4024e0 <free@plt>
  407f4c:	ldr	w9, [sp, #60]
  407f50:	stur	w9, [x29, #-4]
  407f54:	ldur	w0, [x29, #-4]
  407f58:	ldp	x29, x30, [sp, #128]
  407f5c:	add	sp, sp, #0x90
  407f60:	ret
  407f64:	sub	sp, sp, #0x50
  407f68:	stp	x29, x30, [sp, #64]
  407f6c:	add	x29, sp, #0x40
  407f70:	add	x1, sp, #0x20
  407f74:	stur	x0, [x29, #-16]
  407f78:	ldur	x8, [x29, #-16]
  407f7c:	ldr	x0, [x8, #56]
  407f80:	bl	40f648 <ferror@plt+0xcf18>
  407f84:	add	x0, sp, #0x20
  407f88:	mov	x8, xzr
  407f8c:	mov	x1, x8
  407f90:	add	x2, sp, #0x18
  407f94:	bl	40f67c <ferror@plt+0xcf4c>
  407f98:	tbnz	w0, #0, 407fa0 <ferror@plt+0x5870>
  407f9c:	b	407fec <ferror@plt+0x58bc>
  407fa0:	ldr	x8, [sp, #24]
  407fa4:	str	x8, [sp, #8]
  407fa8:	ldur	x8, [x29, #-16]
  407fac:	ldr	x8, [x8, #24]
  407fb0:	ldr	x9, [sp, #8]
  407fb4:	strh	w8, [x9, #104]
  407fb8:	ldur	x9, [x29, #-16]
  407fbc:	add	x0, x9, #0x10
  407fc0:	ldr	x1, [sp, #8]
  407fc4:	bl	40e838 <ferror@plt+0xc108>
  407fc8:	str	w0, [sp, #20]
  407fcc:	ldr	w8, [sp, #20]
  407fd0:	cmp	w8, #0x0
  407fd4:	cset	w8, ge  // ge = tcont
  407fd8:	tbnz	w8, #0, 407fe8 <ferror@plt+0x58b8>
  407fdc:	ldr	w8, [sp, #20]
  407fe0:	stur	w8, [x29, #-4]
  407fe4:	b	407ff0 <ferror@plt+0x58c0>
  407fe8:	b	407f84 <ferror@plt+0x5854>
  407fec:	stur	wzr, [x29, #-4]
  407ff0:	ldur	w0, [x29, #-4]
  407ff4:	ldp	x29, x30, [sp, #64]
  407ff8:	add	sp, sp, #0x50
  407ffc:	ret
  408000:	stp	x29, x30, [sp, #-32]!
  408004:	str	x28, [sp, #16]
  408008:	mov	x29, sp
  40800c:	sub	sp, sp, #0x1, lsl #12
  408010:	sub	sp, sp, #0x40
  408014:	adrp	x8, 423000 <ferror@plt+0x208d0>
  408018:	add	x8, x8, #0x7b6
  40801c:	mov	w9, wzr
  408020:	adrp	x3, 423000 <ferror@plt+0x208d0>
  408024:	add	x3, x3, #0x7c2
  408028:	stur	x0, [x29, #-8]
  40802c:	str	x8, [sp, #48]
  408030:	str	wzr, [sp, #36]
  408034:	str	wzr, [sp, #32]
  408038:	ldur	x8, [x29, #-8]
  40803c:	ldr	x8, [x8]
  408040:	add	x0, x8, #0x8
  408044:	ldr	x1, [sp, #48]
  408048:	mov	w2, w9
  40804c:	bl	40a9b4 <ferror@plt+0x8284>
  408050:	str	x0, [sp, #40]
  408054:	ldr	x8, [sp, #40]
  408058:	cbnz	x8, 408060 <ferror@plt+0x5930>
  40805c:	b	408204 <ferror@plt+0x5ad4>
  408060:	ldr	x2, [sp, #40]
  408064:	add	x0, sp, #0x38
  408068:	mov	w1, #0x1000                	// #4096
  40806c:	bl	402700 <fgets@plt>
  408070:	cbz	x0, 4080dc <ferror@plt+0x59ac>
  408074:	add	x0, sp, #0x38
  408078:	bl	4020e0 <strlen@plt>
  40807c:	str	x0, [sp, #24]
  408080:	ldr	w8, [sp, #36]
  408084:	add	w8, w8, #0x1
  408088:	str	w8, [sp, #36]
  40808c:	ldr	x9, [sp, #24]
  408090:	cbnz	x9, 408098 <ferror@plt+0x5968>
  408094:	b	408060 <ferror@plt+0x5930>
  408098:	ldr	x8, [sp, #24]
  40809c:	subs	x8, x8, #0x1
  4080a0:	add	x9, sp, #0x38
  4080a4:	ldrb	w10, [x9, x8]
  4080a8:	cmp	w10, #0xa
  4080ac:	b.eq	4080d8 <ferror@plt+0x59a8>  // b.none
  4080b0:	ldur	x8, [x29, #-8]
  4080b4:	ldr	x8, [x8]
  4080b8:	add	x2, x8, #0x8
  4080bc:	ldr	x3, [sp, #48]
  4080c0:	ldr	w4, [sp, #36]
  4080c4:	mov	w0, #0x3                   	// #3
  4080c8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4080cc:	add	x1, x1, #0x7c4
  4080d0:	bl	40dca4 <ferror@plt+0xb574>
  4080d4:	b	4081fc <ferror@plt+0x5acc>
  4080d8:	b	408060 <ferror@plt+0x5930>
  4080dc:	ldr	w8, [sp, #36]
  4080e0:	add	w8, w8, #0x1
  4080e4:	str	w8, [sp, #32]
  4080e8:	mov	w8, wzr
  4080ec:	str	wzr, [sp, #36]
  4080f0:	ldr	x0, [sp, #40]
  4080f4:	mov	x9, xzr
  4080f8:	mov	x1, x9
  4080fc:	mov	w2, w8
  408100:	bl	4023e0 <fseek@plt>
  408104:	ldr	x2, [sp, #40]
  408108:	add	x0, sp, #0x38
  40810c:	mov	w1, #0x1000                	// #4096
  408110:	bl	402700 <fgets@plt>
  408114:	cbz	x0, 40818c <ferror@plt+0x5a5c>
  408118:	add	x0, sp, #0x38
  40811c:	bl	4020e0 <strlen@plt>
  408120:	str	x0, [sp, #16]
  408124:	ldr	w8, [sp, #36]
  408128:	add	w8, w8, #0x1
  40812c:	str	w8, [sp, #36]
  408130:	ldr	x9, [sp, #16]
  408134:	cbnz	x9, 40813c <ferror@plt+0x5a0c>
  408138:	b	408104 <ferror@plt+0x59d4>
  40813c:	ldr	x8, [sp, #16]
  408140:	subs	x8, x8, #0x1
  408144:	add	x9, sp, #0x38
  408148:	add	x8, x9, x8
  40814c:	mov	w10, #0x0                   	// #0
  408150:	strb	w10, [x8]
  408154:	ldur	x8, [x29, #-8]
  408158:	ldr	x0, [x8, #48]
  40815c:	mov	x1, x9
  408160:	bl	40f2d0 <ferror@plt+0xcba0>
  408164:	str	x0, [sp, #8]
  408168:	ldr	x8, [sp, #8]
  40816c:	cbnz	x8, 408174 <ferror@plt+0x5a44>
  408170:	b	408104 <ferror@plt+0x59d4>
  408174:	ldr	w8, [sp, #36]
  408178:	ldr	w9, [sp, #32]
  40817c:	subs	w8, w8, w9
  408180:	ldr	x10, [sp, #8]
  408184:	str	w8, [x10, #96]
  408188:	b	408104 <ferror@plt+0x59d4>
  40818c:	ldur	x8, [x29, #-8]
  408190:	add	x0, x8, #0x10
  408194:	adrp	x1, 40a000 <ferror@plt+0x78d0>
  408198:	add	x1, x1, #0xab0
  40819c:	bl	40ea3c <ferror@plt+0xc30c>
  4081a0:	str	wzr, [sp, #36]
  4081a4:	ldr	w8, [sp, #36]
  4081a8:	mov	w9, w8
  4081ac:	ldur	x10, [x29, #-8]
  4081b0:	ldr	x10, [x10, #24]
  4081b4:	cmp	x9, x10
  4081b8:	b.cs	4081fc <ferror@plt+0x5acc>  // b.hs, b.nlast
  4081bc:	ldur	x8, [x29, #-8]
  4081c0:	ldr	x8, [x8, #16]
  4081c4:	ldr	w9, [sp, #36]
  4081c8:	mov	w10, w9
  4081cc:	mov	x11, #0x8                   	// #8
  4081d0:	mul	x10, x11, x10
  4081d4:	add	x8, x8, x10
  4081d8:	ldr	x8, [x8]
  4081dc:	str	x8, [sp]
  4081e0:	ldr	w9, [sp, #36]
  4081e4:	ldr	x8, [sp]
  4081e8:	strh	w9, [x8, #104]
  4081ec:	ldr	w8, [sp, #36]
  4081f0:	add	w8, w8, #0x1
  4081f4:	str	w8, [sp, #36]
  4081f8:	b	4081a4 <ferror@plt+0x5a74>
  4081fc:	ldr	x0, [sp, #40]
  408200:	bl	402240 <fclose@plt>
  408204:	add	sp, sp, #0x1, lsl #12
  408208:	add	sp, sp, #0x40
  40820c:	ldr	x28, [sp, #16]
  408210:	ldp	x29, x30, [sp], #32
  408214:	ret
  408218:	sub	sp, sp, #0x30
  40821c:	stp	x29, x30, [sp, #32]
  408220:	add	x29, sp, #0x20
  408224:	str	x0, [sp, #16]
  408228:	ldr	x0, [sp, #16]
  40822c:	bl	40aaf0 <ferror@plt+0x83c0>
  408230:	str	w0, [sp, #12]
  408234:	ldr	w8, [sp, #12]
  408238:	cmp	w8, #0x0
  40823c:	cset	w8, ge  // ge = tcont
  408240:	tbnz	w8, #0, 408250 <ferror@plt+0x5b20>
  408244:	ldr	w8, [sp, #12]
  408248:	stur	w8, [x29, #-4]
  40824c:	b	4082a4 <ferror@plt+0x5b74>
  408250:	ldr	x0, [sp, #16]
  408254:	bl	40ad44 <ferror@plt+0x8614>
  408258:	str	w0, [sp, #12]
  40825c:	ldr	w8, [sp, #12]
  408260:	cmp	w8, #0x0
  408264:	cset	w8, ge  // ge = tcont
  408268:	tbnz	w8, #0, 408278 <ferror@plt+0x5b48>
  40826c:	ldr	w8, [sp, #12]
  408270:	stur	w8, [x29, #-4]
  408274:	b	4082a4 <ferror@plt+0x5b74>
  408278:	ldr	x0, [sp, #16]
  40827c:	bl	40ae78 <ferror@plt+0x8748>
  408280:	str	w0, [sp, #12]
  408284:	ldr	w8, [sp, #12]
  408288:	cmp	w8, #0x0
  40828c:	cset	w8, ge  // ge = tcont
  408290:	tbnz	w8, #0, 4082a0 <ferror@plt+0x5b70>
  408294:	ldr	w8, [sp, #12]
  408298:	stur	w8, [x29, #-4]
  40829c:	b	4082a4 <ferror@plt+0x5b74>
  4082a0:	stur	wzr, [x29, #-4]
  4082a4:	ldur	w0, [x29, #-4]
  4082a8:	ldp	x29, x30, [sp, #32]
  4082ac:	add	sp, sp, #0x30
  4082b0:	ret
  4082b4:	sub	sp, sp, #0x1d0
  4082b8:	stp	x29, x30, [sp, #432]
  4082bc:	str	x28, [sp, #448]
  4082c0:	add	x29, sp, #0x1b0
  4082c4:	sub	x8, x29, #0x40
  4082c8:	mov	x9, xzr
  4082cc:	adrp	x10, 437000 <ferror@plt+0x348d0>
  4082d0:	add	x10, x10, #0x4c8
  4082d4:	sub	x11, x29, #0x38
  4082d8:	str	x0, [x8, #48]
  4082dc:	str	x1, [x8, #40]
  4082e0:	ldr	x12, [x8, #48]
  4082e4:	ldr	x12, [x12]
  4082e8:	add	x12, x12, #0x8
  4082ec:	str	x12, [x8, #32]
  4082f0:	stur	wzr, [x29, #-40]
  4082f4:	mov	x0, x11
  4082f8:	mov	x1, x9
  4082fc:	str	x8, [sp, #80]
  408300:	str	x10, [sp, #72]
  408304:	bl	4022e0 <gettimeofday@plt>
  408308:	ldr	x8, [sp, #80]
  40830c:	ldr	x9, [x8, #40]
  408310:	cbz	x9, 408320 <ferror@plt+0x5bf0>
  408314:	mov	w8, #0xffffffff            	// #-1
  408318:	stur	w8, [x29, #-36]
  40831c:	b	408380 <ferror@plt+0x5c50>
  408320:	ldr	x8, [sp, #80]
  408324:	ldr	x0, [x8, #32]
  408328:	mov	w9, wzr
  40832c:	mov	w1, w9
  408330:	bl	402290 <open@plt>
  408334:	stur	w0, [x29, #-36]
  408338:	ldur	w9, [x29, #-36]
  40833c:	cmp	w9, #0x0
  408340:	cset	w9, ge  // ge = tcont
  408344:	tbnz	w9, #0, 408380 <ferror@plt+0x5c50>
  408348:	bl	402680 <__errno_location@plt>
  40834c:	ldr	w8, [x0]
  408350:	mov	w9, wzr
  408354:	subs	w8, w9, w8
  408358:	stur	w8, [x29, #-40]
  40835c:	ldr	x10, [sp, #80]
  408360:	ldr	x2, [x10, #32]
  408364:	mov	w0, #0x2                   	// #2
  408368:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40836c:	add	x1, x1, #0x11c
  408370:	bl	40dca4 <ferror@plt+0xb574>
  408374:	ldur	w8, [x29, #-40]
  408378:	stur	w8, [x29, #-4]
  40837c:	b	4086b4 <ferror@plt+0x5f84>
  408380:	adrp	x8, 424000 <ferror@plt+0x218d0>
  408384:	add	x8, x8, #0x2f0
  408388:	ldr	x9, [sp, #72]
  40838c:	str	x8, [x9]
  408390:	ldr	x8, [sp, #72]
  408394:	ldr	x9, [x8]
  408398:	ldr	x9, [x9]
  40839c:	cbz	x9, 408694 <ferror@plt+0x5f64>
  4083a0:	ldr	x8, [sp, #80]
  4083a4:	ldr	x9, [x8, #40]
  4083a8:	str	x9, [x8]
  4083ac:	add	x0, sp, #0x71
  4083b0:	mov	w10, wzr
  4083b4:	mov	w1, w10
  4083b8:	mov	x2, #0xff                  	// #255
  4083bc:	bl	4022c0 <memset@plt>
  4083c0:	ldr	x8, [sp, #80]
  4083c4:	ldr	x9, [x8]
  4083c8:	cbnz	x9, 4084c4 <ferror@plt+0x5d94>
  4083cc:	mov	w8, #0xc1                  	// #193
  4083d0:	str	w8, [sp, #100]
  4083d4:	mov	w8, #0x1a4                 	// #420
  4083d8:	str	w8, [sp, #96]
  4083dc:	ldr	x9, [sp, #72]
  4083e0:	ldr	x10, [x9]
  4083e4:	ldr	x3, [x10]
  4083e8:	str	x3, [sp, #64]
  4083ec:	bl	402250 <getpid@plt>
  4083f0:	ldr	x9, [sp, #80]
  4083f4:	ldr	x5, [x9, #16]
  4083f8:	ldr	x6, [x9, #8]
  4083fc:	add	x10, sp, #0x71
  408400:	str	w0, [sp, #60]
  408404:	mov	x0, x10
  408408:	mov	x1, #0xff                  	// #255
  40840c:	adrp	x2, 423000 <ferror@plt+0x208d0>
  408410:	add	x2, x2, #0xc3e
  408414:	ldr	x3, [sp, #64]
  408418:	ldr	w4, [sp, #60]
  40841c:	str	x10, [sp, #48]
  408420:	bl	402230 <snprintf@plt>
  408424:	ldur	w8, [x29, #-36]
  408428:	ldr	w2, [sp, #100]
  40842c:	ldr	w3, [sp, #96]
  408430:	mov	w0, w8
  408434:	ldr	x1, [sp, #48]
  408438:	bl	402650 <openat@plt>
  40843c:	str	w0, [sp, #92]
  408440:	ldr	w8, [sp, #92]
  408444:	cmp	w8, #0x0
  408448:	cset	w8, ge  // ge = tcont
  40844c:	tbnz	w8, #0, 408478 <ferror@plt+0x5d48>
  408450:	ldr	x8, [sp, #80]
  408454:	ldr	x2, [x8, #32]
  408458:	ldr	w4, [sp, #100]
  40845c:	ldr	w5, [sp, #96]
  408460:	mov	w0, #0x3                   	// #3
  408464:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408468:	add	x1, x1, #0xc4c
  40846c:	add	x3, sp, #0x71
  408470:	bl	40dca4 <ferror@plt+0xb574>
  408474:	b	408680 <ferror@plt+0x5f50>
  408478:	ldr	w0, [sp, #92]
  40847c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408480:	add	x1, x1, #0xc68
  408484:	bl	4022d0 <fdopen@plt>
  408488:	ldr	x8, [sp, #80]
  40848c:	str	x0, [x8]
  408490:	ldr	x9, [x8]
  408494:	cbnz	x9, 4084c4 <ferror@plt+0x5d94>
  408498:	ldr	w2, [sp, #92]
  40849c:	ldr	x8, [sp, #80]
  4084a0:	ldr	x3, [x8, #32]
  4084a4:	mov	w0, #0x3                   	// #3
  4084a8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4084ac:	add	x1, x1, #0xc6b
  4084b0:	add	x4, sp, #0x71
  4084b4:	bl	40dca4 <ferror@plt+0xb574>
  4084b8:	ldr	w0, [sp, #92]
  4084bc:	bl	402380 <close@plt>
  4084c0:	b	408680 <ferror@plt+0x5f50>
  4084c4:	ldr	x8, [sp, #72]
  4084c8:	ldr	x9, [x8]
  4084cc:	ldr	x9, [x9, #8]
  4084d0:	ldr	x10, [sp, #80]
  4084d4:	ldr	x0, [x10, #48]
  4084d8:	ldr	x1, [x10]
  4084dc:	blr	x9
  4084e0:	str	w0, [sp, #108]
  4084e4:	ldr	x8, [sp, #80]
  4084e8:	ldr	x9, [x8]
  4084ec:	ldr	x10, [x8, #40]
  4084f0:	cmp	x9, x10
  4084f4:	b.ne	4084fc <ferror@plt+0x5dcc>  // b.any
  4084f8:	b	408680 <ferror@plt+0x5f50>
  4084fc:	ldr	x8, [sp, #80]
  408500:	ldr	x0, [x8]
  408504:	bl	402730 <ferror@plt>
  408508:	ldr	x8, [sp, #80]
  40850c:	ldr	x9, [x8]
  408510:	str	w0, [sp, #44]
  408514:	mov	x0, x9
  408518:	bl	402240 <fclose@plt>
  40851c:	ldr	w10, [sp, #44]
  408520:	orr	w11, w10, w0
  408524:	str	w11, [sp, #104]
  408528:	ldr	w11, [sp, #108]
  40852c:	cmp	w11, #0x0
  408530:	cset	w11, ge  // ge = tcont
  408534:	tbnz	w11, #0, 4085c8 <ferror@plt+0x5e98>
  408538:	ldur	w0, [x29, #-36]
  40853c:	add	x1, sp, #0x71
  408540:	mov	w8, wzr
  408544:	mov	w2, w8
  408548:	bl	4021d0 <unlinkat@plt>
  40854c:	cbz	w0, 40856c <ferror@plt+0x5e3c>
  408550:	ldr	x8, [sp, #80]
  408554:	ldr	x2, [x8, #32]
  408558:	mov	w0, #0x3                   	// #3
  40855c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408560:	add	x1, x1, #0xc81
  408564:	add	x3, sp, #0x71
  408568:	bl	40dca4 <ferror@plt+0xb574>
  40856c:	ldr	x8, [sp, #72]
  408570:	ldr	x9, [x8]
  408574:	ldr	x2, [x9]
  408578:	ldr	w10, [sp, #108]
  40857c:	mov	w11, wzr
  408580:	subs	w0, w11, w10
  408584:	str	x2, [sp, #32]
  408588:	str	w11, [sp, #28]
  40858c:	bl	402370 <strerror@plt>
  408590:	mov	w10, #0x3                   	// #3
  408594:	str	x0, [sp, #16]
  408598:	mov	w0, w10
  40859c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4085a0:	add	x1, x1, #0xc97
  4085a4:	ldr	x2, [sp, #32]
  4085a8:	ldr	x3, [sp, #16]
  4085ac:	bl	40dca4 <ferror@plt+0xb574>
  4085b0:	bl	402680 <__errno_location@plt>
  4085b4:	ldr	w10, [x0]
  4085b8:	ldr	w11, [sp, #28]
  4085bc:	subs	w10, w11, w10
  4085c0:	stur	w10, [x29, #-40]
  4085c4:	b	408694 <ferror@plt+0x5f64>
  4085c8:	ldur	w0, [x29, #-36]
  4085cc:	ldur	w2, [x29, #-36]
  4085d0:	ldr	x8, [sp, #72]
  4085d4:	ldr	x9, [x8]
  4085d8:	ldr	x3, [x9]
  4085dc:	add	x1, sp, #0x71
  4085e0:	bl	4024f0 <renameat@plt>
  4085e4:	cbz	w0, 40862c <ferror@plt+0x5efc>
  4085e8:	bl	402680 <__errno_location@plt>
  4085ec:	ldr	w8, [x0]
  4085f0:	mov	w9, wzr
  4085f4:	subs	w8, w9, w8
  4085f8:	stur	w8, [x29, #-40]
  4085fc:	ldr	x10, [sp, #80]
  408600:	ldr	x2, [x10, #32]
  408604:	ldr	x4, [x10, #32]
  408608:	ldr	x11, [sp, #72]
  40860c:	ldr	x12, [x11]
  408610:	ldr	x5, [x12]
  408614:	mov	w0, #0x2                   	// #2
  408618:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40861c:	add	x1, x1, #0xcb7
  408620:	add	x3, sp, #0x71
  408624:	bl	40dca4 <ferror@plt+0xb574>
  408628:	b	408694 <ferror@plt+0x5f64>
  40862c:	ldr	w8, [sp, #104]
  408630:	cbz	w8, 408680 <ferror@plt+0x5f50>
  408634:	mov	w8, #0xffffffe4            	// #-28
  408638:	stur	w8, [x29, #-40]
  40863c:	ldr	x9, [sp, #72]
  408640:	ldr	x10, [x9]
  408644:	ldr	x2, [x10]
  408648:	ldur	w8, [x29, #-40]
  40864c:	mov	w11, wzr
  408650:	subs	w0, w11, w8
  408654:	str	x2, [sp, #8]
  408658:	bl	402370 <strerror@plt>
  40865c:	mov	w8, #0x3                   	// #3
  408660:	str	x0, [sp]
  408664:	mov	w0, w8
  408668:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40866c:	add	x1, x1, #0xcd5
  408670:	ldr	x2, [sp, #8]
  408674:	ldr	x3, [sp]
  408678:	bl	40dca4 <ferror@plt+0xb574>
  40867c:	b	408694 <ferror@plt+0x5f64>
  408680:	ldr	x8, [sp, #72]
  408684:	ldr	x9, [x8]
  408688:	add	x9, x9, #0x10
  40868c:	str	x9, [x8]
  408690:	b	408390 <ferror@plt+0x5c60>
  408694:	ldur	w8, [x29, #-36]
  408698:	cmp	w8, #0x0
  40869c:	cset	w8, lt  // lt = tstop
  4086a0:	tbnz	w8, #0, 4086ac <ferror@plt+0x5f7c>
  4086a4:	ldur	w0, [x29, #-36]
  4086a8:	bl	402380 <close@plt>
  4086ac:	ldur	w8, [x29, #-40]
  4086b0:	stur	w8, [x29, #-4]
  4086b4:	ldur	w0, [x29, #-4]
  4086b8:	ldr	x28, [sp, #448]
  4086bc:	ldp	x29, x30, [sp, #432]
  4086c0:	add	sp, sp, #0x1d0
  4086c4:	ret
  4086c8:	sub	sp, sp, #0x20
  4086cc:	stp	x29, x30, [sp, #16]
  4086d0:	add	x29, sp, #0x10
  4086d4:	str	x0, [sp, #8]
  4086d8:	ldr	x8, [sp, #8]
  4086dc:	ldr	x0, [x8, #64]
  4086e0:	bl	40eb68 <ferror@plt+0xc438>
  4086e4:	ldr	x8, [sp, #8]
  4086e8:	ldr	x0, [x8, #48]
  4086ec:	bl	40eb68 <ferror@plt+0xc438>
  4086f0:	ldr	x8, [sp, #8]
  4086f4:	ldr	x0, [x8, #56]
  4086f8:	bl	40eb68 <ferror@plt+0xc438>
  4086fc:	str	xzr, [sp]
  408700:	ldr	x8, [sp]
  408704:	ldr	x9, [sp, #8]
  408708:	ldr	x9, [x9, #24]
  40870c:	cmp	x8, x9
  408710:	b.cs	408744 <ferror@plt+0x6014>  // b.hs, b.nlast
  408714:	ldr	x8, [sp, #8]
  408718:	ldr	x8, [x8, #16]
  40871c:	ldr	x9, [sp]
  408720:	mov	x10, #0x8                   	// #8
  408724:	mul	x9, x10, x9
  408728:	add	x8, x8, x9
  40872c:	ldr	x0, [x8]
  408730:	bl	40a91c <ferror@plt+0x81ec>
  408734:	ldr	x8, [sp]
  408738:	add	x8, x8, #0x1
  40873c:	str	x8, [sp]
  408740:	b	408700 <ferror@plt+0x5fd0>
  408744:	ldr	x8, [sp, #8]
  408748:	add	x0, x8, #0x10
  40874c:	bl	40ea04 <ferror@plt+0xc2d4>
  408750:	ldr	x8, [sp, #8]
  408754:	ldr	x0, [x8, #8]
  408758:	bl	410e20 <ferror@plt+0xe6f0>
  40875c:	ldp	x29, x30, [sp, #16]
  408760:	add	sp, sp, #0x20
  408764:	ret
  408768:	sub	sp, sp, #0x30
  40876c:	stp	x29, x30, [sp, #32]
  408770:	add	x29, sp, #0x20
  408774:	stur	x0, [x29, #-8]
  408778:	ldur	x8, [x29, #-8]
  40877c:	ldr	x8, [x8, #4120]
  408780:	cbz	x8, 4087b0 <ferror@plt+0x6080>
  408784:	ldur	x8, [x29, #-8]
  408788:	ldr	x8, [x8, #4120]
  40878c:	str	x8, [sp, #16]
  408790:	ldur	x8, [x29, #-8]
  408794:	ldr	x8, [x8, #4120]
  408798:	ldr	x8, [x8]
  40879c:	ldur	x9, [x29, #-8]
  4087a0:	str	x8, [x9, #4120]
  4087a4:	ldr	x0, [sp, #16]
  4087a8:	bl	40dbb4 <ferror@plt+0xb484>
  4087ac:	b	408778 <ferror@plt+0x6048>
  4087b0:	ldur	x8, [x29, #-8]
  4087b4:	ldr	x8, [x8, #4128]
  4087b8:	cbz	x8, 4087e8 <ferror@plt+0x60b8>
  4087bc:	ldur	x8, [x29, #-8]
  4087c0:	ldr	x8, [x8, #4128]
  4087c4:	str	x8, [sp, #8]
  4087c8:	ldur	x8, [x29, #-8]
  4087cc:	ldr	x8, [x8, #4128]
  4087d0:	ldr	x8, [x8]
  4087d4:	ldur	x9, [x29, #-8]
  4087d8:	str	x8, [x9, #4128]
  4087dc:	ldr	x0, [sp, #8]
  4087e0:	bl	40dbd8 <ferror@plt+0xb4a8>
  4087e4:	b	4087b0 <ferror@plt+0x6080>
  4087e8:	ldur	x8, [x29, #-8]
  4087ec:	ldr	x8, [x8, #4136]
  4087f0:	cbz	x8, 408820 <ferror@plt+0x60f0>
  4087f4:	ldur	x8, [x29, #-8]
  4087f8:	ldr	x8, [x8, #4136]
  4087fc:	str	x8, [sp]
  408800:	ldur	x8, [x29, #-8]
  408804:	ldr	x8, [x8, #4136]
  408808:	ldr	x8, [x8]
  40880c:	ldur	x9, [x29, #-8]
  408810:	str	x8, [x9, #4136]
  408814:	ldr	x0, [sp]
  408818:	bl	40dbfc <ferror@plt+0xb4cc>
  40881c:	b	4087e8 <ferror@plt+0x60b8>
  408820:	ldp	x29, x30, [sp, #32]
  408824:	add	sp, sp, #0x30
  408828:	ret
  40882c:	sub	sp, sp, #0xf0
  408830:	stp	x29, x30, [sp, #224]
  408834:	add	x29, sp, #0xe0
  408838:	mov	w8, #0x1                   	// #1
  40883c:	stur	x0, [x29, #-8]
  408840:	stur	x1, [x29, #-16]
  408844:	stur	x2, [x29, #-24]
  408848:	stur	x3, [x29, #-32]
  40884c:	stur	w8, [x29, #-44]
  408850:	ldur	x0, [x29, #-8]
  408854:	bl	402590 <dirfd@plt>
  408858:	stur	w0, [x29, #-48]
  40885c:	ldur	x0, [x29, #-8]
  408860:	bl	402310 <readdir@plt>
  408864:	stur	x0, [x29, #-40]
  408868:	cbz	x0, 408bd4 <ferror@plt+0x64a4>
  40886c:	ldur	x8, [x29, #-40]
  408870:	add	x8, x8, #0x13
  408874:	stur	x8, [x29, #-56]
  408878:	ldur	x8, [x29, #-56]
  40887c:	ldrb	w9, [x8]
  408880:	cmp	w9, #0x2e
  408884:	b.ne	4088b4 <ferror@plt+0x6184>  // b.any
  408888:	ldur	x8, [x29, #-56]
  40888c:	ldrb	w9, [x8, #1]
  408890:	cbz	w9, 4088b0 <ferror@plt+0x6180>
  408894:	ldur	x8, [x29, #-56]
  408898:	ldrb	w9, [x8, #1]
  40889c:	cmp	w9, #0x2e
  4088a0:	b.ne	4088b4 <ferror@plt+0x6184>  // b.any
  4088a4:	ldur	x8, [x29, #-56]
  4088a8:	ldrb	w9, [x8, #2]
  4088ac:	cbnz	w9, 4088b4 <ferror@plt+0x6184>
  4088b0:	b	40885c <ferror@plt+0x612c>
  4088b4:	ldur	x0, [x29, #-56]
  4088b8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4088bc:	add	x1, x1, #0x171
  4088c0:	bl	402470 <strcmp@plt>
  4088c4:	cbz	w0, 4088dc <ferror@plt+0x61ac>
  4088c8:	ldur	x0, [x29, #-56]
  4088cc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4088d0:	add	x1, x1, #0x177
  4088d4:	bl	402470 <strcmp@plt>
  4088d8:	cbnz	w0, 4088e0 <ferror@plt+0x61b0>
  4088dc:	b	40885c <ferror@plt+0x612c>
  4088e0:	ldur	x0, [x29, #-56]
  4088e4:	bl	4020e0 <strlen@plt>
  4088e8:	stur	x0, [x29, #-64]
  4088ec:	ldur	x8, [x29, #-24]
  4088f0:	ldur	x9, [x29, #-64]
  4088f4:	add	x8, x8, x9
  4088f8:	add	x8, x8, #0x2
  4088fc:	cmp	x8, #0x1, lsl #12
  408900:	b.cc	408934 <ferror@plt+0x6204>  // b.lo, b.ul, b.last
  408904:	ldur	x8, [x29, #-32]
  408908:	ldur	x9, [x29, #-24]
  40890c:	add	x8, x8, x9
  408910:	mov	w10, #0x0                   	// #0
  408914:	strb	w10, [x8]
  408918:	ldur	x2, [x29, #-32]
  40891c:	ldur	x3, [x29, #-56]
  408920:	mov	w0, #0x3                   	// #3
  408924:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408928:	add	x1, x1, #0x17e
  40892c:	bl	40dca4 <ferror@plt+0xb574>
  408930:	b	40885c <ferror@plt+0x612c>
  408934:	ldur	w0, [x29, #-48]
  408938:	ldur	x1, [x29, #-56]
  40893c:	add	x2, sp, #0x20
  408940:	mov	w8, wzr
  408944:	mov	w3, w8
  408948:	bl	420660 <ferror@plt+0x1df30>
  40894c:	cmp	w0, #0x0
  408950:	cset	w8, ge  // ge = tcont
  408954:	tbnz	w8, #0, 408974 <ferror@plt+0x6244>
  408958:	ldur	w2, [x29, #-48]
  40895c:	ldur	x3, [x29, #-56]
  408960:	mov	w0, #0x3                   	// #3
  408964:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408968:	add	x1, x1, #0x195
  40896c:	bl	40dca4 <ferror@plt+0xb574>
  408970:	b	40885c <ferror@plt+0x612c>
  408974:	ldr	w8, [sp, #48]
  408978:	and	w8, w8, #0xf000
  40897c:	cmp	w8, #0x4, lsl #12
  408980:	b.ne	408ab8 <ferror@plt+0x6388>  // b.any
  408984:	ldur	x8, [x29, #-32]
  408988:	ldur	x9, [x29, #-24]
  40898c:	add	x0, x8, x9
  408990:	ldur	x1, [x29, #-56]
  408994:	ldur	x8, [x29, #-64]
  408998:	add	x2, x8, #0x1
  40899c:	bl	4020a0 <memcpy@plt>
  4089a0:	ldur	x8, [x29, #-24]
  4089a4:	ldur	x9, [x29, #-64]
  4089a8:	add	x8, x8, x9
  4089ac:	add	x8, x8, #0x2
  4089b0:	add	x8, x8, #0xff
  4089b4:	cmp	x8, #0x1, lsl #12
  4089b8:	b.cc	4089d4 <ferror@plt+0x62a4>  // b.lo, b.ul, b.last
  4089bc:	ldur	x2, [x29, #-32]
  4089c0:	mov	w0, #0x3                   	// #3
  4089c4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4089c8:	add	x1, x1, #0x1aa
  4089cc:	bl	40dca4 <ferror@plt+0xb574>
  4089d0:	b	40885c <ferror@plt+0x612c>
  4089d4:	ldur	w0, [x29, #-48]
  4089d8:	ldur	x1, [x29, #-56]
  4089dc:	mov	w8, wzr
  4089e0:	mov	w2, w8
  4089e4:	bl	402650 <openat@plt>
  4089e8:	str	w0, [sp, #28]
  4089ec:	ldr	w8, [sp, #28]
  4089f0:	cmp	w8, #0x0
  4089f4:	cset	w8, ge  // ge = tcont
  4089f8:	tbnz	w8, #0, 408a18 <ferror@plt+0x62e8>
  4089fc:	ldur	w2, [x29, #-48]
  408a00:	ldur	x3, [x29, #-56]
  408a04:	mov	w0, #0x3                   	// #3
  408a08:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408a0c:	add	x1, x1, #0x1c9
  408a10:	bl	40dca4 <ferror@plt+0xb574>
  408a14:	b	40885c <ferror@plt+0x612c>
  408a18:	ldr	w0, [sp, #28]
  408a1c:	bl	4023c0 <fdopendir@plt>
  408a20:	str	x0, [sp, #16]
  408a24:	ldr	x8, [sp, #16]
  408a28:	cbnz	x8, 408a4c <ferror@plt+0x631c>
  408a2c:	ldr	w2, [sp, #28]
  408a30:	mov	w0, #0x3                   	// #3
  408a34:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408a38:	add	x1, x1, #0x1e7
  408a3c:	bl	40dca4 <ferror@plt+0xb574>
  408a40:	ldr	w0, [sp, #28]
  408a44:	bl	402380 <close@plt>
  408a48:	b	40885c <ferror@plt+0x612c>
  408a4c:	ldur	x8, [x29, #-32]
  408a50:	ldur	x9, [x29, #-24]
  408a54:	ldur	x10, [x29, #-64]
  408a58:	add	x9, x9, x10
  408a5c:	add	x8, x8, x9
  408a60:	mov	w11, #0x2f                  	// #47
  408a64:	strb	w11, [x8]
  408a68:	ldur	x8, [x29, #-32]
  408a6c:	ldur	x9, [x29, #-24]
  408a70:	ldur	x10, [x29, #-64]
  408a74:	add	x9, x9, x10
  408a78:	add	x9, x9, #0x1
  408a7c:	add	x8, x8, x9
  408a80:	mov	w11, #0x0                   	// #0
  408a84:	strb	w11, [x8]
  408a88:	ldr	x0, [sp, #16]
  408a8c:	ldur	x1, [x29, #-16]
  408a90:	ldur	x8, [x29, #-24]
  408a94:	ldur	x9, [x29, #-64]
  408a98:	add	x8, x8, x9
  408a9c:	add	x2, x8, #0x1
  408aa0:	ldur	x3, [x29, #-32]
  408aa4:	bl	40882c <ferror@plt+0x60fc>
  408aa8:	stur	w0, [x29, #-44]
  408aac:	ldr	x0, [sp, #16]
  408ab0:	bl	402350 <closedir@plt>
  408ab4:	b	408b58 <ferror@plt+0x6428>
  408ab8:	ldr	w8, [sp, #48]
  408abc:	and	w8, w8, #0xf000
  408ac0:	cmp	w8, #0x8, lsl #12
  408ac4:	b.ne	408b38 <ferror@plt+0x6408>  // b.any
  408ac8:	ldur	x0, [x29, #-56]
  408acc:	ldur	x1, [x29, #-64]
  408ad0:	bl	40fdd0 <ferror@plt+0xd6a0>
  408ad4:	tbnz	w0, #0, 408adc <ferror@plt+0x63ac>
  408ad8:	b	40885c <ferror@plt+0x612c>
  408adc:	ldur	x8, [x29, #-32]
  408ae0:	ldur	x9, [x29, #-24]
  408ae4:	add	x0, x8, x9
  408ae8:	ldur	x1, [x29, #-56]
  408aec:	ldur	x8, [x29, #-64]
  408af0:	add	x2, x8, #0x1
  408af4:	bl	4020a0 <memcpy@plt>
  408af8:	ldr	x8, [sp, #120]
  408afc:	ldur	x9, [x29, #-16]
  408b00:	cmp	x8, x9
  408b04:	cset	w10, le
  408b08:	and	w10, w10, #0x1
  408b0c:	stur	w10, [x29, #-44]
  408b10:	ldur	w10, [x29, #-44]
  408b14:	cbnz	w10, 408b34 <ferror@plt+0x6404>
  408b18:	ldur	x2, [x29, #-32]
  408b1c:	ldr	x3, [sp, #120]
  408b20:	ldur	x4, [x29, #-16]
  408b24:	mov	w0, #0x7                   	// #7
  408b28:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408b2c:	add	x1, x1, #0x1fa
  408b30:	bl	40dca4 <ferror@plt+0xb574>
  408b34:	b	408b58 <ferror@plt+0x6428>
  408b38:	ldur	x2, [x29, #-32]
  408b3c:	ldr	w8, [sp, #48]
  408b40:	and	w3, w8, #0xf000
  408b44:	mov	w0, #0x3                   	// #3
  408b48:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408b4c:	add	x1, x1, #0x214
  408b50:	bl	40dca4 <ferror@plt+0xb574>
  408b54:	b	40885c <ferror@plt+0x612c>
  408b58:	ldur	w8, [x29, #-44]
  408b5c:	cbnz	w8, 408b64 <ferror@plt+0x6434>
  408b60:	b	408bd4 <ferror@plt+0x64a4>
  408b64:	ldur	w8, [x29, #-44]
  408b68:	cmp	w8, #0x0
  408b6c:	cset	w8, ge  // ge = tcont
  408b70:	tbnz	w8, #0, 408bd0 <ferror@plt+0x64a0>
  408b74:	ldur	x8, [x29, #-32]
  408b78:	ldur	x9, [x29, #-24]
  408b7c:	ldur	x10, [x29, #-64]
  408b80:	add	x9, x9, x10
  408b84:	add	x8, x8, x9
  408b88:	mov	w11, #0x0                   	// #0
  408b8c:	strb	w11, [x8]
  408b90:	ldur	x2, [x29, #-32]
  408b94:	ldur	w11, [x29, #-44]
  408b98:	mov	w12, wzr
  408b9c:	subs	w0, w12, w11
  408ba0:	str	x2, [sp, #8]
  408ba4:	bl	402370 <strerror@plt>
  408ba8:	mov	w11, #0x3                   	// #3
  408bac:	str	x0, [sp]
  408bb0:	mov	w0, w11
  408bb4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408bb8:	add	x1, x1, #0x232
  408bbc:	ldr	x2, [sp, #8]
  408bc0:	ldr	x3, [sp]
  408bc4:	bl	40dca4 <ferror@plt+0xb574>
  408bc8:	mov	w11, #0x1                   	// #1
  408bcc:	stur	w11, [x29, #-44]
  408bd0:	b	40885c <ferror@plt+0x612c>
  408bd4:	ldur	w0, [x29, #-44]
  408bd8:	ldp	x29, x30, [sp, #224]
  408bdc:	add	sp, sp, #0xf0
  408be0:	ret
  408be4:	sub	sp, sp, #0x40
  408be8:	stp	x29, x30, [sp, #48]
  408bec:	add	x29, sp, #0x30
  408bf0:	stur	x0, [x29, #-8]
  408bf4:	ldur	x2, [x29, #-8]
  408bf8:	ldur	x8, [x29, #-8]
  408bfc:	add	x3, x8, #0x10
  408c00:	ldur	x8, [x29, #-8]
  408c04:	ldr	x4, [x8]
  408c08:	ldur	x8, [x29, #-8]
  408c0c:	ldr	x8, [x8]
  408c10:	stur	x2, [x29, #-16]
  408c14:	str	x3, [sp, #24]
  408c18:	str	x4, [sp, #16]
  408c1c:	cbz	x8, 408c34 <ferror@plt+0x6504>
  408c20:	ldur	x8, [x29, #-8]
  408c24:	ldr	x8, [x8]
  408c28:	ldr	x8, [x8, #8]
  408c2c:	str	x8, [sp, #8]
  408c30:	b	408c40 <ferror@plt+0x6510>
  408c34:	adrp	x8, 425000 <ferror@plt+0x228d0>
  408c38:	add	x8, x8, #0xbdb
  408c3c:	str	x8, [sp, #8]
  408c40:	ldr	x8, [sp, #8]
  408c44:	mov	w0, #0x7                   	// #7
  408c48:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408c4c:	add	x1, x1, #0x241
  408c50:	ldur	x2, [x29, #-16]
  408c54:	ldr	x3, [sp, #24]
  408c58:	ldr	x4, [sp, #16]
  408c5c:	mov	x5, x8
  408c60:	bl	40dca4 <ferror@plt+0xb574>
  408c64:	ldur	x0, [x29, #-8]
  408c68:	bl	4024e0 <free@plt>
  408c6c:	ldp	x29, x30, [sp, #48]
  408c70:	add	sp, sp, #0x40
  408c74:	ret
  408c78:	sub	sp, sp, #0x80
  408c7c:	stp	x29, x30, [sp, #112]
  408c80:	add	x29, sp, #0x70
  408c84:	stur	x0, [x29, #-16]
  408c88:	stur	x1, [x29, #-24]
  408c8c:	and	w8, w2, #0x1
  408c90:	sturb	w8, [x29, #-25]
  408c94:	stur	x3, [x29, #-40]
  408c98:	stur	x4, [x29, #-48]
  408c9c:	ldurb	w8, [x29, #-25]
  408ca0:	tbnz	w8, #0, 408cd4 <ferror@plt+0x65a4>
  408ca4:	ldur	x8, [x29, #-24]
  408ca8:	ldrb	w9, [x8]
  408cac:	ldur	x8, [x29, #-16]
  408cb0:	ldr	x8, [x8]
  408cb4:	mov	x10, #0x1010                	// #4112
  408cb8:	add	x8, x8, x10
  408cbc:	ldrb	w11, [x8]
  408cc0:	cmp	w9, w11
  408cc4:	b.ne	408cd4 <ferror@plt+0x65a4>  // b.any
  408cc8:	ldur	x8, [x29, #-24]
  408ccc:	add	x8, x8, #0x1
  408cd0:	stur	x8, [x29, #-24]
  408cd4:	ldur	x0, [x29, #-24]
  408cd8:	bl	4020e0 <strlen@plt>
  408cdc:	add	x8, x0, #0x1
  408ce0:	str	x8, [sp, #56]
  408ce4:	ldr	x8, [sp, #56]
  408ce8:	add	x0, x8, #0x10
  408cec:	bl	402280 <malloc@plt>
  408cf0:	str	x0, [sp, #40]
  408cf4:	ldr	x8, [sp, #40]
  408cf8:	cbnz	x8, 408d08 <ferror@plt+0x65d8>
  408cfc:	mov	w8, #0xfffffff4            	// #-12
  408d00:	stur	w8, [x29, #-4]
  408d04:	b	408ddc <ferror@plt+0x66ac>
  408d08:	ldur	x8, [x29, #-48]
  408d0c:	ldr	x9, [sp, #40]
  408d10:	str	x8, [x9]
  408d14:	ldur	x8, [x29, #-40]
  408d18:	ldr	x9, [sp, #40]
  408d1c:	str	x8, [x9, #8]
  408d20:	ldr	x8, [sp, #40]
  408d24:	add	x0, x8, #0x10
  408d28:	ldur	x1, [x29, #-24]
  408d2c:	ldr	x2, [sp, #56]
  408d30:	bl	4020a0 <memcpy@plt>
  408d34:	ldur	x8, [x29, #-16]
  408d38:	ldr	x0, [x8, #64]
  408d3c:	ldr	x8, [sp, #40]
  408d40:	add	x1, x8, #0x10
  408d44:	ldr	x2, [sp, #40]
  408d48:	bl	40ec5c <ferror@plt+0xc52c>
  408d4c:	str	w0, [sp, #52]
  408d50:	ldr	w10, [sp, #52]
  408d54:	cmp	w10, #0x0
  408d58:	cset	w10, ge  // ge = tcont
  408d5c:	tbnz	w10, #0, 408d74 <ferror@plt+0x6644>
  408d60:	ldr	x0, [sp, #40]
  408d64:	bl	4024e0 <free@plt>
  408d68:	ldr	w8, [sp, #52]
  408d6c:	stur	w8, [x29, #-4]
  408d70:	b	408ddc <ferror@plt+0x66ac>
  408d74:	ldr	x2, [sp, #40]
  408d78:	ldr	x8, [sp, #40]
  408d7c:	add	x3, x8, #0x10
  408d80:	ldur	x4, [x29, #-48]
  408d84:	ldur	x8, [x29, #-48]
  408d88:	str	x2, [sp, #32]
  408d8c:	str	x3, [sp, #24]
  408d90:	str	x4, [sp, #16]
  408d94:	cbz	x8, 408da8 <ferror@plt+0x6678>
  408d98:	ldur	x8, [x29, #-48]
  408d9c:	ldr	x8, [x8, #8]
  408da0:	str	x8, [sp, #8]
  408da4:	b	408db4 <ferror@plt+0x6684>
  408da8:	adrp	x8, 425000 <ferror@plt+0x228d0>
  408dac:	add	x8, x8, #0xbdb
  408db0:	str	x8, [sp, #8]
  408db4:	ldr	x8, [sp, #8]
  408db8:	mov	w0, #0x7                   	// #7
  408dbc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408dc0:	add	x1, x1, #0x2ca
  408dc4:	ldr	x2, [sp, #32]
  408dc8:	ldr	x3, [sp, #24]
  408dcc:	ldr	x4, [sp, #16]
  408dd0:	mov	x5, x8
  408dd4:	bl	40dca4 <ferror@plt+0xb574>
  408dd8:	stur	wzr, [x29, #-4]
  408ddc:	ldur	w0, [x29, #-4]
  408de0:	ldp	x29, x30, [sp, #112]
  408de4:	add	sp, sp, #0x80
  408de8:	ret
  408dec:	sub	sp, sp, #0x40
  408df0:	stp	x29, x30, [sp, #48]
  408df4:	add	x29, sp, #0x30
  408df8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408dfc:	add	x1, x1, #0x2e6
  408e00:	mov	x8, xzr
  408e04:	mov	x2, x8
  408e08:	adrp	x9, 423000 <ferror@plt+0x208d0>
  408e0c:	add	x9, x9, #0x2f4
  408e10:	adrp	x10, 423000 <ferror@plt+0x208d0>
  408e14:	add	x10, x10, #0x30a
  408e18:	stur	x0, [x29, #-8]
  408e1c:	ldur	x0, [x29, #-8]
  408e20:	mov	w11, #0x1                   	// #1
  408e24:	and	w12, w11, #0x1
  408e28:	stur	x2, [x29, #-16]
  408e2c:	mov	w2, w12
  408e30:	mov	x3, x8
  408e34:	ldur	x4, [x29, #-16]
  408e38:	str	x8, [sp, #24]
  408e3c:	str	x9, [sp, #16]
  408e40:	str	x10, [sp, #8]
  408e44:	str	w11, [sp, #4]
  408e48:	bl	408c78 <ferror@plt+0x6548>
  408e4c:	ldur	x8, [x29, #-8]
  408e50:	mov	x0, x8
  408e54:	ldr	x1, [sp, #16]
  408e58:	ldr	w11, [sp, #4]
  408e5c:	and	w2, w11, #0x1
  408e60:	ldr	x3, [sp, #24]
  408e64:	ldur	x4, [x29, #-16]
  408e68:	bl	408c78 <ferror@plt+0x6548>
  408e6c:	ldur	x8, [x29, #-8]
  408e70:	mov	x0, x8
  408e74:	ldr	x1, [sp, #8]
  408e78:	bl	408eb0 <ferror@plt+0x6780>
  408e7c:	cbnz	x0, 408ea4 <ferror@plt+0x6774>
  408e80:	ldur	x0, [x29, #-8]
  408e84:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408e88:	add	x1, x1, #0x30a
  408e8c:	mov	w8, #0x1                   	// #1
  408e90:	and	w2, w8, #0x1
  408e94:	mov	x9, xzr
  408e98:	mov	x3, x9
  408e9c:	mov	x4, x9
  408ea0:	bl	408c78 <ferror@plt+0x6548>
  408ea4:	ldp	x29, x30, [sp, #48]
  408ea8:	add	sp, sp, #0x40
  408eac:	ret
  408eb0:	sub	sp, sp, #0x20
  408eb4:	stp	x29, x30, [sp, #16]
  408eb8:	add	x29, sp, #0x10
  408ebc:	str	x0, [sp, #8]
  408ec0:	str	x1, [sp]
  408ec4:	ldr	x8, [sp]
  408ec8:	ldrb	w9, [x8]
  408ecc:	cmp	w9, #0x2e
  408ed0:	b.ne	408ee0 <ferror@plt+0x67b0>  // b.any
  408ed4:	ldr	x8, [sp]
  408ed8:	add	x8, x8, #0x1
  408edc:	str	x8, [sp]
  408ee0:	ldr	x8, [sp]
  408ee4:	ldrb	w9, [x8]
  408ee8:	ldr	x8, [sp, #8]
  408eec:	ldr	x8, [x8]
  408ef0:	mov	x10, #0x1010                	// #4112
  408ef4:	add	x8, x8, x10
  408ef8:	ldrb	w11, [x8]
  408efc:	cmp	w9, w11
  408f00:	b.ne	408f10 <ferror@plt+0x67e0>  // b.any
  408f04:	ldr	x8, [sp]
  408f08:	add	x8, x8, #0x1
  408f0c:	str	x8, [sp]
  408f10:	ldr	x8, [sp, #8]
  408f14:	ldr	x0, [x8, #64]
  408f18:	ldr	x1, [sp]
  408f1c:	bl	40f2d0 <ferror@plt+0xcba0>
  408f20:	ldp	x29, x30, [sp, #16]
  408f24:	add	sp, sp, #0x20
  408f28:	ret
  408f2c:	sub	sp, sp, #0xd0
  408f30:	stp	x29, x30, [sp, #192]
  408f34:	add	x29, sp, #0xc0
  408f38:	add	x8, sp, #0x8
  408f3c:	stur	x0, [x29, #-16]
  408f40:	stur	x1, [x29, #-24]
  408f44:	stur	x2, [x29, #-32]
  408f48:	stur	wzr, [x29, #-52]
  408f4c:	ldur	x0, [x29, #-32]
  408f50:	mov	x1, x8
  408f54:	bl	420640 <ferror@plt+0x1df10>
  408f58:	cbz	w0, 408f90 <ferror@plt+0x6860>
  408f5c:	bl	402680 <__errno_location@plt>
  408f60:	ldr	w8, [x0]
  408f64:	mov	w9, wzr
  408f68:	subs	w8, w9, w8
  408f6c:	stur	w8, [x29, #-52]
  408f70:	ldur	x2, [x29, #-32]
  408f74:	mov	w0, #0x7                   	// #7
  408f78:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408f7c:	add	x1, x1, #0x3aa
  408f80:	bl	40dca4 <ferror@plt+0xb574>
  408f84:	ldur	w8, [x29, #-52]
  408f88:	stur	w8, [x29, #-4]
  408f8c:	b	409074 <ferror@plt+0x6944>
  408f90:	ldr	w8, [sp, #24]
  408f94:	and	w8, w8, #0xf000
  408f98:	cmp	w8, #0x4, lsl #12
  408f9c:	b.eq	408fc0 <ferror@plt+0x6890>  // b.none
  408fa0:	ldur	x0, [x29, #-16]
  408fa4:	ldur	x1, [x29, #-24]
  408fa8:	ldur	x2, [x29, #-32]
  408fac:	mov	x8, xzr
  408fb0:	mov	x3, x8
  408fb4:	bl	4094a4 <ferror@plt+0x6d74>
  408fb8:	stur	wzr, [x29, #-4]
  408fbc:	b	409074 <ferror@plt+0x6944>
  408fc0:	ldur	x0, [x29, #-32]
  408fc4:	bl	4021b0 <opendir@plt>
  408fc8:	stur	x0, [x29, #-48]
  408fcc:	ldur	x8, [x29, #-48]
  408fd0:	cbnz	x8, 408ff4 <ferror@plt+0x68c4>
  408fd4:	ldur	x2, [x29, #-32]
  408fd8:	mov	w0, #0x3                   	// #3
  408fdc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  408fe0:	add	x1, x1, #0x3c3
  408fe4:	bl	40dca4 <ferror@plt+0xb574>
  408fe8:	mov	w8, #0xffffffea            	// #-22
  408fec:	stur	w8, [x29, #-4]
  408ff0:	b	409074 <ferror@plt+0x6944>
  408ff4:	ldur	x0, [x29, #-48]
  408ff8:	bl	402310 <readdir@plt>
  408ffc:	stur	x0, [x29, #-40]
  409000:	ldur	x8, [x29, #-40]
  409004:	cbz	x8, 40904c <ferror@plt+0x691c>
  409008:	ldur	x0, [x29, #-48]
  40900c:	ldur	x1, [x29, #-32]
  409010:	ldur	x8, [x29, #-40]
  409014:	add	x2, x8, #0x13
  409018:	bl	409788 <ferror@plt+0x7058>
  40901c:	cbz	w0, 409024 <ferror@plt+0x68f4>
  409020:	b	40903c <ferror@plt+0x690c>
  409024:	ldur	x0, [x29, #-16]
  409028:	ldur	x1, [x29, #-24]
  40902c:	ldur	x2, [x29, #-32]
  409030:	ldur	x8, [x29, #-40]
  409034:	add	x3, x8, #0x13
  409038:	bl	4094a4 <ferror@plt+0x6d74>
  40903c:	ldur	x0, [x29, #-48]
  409040:	bl	402310 <readdir@plt>
  409044:	stur	x0, [x29, #-40]
  409048:	b	409000 <ferror@plt+0x68d0>
  40904c:	ldur	x0, [x29, #-48]
  409050:	bl	402350 <closedir@plt>
  409054:	ldur	x2, [x29, #-32]
  409058:	mov	w8, #0x7                   	// #7
  40905c:	mov	w0, w8
  409060:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409064:	add	x1, x1, #0x3d6
  409068:	bl	40dca4 <ferror@plt+0xb574>
  40906c:	ldur	w8, [x29, #-52]
  409070:	stur	w8, [x29, #-4]
  409074:	ldur	w0, [x29, #-4]
  409078:	ldp	x29, x30, [sp, #192]
  40907c:	add	sp, sp, #0xd0
  409080:	ret
  409084:	sub	sp, sp, #0xb0
  409088:	stp	x29, x30, [sp, #160]
  40908c:	add	x29, sp, #0xa0
  409090:	adrp	x8, 423000 <ferror@plt+0x208d0>
  409094:	add	x8, x8, #0x7c2
  409098:	adrp	x9, 423000 <ferror@plt+0x208d0>
  40909c:	add	x9, x9, #0x4ba
  4090a0:	stur	x0, [x29, #-16]
  4090a4:	stur	x1, [x29, #-24]
  4090a8:	stur	wzr, [x29, #-44]
  4090ac:	ldur	x0, [x29, #-24]
  4090b0:	mov	x1, x8
  4090b4:	str	x9, [sp, #40]
  4090b8:	bl	402270 <fopen@plt>
  4090bc:	stur	x0, [x29, #-40]
  4090c0:	ldur	x8, [x29, #-40]
  4090c4:	cbnz	x8, 4090fc <ferror@plt+0x69cc>
  4090c8:	bl	402680 <__errno_location@plt>
  4090cc:	ldr	w8, [x0]
  4090d0:	mov	w9, wzr
  4090d4:	subs	w8, w9, w8
  4090d8:	stur	w8, [x29, #-48]
  4090dc:	ldur	x2, [x29, #-24]
  4090e0:	mov	w0, #0x3                   	// #3
  4090e4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4090e8:	add	x1, x1, #0x4a7
  4090ec:	bl	40dca4 <ferror@plt+0xb574>
  4090f0:	ldur	w8, [x29, #-48]
  4090f4:	stur	w8, [x29, #-4]
  4090f8:	b	409370 <ferror@plt+0x6c40>
  4090fc:	ldur	x0, [x29, #-40]
  409100:	sub	x1, x29, #0x2c
  409104:	bl	410148 <ferror@plt+0xda18>
  409108:	stur	x0, [x29, #-32]
  40910c:	cbz	x0, 409364 <ferror@plt+0x6c34>
  409110:	ldur	x8, [x29, #-32]
  409114:	ldrb	w9, [x8]
  409118:	cbz	w9, 40912c <ferror@plt+0x69fc>
  40911c:	ldur	x8, [x29, #-32]
  409120:	ldrb	w9, [x8]
  409124:	cmp	w9, #0x23
  409128:	b.ne	409130 <ferror@plt+0x6a00>  // b.any
  40912c:	b	409358 <ferror@plt+0x6c28>
  409130:	ldur	x0, [x29, #-32]
  409134:	ldr	x1, [sp, #40]
  409138:	sub	x2, x29, #0x40
  40913c:	bl	402260 <strtok_r@plt>
  409140:	stur	x0, [x29, #-56]
  409144:	ldur	x8, [x29, #-56]
  409148:	cbnz	x8, 409150 <ferror@plt+0x6a20>
  40914c:	b	409358 <ferror@plt+0x6c28>
  409150:	ldur	x0, [x29, #-56]
  409154:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409158:	add	x1, x1, #0x4bd
  40915c:	bl	402470 <strcmp@plt>
  409160:	cbnz	w0, 409194 <ferror@plt+0x6a64>
  409164:	mov	x8, xzr
  409168:	mov	x0, x8
  40916c:	ldr	x1, [sp, #40]
  409170:	sub	x2, x29, #0x40
  409174:	bl	402260 <strtok_r@plt>
  409178:	stur	x0, [x29, #-72]
  40917c:	cbz	x0, 409190 <ferror@plt+0x6a60>
  409180:	ldur	x0, [x29, #-16]
  409184:	ldur	x1, [x29, #-72]
  409188:	bl	4093a4 <ferror@plt+0x6c74>
  40918c:	b	409164 <ferror@plt+0x6a34>
  409190:	b	409358 <ferror@plt+0x6c28>
  409194:	ldur	x0, [x29, #-56]
  409198:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40919c:	add	x1, x1, #0x4c4
  4091a0:	bl	402470 <strcmp@plt>
  4091a4:	cbnz	w0, 409254 <ferror@plt+0x6b24>
  4091a8:	mov	x8, xzr
  4091ac:	mov	x0, x8
  4091b0:	ldr	x1, [sp, #40]
  4091b4:	sub	x9, x29, #0x40
  4091b8:	mov	x2, x9
  4091bc:	str	x8, [sp, #32]
  4091c0:	str	x9, [sp, #24]
  4091c4:	bl	402260 <strtok_r@plt>
  4091c8:	str	x0, [sp, #80]
  4091cc:	ldr	x0, [sp, #32]
  4091d0:	ldr	x1, [sp, #40]
  4091d4:	ldr	x2, [sp, #24]
  4091d8:	bl	402260 <strtok_r@plt>
  4091dc:	str	x0, [sp, #72]
  4091e0:	ldr	x0, [sp, #32]
  4091e4:	ldr	x1, [sp, #40]
  4091e8:	ldr	x2, [sp, #24]
  4091ec:	bl	402260 <strtok_r@plt>
  4091f0:	str	x0, [sp, #64]
  4091f4:	ldr	x8, [sp, #80]
  4091f8:	cbz	x8, 40920c <ferror@plt+0x6adc>
  4091fc:	ldr	x8, [sp, #72]
  409200:	cbz	x8, 40920c <ferror@plt+0x6adc>
  409204:	ldr	x8, [sp, #64]
  409208:	cbnz	x8, 409210 <ferror@plt+0x6ae0>
  40920c:	b	40933c <ferror@plt+0x6c0c>
  409210:	ldur	x0, [x29, #-16]
  409214:	ldr	x1, [sp, #72]
  409218:	bl	409880 <ferror@plt+0x7150>
  40921c:	cbnz	w0, 409240 <ferror@plt+0x6b10>
  409220:	ldur	x2, [x29, #-24]
  409224:	ldur	w3, [x29, #-44]
  409228:	ldr	x4, [sp, #72]
  40922c:	mov	w0, #0x6                   	// #6
  409230:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409234:	add	x1, x1, #0x4cd
  409238:	bl	40dca4 <ferror@plt+0xb574>
  40923c:	b	409358 <ferror@plt+0x6c28>
  409240:	ldur	x0, [x29, #-16]
  409244:	ldr	x1, [sp, #80]
  409248:	ldr	x2, [sp, #64]
  40924c:	bl	409930 <ferror@plt+0x7200>
  409250:	b	409358 <ferror@plt+0x6c28>
  409254:	ldur	x0, [x29, #-56]
  409258:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40925c:	add	x1, x1, #0x4f6
  409260:	bl	402470 <strcmp@plt>
  409264:	cbnz	w0, 4092f4 <ferror@plt+0x6bc4>
  409268:	mov	x8, xzr
  40926c:	mov	x0, x8
  409270:	ldr	x1, [sp, #40]
  409274:	sub	x9, x29, #0x40
  409278:	mov	x2, x9
  40927c:	str	x8, [sp, #16]
  409280:	str	x9, [sp, #8]
  409284:	bl	402260 <strtok_r@plt>
  409288:	str	x0, [sp, #56]
  40928c:	ldr	x0, [sp, #16]
  409290:	ldr	x1, [sp, #40]
  409294:	ldr	x2, [sp, #8]
  409298:	bl	402260 <strtok_r@plt>
  40929c:	str	x0, [sp, #48]
  4092a0:	ldr	x8, [sp, #56]
  4092a4:	cbz	x8, 4092b0 <ferror@plt+0x6b80>
  4092a8:	ldr	x8, [sp, #48]
  4092ac:	cbnz	x8, 4092b4 <ferror@plt+0x6b84>
  4092b0:	b	40933c <ferror@plt+0x6c0c>
  4092b4:	ldur	x0, [x29, #-16]
  4092b8:	ldr	x1, [sp, #56]
  4092bc:	bl	409880 <ferror@plt+0x7150>
  4092c0:	cbnz	w0, 4092e4 <ferror@plt+0x6bb4>
  4092c4:	ldur	x2, [x29, #-24]
  4092c8:	ldur	w3, [x29, #-44]
  4092cc:	ldr	x4, [sp, #56]
  4092d0:	mov	w0, #0x6                   	// #6
  4092d4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4092d8:	add	x1, x1, #0x4ff
  4092dc:	bl	40dca4 <ferror@plt+0xb574>
  4092e0:	b	409358 <ferror@plt+0x6c28>
  4092e4:	ldur	x0, [x29, #-16]
  4092e8:	ldr	x1, [sp, #48]
  4092ec:	bl	409a7c <ferror@plt+0x734c>
  4092f0:	b	409358 <ferror@plt+0x6c28>
  4092f4:	ldur	x0, [x29, #-56]
  4092f8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4092fc:	add	x1, x1, #0x52b
  409300:	bl	402470 <strcmp@plt>
  409304:	cbz	w0, 40931c <ferror@plt+0x6bec>
  409308:	ldur	x0, [x29, #-56]
  40930c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409310:	add	x1, x1, #0x533
  409314:	bl	402470 <strcmp@plt>
  409318:	cbnz	w0, 40933c <ferror@plt+0x6c0c>
  40931c:	ldur	x2, [x29, #-24]
  409320:	ldur	w3, [x29, #-44]
  409324:	ldur	x4, [x29, #-56]
  409328:	mov	w0, #0x6                   	// #6
  40932c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409330:	add	x1, x1, #0x542
  409334:	bl	40dca4 <ferror@plt+0xb574>
  409338:	b	409358 <ferror@plt+0x6c28>
  40933c:	ldur	x2, [x29, #-24]
  409340:	ldur	w3, [x29, #-44]
  409344:	ldur	x4, [x29, #-56]
  409348:	mov	w0, #0x3                   	// #3
  40934c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409350:	add	x1, x1, #0x569
  409354:	bl	40dca4 <ferror@plt+0xb574>
  409358:	ldur	x0, [x29, #-32]
  40935c:	bl	4024e0 <free@plt>
  409360:	b	4090fc <ferror@plt+0x69cc>
  409364:	ldur	x0, [x29, #-40]
  409368:	bl	402240 <fclose@plt>
  40936c:	stur	wzr, [x29, #-4]
  409370:	ldur	w0, [x29, #-4]
  409374:	ldp	x29, x30, [sp, #160]
  409378:	add	sp, sp, #0xb0
  40937c:	ret
  409380:	sub	sp, sp, #0x20
  409384:	stp	x29, x30, [sp, #16]
  409388:	add	x29, sp, #0x10
  40938c:	str	x0, [sp, #8]
  409390:	ldr	x0, [sp, #8]
  409394:	bl	4024e0 <free@plt>
  409398:	ldp	x29, x30, [sp, #16]
  40939c:	add	sp, sp, #0x20
  4093a0:	ret
  4093a4:	sub	sp, sp, #0x40
  4093a8:	stp	x29, x30, [sp, #48]
  4093ac:	add	x29, sp, #0x30
  4093b0:	stur	x0, [x29, #-16]
  4093b4:	str	x1, [sp, #24]
  4093b8:	ldr	x0, [sp, #24]
  4093bc:	bl	409b3c <ferror@plt+0x740c>
  4093c0:	str	w0, [sp, #4]
  4093c4:	ldr	w8, [sp, #4]
  4093c8:	cbz	w8, 4093d4 <ferror@plt+0x6ca4>
  4093cc:	str	xzr, [sp, #8]
  4093d0:	b	4093e4 <ferror@plt+0x6cb4>
  4093d4:	ldr	x0, [sp, #24]
  4093d8:	bl	4020e0 <strlen@plt>
  4093dc:	add	x8, x0, #0x1
  4093e0:	str	x8, [sp, #8]
  4093e4:	ldr	x8, [sp, #8]
  4093e8:	add	x0, x8, #0x18
  4093ec:	bl	402280 <malloc@plt>
  4093f0:	str	x0, [sp, #16]
  4093f4:	ldr	x8, [sp, #16]
  4093f8:	cbnz	x8, 409418 <ferror@plt+0x6ce8>
  4093fc:	mov	w0, #0x3                   	// #3
  409400:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409404:	add	x1, x1, #0x5f6
  409408:	bl	40dca4 <ferror@plt+0xb574>
  40940c:	mov	w8, #0xfffffff4            	// #-12
  409410:	stur	w8, [x29, #-4]
  409414:	b	409494 <ferror@plt+0x6d64>
  409418:	ldr	w8, [sp, #4]
  40941c:	ldr	x9, [sp, #16]
  409420:	str	w8, [x9, #8]
  409424:	ldr	w8, [sp, #4]
  409428:	cbz	w8, 409438 <ferror@plt+0x6d08>
  40942c:	ldr	x8, [sp, #16]
  409430:	str	xzr, [x8, #16]
  409434:	b	40945c <ferror@plt+0x6d2c>
  409438:	ldr	x8, [sp, #8]
  40943c:	subs	x8, x8, #0x1
  409440:	ldr	x9, [sp, #16]
  409444:	str	x8, [x9, #16]
  409448:	ldr	x8, [sp, #16]
  40944c:	add	x0, x8, #0x18
  409450:	ldr	x1, [sp, #24]
  409454:	ldr	x2, [sp, #8]
  409458:	bl	4020a0 <memcpy@plt>
  40945c:	ldr	x2, [sp, #24]
  409460:	ldr	w3, [sp, #4]
  409464:	mov	w0, #0x7                   	// #7
  409468:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40946c:	add	x1, x1, #0x611
  409470:	bl	40dca4 <ferror@plt+0xb574>
  409474:	ldur	x8, [x29, #-16]
  409478:	ldr	x8, [x8, #4128]
  40947c:	ldr	x9, [sp, #16]
  409480:	str	x8, [x9]
  409484:	ldr	x8, [sp, #16]
  409488:	ldur	x9, [x29, #-16]
  40948c:	str	x8, [x9, #4128]
  409490:	stur	wzr, [x29, #-4]
  409494:	ldur	w0, [x29, #-4]
  409498:	ldp	x29, x30, [sp, #48]
  40949c:	add	sp, sp, #0x40
  4094a0:	ret
  4094a4:	sub	sp, sp, #0x80
  4094a8:	stp	x29, x30, [sp, #112]
  4094ac:	add	x29, sp, #0x70
  4094b0:	stur	x0, [x29, #-16]
  4094b4:	stur	x1, [x29, #-24]
  4094b8:	stur	x2, [x29, #-32]
  4094bc:	stur	x3, [x29, #-40]
  4094c0:	ldur	x0, [x29, #-32]
  4094c4:	bl	4020e0 <strlen@plt>
  4094c8:	str	x0, [sp, #24]
  4094cc:	ldur	x8, [x29, #-40]
  4094d0:	cbz	x8, 4094e4 <ferror@plt+0x6db4>
  4094d4:	ldur	x0, [x29, #-40]
  4094d8:	bl	4020e0 <strlen@plt>
  4094dc:	str	x0, [sp, #32]
  4094e0:	b	409510 <ferror@plt+0x6de0>
  4094e4:	ldur	x0, [x29, #-32]
  4094e8:	bl	402480 <basename@plt>
  4094ec:	stur	x0, [x29, #-40]
  4094f0:	ldur	x0, [x29, #-40]
  4094f4:	bl	4020e0 <strlen@plt>
  4094f8:	str	x0, [sp, #32]
  4094fc:	ldr	x8, [sp, #32]
  409500:	add	x8, x8, #0x1
  409504:	ldr	x9, [sp, #24]
  409508:	subs	x8, x9, x8
  40950c:	str	x8, [sp, #24]
  409510:	ldur	x8, [x29, #-24]
  409514:	ldr	x8, [x8]
  409518:	str	x8, [sp, #40]
  40951c:	ldur	x8, [x29, #-16]
  409520:	ldr	x8, [x8]
  409524:	stur	x8, [x29, #-48]
  409528:	str	xzr, [sp, #48]
  40952c:	ldr	x8, [sp, #48]
  409530:	ldr	x9, [sp, #40]
  409534:	cmp	x8, x9
  409538:	b.cs	4095bc <ferror@plt+0x6e8c>  // b.hs, b.nlast
  40953c:	ldur	x0, [x29, #-40]
  409540:	ldur	x8, [x29, #-48]
  409544:	ldr	x9, [sp, #48]
  409548:	mov	x10, #0x8                   	// #8
  40954c:	mul	x9, x10, x9
  409550:	add	x8, x8, x9
  409554:	ldr	x8, [x8]
  409558:	ldr	x1, [x8, #16]
  40955c:	bl	402470 <strcmp@plt>
  409560:	str	w0, [sp, #12]
  409564:	ldr	w11, [sp, #12]
  409568:	cbnz	w11, 409598 <ferror@plt+0x6e68>
  40956c:	ldr	x8, [sp, #24]
  409570:	ldur	x3, [x29, #-32]
  409574:	ldur	x4, [x29, #-40]
  409578:	mov	w0, #0x7                   	// #7
  40957c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409580:	add	x1, x1, #0x3fa
  409584:	mov	w2, w8
  409588:	bl	40dca4 <ferror@plt+0xb574>
  40958c:	mov	w8, #0xffffffef            	// #-17
  409590:	stur	w8, [x29, #-4]
  409594:	b	409778 <ferror@plt+0x7048>
  409598:	ldr	w8, [sp, #12]
  40959c:	cmp	w8, #0x0
  4095a0:	cset	w8, ge  // ge = tcont
  4095a4:	tbnz	w8, #0, 4095ac <ferror@plt+0x6e7c>
  4095a8:	b	4095bc <ferror@plt+0x6e8c>
  4095ac:	ldr	x8, [sp, #48]
  4095b0:	add	x8, x8, #0x1
  4095b4:	str	x8, [sp, #48]
  4095b8:	b	40952c <ferror@plt+0x6dfc>
  4095bc:	ldr	x8, [sp, #24]
  4095c0:	add	x8, x8, #0x18
  4095c4:	ldr	x9, [sp, #32]
  4095c8:	add	x8, x8, x9
  4095cc:	add	x0, x8, #0x2
  4095d0:	bl	402280 <malloc@plt>
  4095d4:	str	x0, [sp, #56]
  4095d8:	ldr	x8, [sp, #56]
  4095dc:	cbnz	x8, 4095fc <ferror@plt+0x6ecc>
  4095e0:	mov	w0, #0x3                   	// #3
  4095e4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4095e8:	add	x1, x1, #0x423
  4095ec:	bl	40dca4 <ferror@plt+0xb574>
  4095f0:	mov	w8, #0xfffffff4            	// #-12
  4095f4:	stur	w8, [x29, #-4]
  4095f8:	b	409778 <ferror@plt+0x7048>
  4095fc:	ldur	x0, [x29, #-48]
  409600:	ldr	x8, [sp, #40]
  409604:	add	x8, x8, #0x1
  409608:	mov	x9, #0x8                   	// #8
  40960c:	mul	x1, x9, x8
  409610:	bl	402320 <realloc@plt>
  409614:	str	x0, [sp, #16]
  409618:	ldr	x8, [sp, #16]
  40961c:	cbnz	x8, 409644 <ferror@plt+0x6f14>
  409620:	mov	w0, #0x3                   	// #3
  409624:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409628:	add	x1, x1, #0x423
  40962c:	bl	40dca4 <ferror@plt+0xb574>
  409630:	ldr	x0, [sp, #56]
  409634:	bl	4024e0 <free@plt>
  409638:	mov	w8, #0xfffffff4            	// #-12
  40963c:	stur	w8, [x29, #-4]
  409640:	b	409778 <ferror@plt+0x7048>
  409644:	ldr	x8, [sp, #16]
  409648:	stur	x8, [x29, #-48]
  40964c:	ldur	x9, [x29, #-16]
  409650:	str	x8, [x9]
  409654:	ldr	x8, [sp, #48]
  409658:	ldr	x9, [sp, #40]
  40965c:	cmp	x8, x9
  409660:	b.cs	4096a4 <ferror@plt+0x6f74>  // b.hs, b.nlast
  409664:	ldur	x8, [x29, #-48]
  409668:	ldr	x9, [sp, #48]
  40966c:	mov	x10, #0x8                   	// #8
  409670:	mul	x9, x10, x9
  409674:	add	x8, x8, x9
  409678:	add	x0, x8, #0x8
  40967c:	ldur	x8, [x29, #-48]
  409680:	ldr	x9, [sp, #48]
  409684:	mul	x9, x10, x9
  409688:	add	x1, x8, x9
  40968c:	ldr	x8, [sp, #40]
  409690:	ldr	x9, [sp, #48]
  409694:	subs	x8, x8, x9
  409698:	mov	x9, #0x8                   	// #8
  40969c:	mul	x2, x9, x8
  4096a0:	bl	4020b0 <memmove@plt>
  4096a4:	ldr	x8, [sp, #56]
  4096a8:	ldur	x9, [x29, #-48]
  4096ac:	ldr	x10, [sp, #48]
  4096b0:	mov	x11, #0x8                   	// #8
  4096b4:	mul	x10, x11, x10
  4096b8:	add	x9, x9, x10
  4096bc:	str	x8, [x9]
  4096c0:	ldr	x8, [sp, #24]
  4096c4:	ldr	x9, [sp, #56]
  4096c8:	str	x8, [x9]
  4096cc:	ldr	x8, [sp, #32]
  4096d0:	ldr	x9, [sp, #56]
  4096d4:	str	x8, [x9, #8]
  4096d8:	ldr	x8, [sp, #56]
  4096dc:	add	x8, x8, #0x18
  4096e0:	ldr	x9, [sp, #24]
  4096e4:	add	x8, x8, x9
  4096e8:	add	x8, x8, #0x1
  4096ec:	ldr	x9, [sp, #56]
  4096f0:	str	x8, [x9, #16]
  4096f4:	ldr	x8, [sp, #56]
  4096f8:	add	x0, x8, #0x18
  4096fc:	ldur	x1, [x29, #-32]
  409700:	ldr	x2, [sp, #24]
  409704:	bl	4020a0 <memcpy@plt>
  409708:	ldr	x8, [sp, #56]
  40970c:	add	x8, x8, #0x18
  409710:	ldr	x9, [sp, #24]
  409714:	add	x8, x8, x9
  409718:	mov	w12, #0x2f                  	// #47
  40971c:	strb	w12, [x8]
  409720:	ldr	x8, [sp, #56]
  409724:	add	x8, x8, #0x18
  409728:	ldr	x9, [sp, #24]
  40972c:	add	x8, x8, x9
  409730:	add	x0, x8, #0x1
  409734:	ldur	x1, [x29, #-40]
  409738:	ldr	x2, [sp, #32]
  40973c:	bl	4020a0 <memcpy@plt>
  409740:	ldr	x8, [sp, #56]
  409744:	add	x8, x8, #0x18
  409748:	ldr	x9, [sp, #24]
  40974c:	add	x9, x9, #0x1
  409750:	ldr	x10, [sp, #32]
  409754:	add	x9, x9, x10
  409758:	add	x8, x8, x9
  40975c:	mov	w12, #0x0                   	// #0
  409760:	strb	w12, [x8]
  409764:	ldr	x8, [sp, #40]
  409768:	add	x8, x8, #0x1
  40976c:	ldur	x9, [x29, #-24]
  409770:	str	x8, [x9]
  409774:	stur	wzr, [x29, #-4]
  409778:	ldur	w0, [x29, #-4]
  40977c:	ldp	x29, x30, [sp, #112]
  409780:	add	sp, sp, #0x80
  409784:	ret
  409788:	sub	sp, sp, #0xc0
  40978c:	stp	x29, x30, [sp, #176]
  409790:	add	x29, sp, #0xb0
  409794:	stur	x0, [x29, #-16]
  409798:	stur	x1, [x29, #-24]
  40979c:	stur	x2, [x29, #-32]
  4097a0:	ldur	x0, [x29, #-32]
  4097a4:	bl	4020e0 <strlen@plt>
  4097a8:	stur	x0, [x29, #-40]
  4097ac:	ldur	x8, [x29, #-32]
  4097b0:	ldrb	w9, [x8]
  4097b4:	cmp	w9, #0x2e
  4097b8:	b.ne	4097c8 <ferror@plt+0x7098>  // b.any
  4097bc:	mov	w8, #0x1                   	// #1
  4097c0:	stur	w8, [x29, #-4]
  4097c4:	b	409870 <ferror@plt+0x7140>
  4097c8:	ldur	x8, [x29, #-40]
  4097cc:	cmp	x8, #0x6
  4097d0:	b.cc	4097f8 <ferror@plt+0x70c8>  // b.lo, b.ul, b.last
  4097d4:	ldur	x8, [x29, #-32]
  4097d8:	ldur	x9, [x29, #-40]
  4097dc:	add	x8, x8, x9
  4097e0:	mov	x9, #0xfffffffffffffffb    	// #-5
  4097e4:	add	x0, x8, x9
  4097e8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4097ec:	add	x1, x1, #0x447
  4097f0:	bl	402470 <strcmp@plt>
  4097f4:	cbz	w0, 40981c <ferror@plt+0x70ec>
  4097f8:	ldur	x2, [x29, #-24]
  4097fc:	ldur	x3, [x29, #-32]
  409800:	mov	w0, #0x6                   	// #6
  409804:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409808:	add	x1, x1, #0x44d
  40980c:	bl	40dca4 <ferror@plt+0xb574>
  409810:	mov	w8, #0x1                   	// #1
  409814:	stur	w8, [x29, #-4]
  409818:	b	409870 <ferror@plt+0x7140>
  40981c:	ldur	x0, [x29, #-16]
  409820:	bl	402590 <dirfd@plt>
  409824:	ldur	x1, [x29, #-32]
  409828:	add	x2, sp, #0x8
  40982c:	mov	w8, wzr
  409830:	mov	w3, w8
  409834:	bl	420660 <ferror@plt+0x1df30>
  409838:	ldr	w8, [sp, #24]
  40983c:	and	w8, w8, #0xf000
  409840:	cmp	w8, #0x4, lsl #12
  409844:	b.ne	40986c <ferror@plt+0x713c>  // b.any
  409848:	ldur	x2, [x29, #-24]
  40984c:	ldur	x3, [x29, #-32]
  409850:	mov	w0, #0x3                   	// #3
  409854:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409858:	add	x1, x1, #0x46e
  40985c:	bl	40dca4 <ferror@plt+0xb574>
  409860:	mov	w8, #0x1                   	// #1
  409864:	stur	w8, [x29, #-4]
  409868:	b	409870 <ferror@plt+0x7140>
  40986c:	stur	wzr, [x29, #-4]
  409870:	ldur	w0, [x29, #-4]
  409874:	ldp	x29, x30, [sp, #176]
  409878:	add	sp, sp, #0xc0
  40987c:	ret
  409880:	sub	sp, sp, #0x80
  409884:	stp	x29, x30, [sp, #112]
  409888:	add	x29, sp, #0x70
  40988c:	adrp	x8, 423000 <ferror@plt+0x208d0>
  409890:	add	x8, x8, #0x596
  409894:	stur	x0, [x29, #-16]
  409898:	stur	x1, [x29, #-24]
  40989c:	ldur	x0, [x29, #-24]
  4098a0:	mov	x1, x8
  4098a4:	bl	402470 <strcmp@plt>
  4098a8:	cbnz	w0, 4098b8 <ferror@plt+0x7188>
  4098ac:	mov	w8, #0x1                   	// #1
  4098b0:	stur	w8, [x29, #-4]
  4098b4:	b	409920 <ferror@plt+0x71f0>
  4098b8:	ldur	x1, [x29, #-24]
  4098bc:	add	x0, sp, #0x18
  4098c0:	mov	w2, #0x9                   	// #9
  4098c4:	bl	402620 <regcomp@plt>
  4098c8:	cbz	w0, 4098d4 <ferror@plt+0x71a4>
  4098cc:	stur	wzr, [x29, #-4]
  4098d0:	b	409920 <ferror@plt+0x71f0>
  4098d4:	ldur	x8, [x29, #-16]
  4098d8:	ldr	x1, [x8]
  4098dc:	add	x8, sp, #0x18
  4098e0:	mov	x0, x8
  4098e4:	mov	x9, xzr
  4098e8:	mov	x2, x9
  4098ec:	mov	x3, x9
  4098f0:	mov	w10, wzr
  4098f4:	mov	w4, w10
  4098f8:	str	x8, [sp, #8]
  4098fc:	bl	402600 <regexec@plt>
  409900:	str	w0, [sp, #20]
  409904:	ldr	x0, [sp, #8]
  409908:	bl	402610 <regfree@plt>
  40990c:	ldr	w10, [sp, #20]
  409910:	cmp	w10, #0x0
  409914:	cset	w10, eq  // eq = none
  409918:	and	w10, w10, #0x1
  40991c:	stur	w10, [x29, #-4]
  409920:	ldur	w0, [x29, #-4]
  409924:	ldp	x29, x30, [sp, #112]
  409928:	add	sp, sp, #0x80
  40992c:	ret
  409930:	sub	sp, sp, #0x50
  409934:	stp	x29, x30, [sp, #64]
  409938:	add	x29, sp, #0x40
  40993c:	stur	x0, [x29, #-16]
  409940:	stur	x1, [x29, #-24]
  409944:	str	x2, [sp, #32]
  409948:	ldur	x0, [x29, #-24]
  40994c:	bl	4020e0 <strlen@plt>
  409950:	str	x0, [sp, #16]
  409954:	ldr	x0, [sp, #32]
  409958:	bl	4020e0 <strlen@plt>
  40995c:	str	x0, [sp, #8]
  409960:	ldr	x8, [sp, #8]
  409964:	add	x8, x8, #0x10
  409968:	add	x8, x8, #0x1
  40996c:	ldr	x9, [sp, #16]
  409970:	add	x8, x8, x9
  409974:	add	x0, x8, #0x1
  409978:	bl	402280 <malloc@plt>
  40997c:	str	x0, [sp, #24]
  409980:	ldr	x8, [sp, #24]
  409984:	cbnz	x8, 4099a4 <ferror@plt+0x7274>
  409988:	mov	w0, #0x3                   	// #3
  40998c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409990:	add	x1, x1, #0x598
  409994:	bl	40dca4 <ferror@plt+0xb574>
  409998:	mov	w8, #0xfffffff4            	// #-12
  40999c:	stur	w8, [x29, #-4]
  4099a0:	b	409a6c <ferror@plt+0x733c>
  4099a4:	ldr	x8, [sp, #24]
  4099a8:	add	x0, x8, #0x10
  4099ac:	ldr	x1, [sp, #32]
  4099b0:	ldr	x2, [sp, #8]
  4099b4:	bl	4020a0 <memcpy@plt>
  4099b8:	ldr	x8, [sp, #8]
  4099bc:	str	x8, [sp]
  4099c0:	ldr	x8, [sp, #24]
  4099c4:	add	x8, x8, #0x10
  4099c8:	ldr	x9, [sp]
  4099cc:	add	x8, x8, x9
  4099d0:	mov	w10, #0x2f                  	// #47
  4099d4:	strb	w10, [x8]
  4099d8:	ldr	x8, [sp]
  4099dc:	add	x8, x8, #0x1
  4099e0:	str	x8, [sp]
  4099e4:	ldr	x8, [sp, #24]
  4099e8:	add	x8, x8, #0x10
  4099ec:	ldr	x9, [sp]
  4099f0:	add	x0, x8, x9
  4099f4:	ldur	x1, [x29, #-24]
  4099f8:	ldr	x2, [sp, #16]
  4099fc:	bl	4020a0 <memcpy@plt>
  409a00:	ldr	x8, [sp, #16]
  409a04:	ldr	x9, [sp]
  409a08:	add	x8, x9, x8
  409a0c:	str	x8, [sp]
  409a10:	ldr	x8, [sp, #24]
  409a14:	add	x8, x8, #0x10
  409a18:	ldr	x9, [sp]
  409a1c:	add	x8, x8, x9
  409a20:	mov	w10, #0x0                   	// #0
  409a24:	strb	w10, [x8]
  409a28:	ldr	x8, [sp]
  409a2c:	ldr	x9, [sp, #24]
  409a30:	str	x8, [x9, #8]
  409a34:	ldr	x8, [sp, #24]
  409a38:	add	x2, x8, #0x10
  409a3c:	mov	w0, #0x7                   	// #7
  409a40:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409a44:	add	x1, x1, #0x5b5
  409a48:	bl	40dca4 <ferror@plt+0xb574>
  409a4c:	ldur	x8, [x29, #-16]
  409a50:	ldr	x8, [x8, #4120]
  409a54:	ldr	x9, [sp, #24]
  409a58:	str	x8, [x9]
  409a5c:	ldr	x8, [sp, #24]
  409a60:	ldur	x9, [x29, #-16]
  409a64:	str	x8, [x9, #4120]
  409a68:	stur	wzr, [x29, #-4]
  409a6c:	ldur	w0, [x29, #-4]
  409a70:	ldp	x29, x30, [sp, #64]
  409a74:	add	sp, sp, #0x50
  409a78:	ret
  409a7c:	sub	sp, sp, #0x40
  409a80:	stp	x29, x30, [sp, #48]
  409a84:	add	x29, sp, #0x30
  409a88:	stur	x0, [x29, #-16]
  409a8c:	str	x1, [sp, #24]
  409a90:	ldr	x0, [sp, #24]
  409a94:	bl	4020e0 <strlen@plt>
  409a98:	str	x0, [sp, #8]
  409a9c:	ldr	x8, [sp, #8]
  409aa0:	add	x8, x8, #0x10
  409aa4:	add	x0, x8, #0x1
  409aa8:	bl	402280 <malloc@plt>
  409aac:	str	x0, [sp, #16]
  409ab0:	ldr	x8, [sp, #16]
  409ab4:	cbnz	x8, 409ad4 <ferror@plt+0x73a4>
  409ab8:	mov	w0, #0x3                   	// #3
  409abc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409ac0:	add	x1, x1, #0x5c7
  409ac4:	bl	40dca4 <ferror@plt+0xb574>
  409ac8:	mov	w8, #0xfffffff4            	// #-12
  409acc:	stur	w8, [x29, #-4]
  409ad0:	b	409b2c <ferror@plt+0x73fc>
  409ad4:	ldr	x8, [sp, #16]
  409ad8:	add	x0, x8, #0x10
  409adc:	ldr	x1, [sp, #24]
  409ae0:	bl	402580 <strcpy@plt>
  409ae4:	ldr	x8, [sp, #8]
  409ae8:	ldr	x9, [sp, #16]
  409aec:	str	x8, [x9, #8]
  409af0:	ldr	x8, [sp, #16]
  409af4:	add	x2, x8, #0x10
  409af8:	mov	w10, #0x7                   	// #7
  409afc:	mov	w0, w10
  409b00:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409b04:	add	x1, x1, #0x5e4
  409b08:	bl	40dca4 <ferror@plt+0xb574>
  409b0c:	ldur	x8, [x29, #-16]
  409b10:	ldr	x8, [x8, #4136]
  409b14:	ldr	x9, [sp, #16]
  409b18:	str	x8, [x9]
  409b1c:	ldr	x8, [sp, #16]
  409b20:	ldur	x9, [x29, #-16]
  409b24:	str	x8, [x9, #4136]
  409b28:	stur	wzr, [x29, #-4]
  409b2c:	ldur	w0, [x29, #-4]
  409b30:	ldp	x29, x30, [sp, #48]
  409b34:	add	sp, sp, #0x40
  409b38:	ret
  409b3c:	sub	sp, sp, #0x20
  409b40:	stp	x29, x30, [sp, #16]
  409b44:	add	x29, sp, #0x10
  409b48:	adrp	x1, 424000 <ferror@plt+0x218d0>
  409b4c:	add	x1, x1, #0x2d8
  409b50:	str	x0, [sp]
  409b54:	ldr	x0, [sp]
  409b58:	bl	402470 <strcmp@plt>
  409b5c:	cbnz	w0, 409b6c <ferror@plt+0x743c>
  409b60:	mov	w8, #0x1                   	// #1
  409b64:	stur	w8, [x29, #-4]
  409b68:	b	409b90 <ferror@plt+0x7460>
  409b6c:	ldr	x0, [sp]
  409b70:	adrp	x1, 424000 <ferror@plt+0x218d0>
  409b74:	add	x1, x1, #0x2e1
  409b78:	bl	402470 <strcmp@plt>
  409b7c:	cbnz	w0, 409b8c <ferror@plt+0x745c>
  409b80:	mov	w8, #0x2                   	// #2
  409b84:	stur	w8, [x29, #-4]
  409b88:	b	409b90 <ferror@plt+0x7460>
  409b8c:	stur	wzr, [x29, #-4]
  409b90:	ldur	w0, [x29, #-4]
  409b94:	ldp	x29, x30, [sp, #16]
  409b98:	add	sp, sp, #0x20
  409b9c:	ret
  409ba0:	sub	sp, sp, #0x180
  409ba4:	stp	x29, x30, [sp, #352]
  409ba8:	str	x28, [sp, #368]
  409bac:	add	x29, sp, #0x160
  409bb0:	mov	w8, #0x0                   	// #0
  409bb4:	add	x9, sp, #0x48
  409bb8:	add	x10, sp, #0x30
  409bbc:	stur	x0, [x29, #-16]
  409bc0:	stur	x1, [x29, #-24]
  409bc4:	str	x9, [sp, #48]
  409bc8:	str	wzr, [sp, #44]
  409bcc:	ldrsw	x9, [sp, #44]
  409bd0:	add	x9, x9, #0x100
  409bd4:	str	x9, [sp, #56]
  409bd8:	strb	w8, [x10, #16]
  409bdc:	ldur	x0, [x29, #-24]
  409be0:	bl	4021b0 <opendir@plt>
  409be4:	str	x0, [sp, #24]
  409be8:	ldr	x9, [sp, #24]
  409bec:	cbnz	x9, 409c2c <ferror@plt+0x74fc>
  409bf0:	bl	402680 <__errno_location@plt>
  409bf4:	ldr	w8, [x0]
  409bf8:	mov	w9, wzr
  409bfc:	subs	w8, w9, w8
  409c00:	str	w8, [sp, #12]
  409c04:	ldur	x2, [x29, #-24]
  409c08:	mov	w0, #0x3                   	// #3
  409c0c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409c10:	add	x1, x1, #0x11c
  409c14:	bl	40dca4 <ferror@plt+0xb574>
  409c18:	ldr	w8, [sp, #12]
  409c1c:	stur	w8, [x29, #-4]
  409c20:	mov	w8, #0x1                   	// #1
  409c24:	str	w8, [sp, #8]
  409c28:	b	409ce8 <ferror@plt+0x75b8>
  409c2c:	ldur	x0, [x29, #-24]
  409c30:	bl	4020e0 <strlen@plt>
  409c34:	str	x0, [sp, #16]
  409c38:	ldr	x8, [sp, #16]
  409c3c:	add	x1, x8, #0x2
  409c40:	add	x0, sp, #0x30
  409c44:	bl	40f800 <ferror@plt+0xd0d0>
  409c48:	cmp	w0, #0x0
  409c4c:	cset	w9, ge  // ge = tcont
  409c50:	tbnz	w9, #0, 409c60 <ferror@plt+0x7530>
  409c54:	mov	w8, #0xfffffff4            	// #-12
  409c58:	str	w8, [sp, #12]
  409c5c:	b	409cd0 <ferror@plt+0x75a0>
  409c60:	add	x8, sp, #0x30
  409c64:	mov	x0, x8
  409c68:	str	x8, [sp]
  409c6c:	bl	409d04 <ferror@plt+0x75d4>
  409c70:	str	x0, [sp, #32]
  409c74:	ldr	x0, [sp, #32]
  409c78:	ldur	x1, [x29, #-24]
  409c7c:	ldr	x2, [sp, #16]
  409c80:	bl	4020a0 <memcpy@plt>
  409c84:	ldr	x8, [sp, #32]
  409c88:	ldr	x9, [sp, #16]
  409c8c:	add	x8, x8, x9
  409c90:	mov	w10, #0x2f                  	// #47
  409c94:	strb	w10, [x8]
  409c98:	ldr	x8, [sp, #16]
  409c9c:	add	x8, x8, #0x1
  409ca0:	str	x8, [sp, #16]
  409ca4:	ldr	x8, [sp, #32]
  409ca8:	ldr	x9, [sp, #16]
  409cac:	add	x8, x8, x9
  409cb0:	mov	w10, #0x0                   	// #0
  409cb4:	strb	w10, [x8]
  409cb8:	ldur	x0, [x29, #-16]
  409cbc:	ldr	x1, [sp, #24]
  409cc0:	ldr	x2, [sp, #16]
  409cc4:	ldr	x3, [sp]
  409cc8:	bl	409d1c <ferror@plt+0x75ec>
  409ccc:	str	w0, [sp, #12]
  409cd0:	ldr	x0, [sp, #24]
  409cd4:	bl	402350 <closedir@plt>
  409cd8:	ldr	w8, [sp, #12]
  409cdc:	stur	w8, [x29, #-4]
  409ce0:	mov	w8, #0x1                   	// #1
  409ce4:	str	w8, [sp, #8]
  409ce8:	add	x0, sp, #0x30
  409cec:	bl	40f8dc <ferror@plt+0xd1ac>
  409cf0:	ldur	w0, [x29, #-4]
  409cf4:	ldr	x28, [sp, #368]
  409cf8:	ldp	x29, x30, [sp, #352]
  409cfc:	add	sp, sp, #0x180
  409d00:	ret
  409d04:	sub	sp, sp, #0x10
  409d08:	str	x0, [sp, #8]
  409d0c:	ldr	x8, [sp, #8]
  409d10:	ldr	x0, [x8]
  409d14:	add	sp, sp, #0x10
  409d18:	ret
  409d1c:	sub	sp, sp, #0x100
  409d20:	stp	x29, x30, [sp, #240]
  409d24:	add	x29, sp, #0xf0
  409d28:	stur	x0, [x29, #-8]
  409d2c:	stur	x1, [x29, #-16]
  409d30:	stur	x2, [x29, #-24]
  409d34:	stur	x3, [x29, #-32]
  409d38:	stur	wzr, [x29, #-44]
  409d3c:	ldur	x0, [x29, #-16]
  409d40:	bl	402590 <dirfd@plt>
  409d44:	stur	w0, [x29, #-48]
  409d48:	ldur	x0, [x29, #-16]
  409d4c:	bl	402310 <readdir@plt>
  409d50:	stur	x0, [x29, #-40]
  409d54:	cbz	x0, 40a080 <ferror@plt+0x7950>
  409d58:	ldur	x8, [x29, #-40]
  409d5c:	add	x8, x8, #0x13
  409d60:	stur	x8, [x29, #-64]
  409d64:	ldur	x8, [x29, #-64]
  409d68:	ldrb	w9, [x8]
  409d6c:	cmp	w9, #0x2e
  409d70:	b.ne	409da0 <ferror@plt+0x7670>  // b.any
  409d74:	ldur	x8, [x29, #-64]
  409d78:	ldrb	w9, [x8, #1]
  409d7c:	cbz	w9, 409d9c <ferror@plt+0x766c>
  409d80:	ldur	x8, [x29, #-64]
  409d84:	ldrb	w9, [x8, #1]
  409d88:	cmp	w9, #0x2e
  409d8c:	b.ne	409da0 <ferror@plt+0x7670>  // b.any
  409d90:	ldur	x8, [x29, #-64]
  409d94:	ldrb	w9, [x8, #2]
  409d98:	cbnz	w9, 409da0 <ferror@plt+0x7670>
  409d9c:	b	409d48 <ferror@plt+0x7618>
  409da0:	ldur	x0, [x29, #-64]
  409da4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409da8:	add	x1, x1, #0x171
  409dac:	bl	402470 <strcmp@plt>
  409db0:	cbz	w0, 409dc8 <ferror@plt+0x7698>
  409db4:	ldur	x0, [x29, #-64]
  409db8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409dbc:	add	x1, x1, #0x177
  409dc0:	bl	402470 <strcmp@plt>
  409dc4:	cbnz	w0, 409dcc <ferror@plt+0x769c>
  409dc8:	b	409d48 <ferror@plt+0x7618>
  409dcc:	ldur	x0, [x29, #-64]
  409dd0:	bl	4020e0 <strlen@plt>
  409dd4:	stur	x0, [x29, #-72]
  409dd8:	ldur	x0, [x29, #-32]
  409ddc:	ldur	x8, [x29, #-24]
  409de0:	ldur	x9, [x29, #-72]
  409de4:	add	x8, x8, x9
  409de8:	add	x1, x8, #0x2
  409dec:	bl	40f800 <ferror@plt+0xd0d0>
  409df0:	cmp	w0, #0x0
  409df4:	cset	w10, ge  // ge = tcont
  409df8:	tbnz	w10, #0, 409e18 <ferror@plt+0x76e8>
  409dfc:	mov	w8, #0xfffffff4            	// #-12
  409e00:	stur	w8, [x29, #-44]
  409e04:	mov	w0, #0x3                   	// #3
  409e08:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409e0c:	add	x1, x1, #0x633
  409e10:	bl	40dca4 <ferror@plt+0xb574>
  409e14:	b	409d48 <ferror@plt+0x7618>
  409e18:	ldur	x0, [x29, #-32]
  409e1c:	bl	409d04 <ferror@plt+0x75d4>
  409e20:	stur	x0, [x29, #-56]
  409e24:	ldur	x8, [x29, #-56]
  409e28:	ldur	x9, [x29, #-24]
  409e2c:	add	x0, x8, x9
  409e30:	ldur	x1, [x29, #-64]
  409e34:	ldur	x8, [x29, #-72]
  409e38:	add	x2, x8, #0x1
  409e3c:	bl	4020a0 <memcpy@plt>
  409e40:	ldur	x8, [x29, #-40]
  409e44:	ldrb	w10, [x8, #18]
  409e48:	cmp	w10, #0x8
  409e4c:	b.ne	409e5c <ferror@plt+0x772c>  // b.any
  409e50:	mov	w8, #0x0                   	// #0
  409e54:	sturb	w8, [x29, #-73]
  409e58:	b	409f10 <ferror@plt+0x77e0>
  409e5c:	ldur	x8, [x29, #-40]
  409e60:	ldrb	w9, [x8, #18]
  409e64:	cmp	w9, #0x4
  409e68:	b.ne	409e78 <ferror@plt+0x7748>  // b.any
  409e6c:	mov	w8, #0x1                   	// #1
  409e70:	sturb	w8, [x29, #-73]
  409e74:	b	409f10 <ferror@plt+0x77e0>
  409e78:	ldur	w0, [x29, #-48]
  409e7c:	ldur	x1, [x29, #-64]
  409e80:	add	x2, sp, #0x20
  409e84:	mov	w8, wzr
  409e88:	mov	w3, w8
  409e8c:	bl	420660 <ferror@plt+0x1df30>
  409e90:	cmp	w0, #0x0
  409e94:	cset	w8, ge  // ge = tcont
  409e98:	tbnz	w8, #0, 409eb8 <ferror@plt+0x7788>
  409e9c:	ldur	w2, [x29, #-48]
  409ea0:	ldur	x3, [x29, #-64]
  409ea4:	mov	w0, #0x3                   	// #3
  409ea8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409eac:	add	x1, x1, #0x195
  409eb0:	bl	40dca4 <ferror@plt+0xb574>
  409eb4:	b	409d48 <ferror@plt+0x7618>
  409eb8:	ldr	w8, [sp, #48]
  409ebc:	and	w8, w8, #0xf000
  409ec0:	cmp	w8, #0x8, lsl #12
  409ec4:	b.ne	409ed4 <ferror@plt+0x77a4>  // b.any
  409ec8:	mov	w8, #0x0                   	// #0
  409ecc:	sturb	w8, [x29, #-73]
  409ed0:	b	409f10 <ferror@plt+0x77e0>
  409ed4:	ldr	w8, [sp, #48]
  409ed8:	and	w8, w8, #0xf000
  409edc:	cmp	w8, #0x4, lsl #12
  409ee0:	b.ne	409ef0 <ferror@plt+0x77c0>  // b.any
  409ee4:	mov	w8, #0x1                   	// #1
  409ee8:	sturb	w8, [x29, #-73]
  409eec:	b	409f10 <ferror@plt+0x77e0>
  409ef0:	ldur	x2, [x29, #-56]
  409ef4:	ldr	w8, [sp, #48]
  409ef8:	and	w3, w8, #0xf000
  409efc:	mov	w0, #0x3                   	// #3
  409f00:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409f04:	add	x1, x1, #0x214
  409f08:	bl	40dca4 <ferror@plt+0xb574>
  409f0c:	b	409d48 <ferror@plt+0x7618>
  409f10:	ldurb	w8, [x29, #-73]
  409f14:	cbz	w8, 409ffc <ferror@plt+0x78cc>
  409f18:	ldur	w0, [x29, #-48]
  409f1c:	ldur	x1, [x29, #-64]
  409f20:	mov	w8, wzr
  409f24:	mov	w2, w8
  409f28:	bl	402650 <openat@plt>
  409f2c:	str	w0, [sp, #28]
  409f30:	ldr	w8, [sp, #28]
  409f34:	cmp	w8, #0x0
  409f38:	cset	w8, ge  // ge = tcont
  409f3c:	tbnz	w8, #0, 409f5c <ferror@plt+0x782c>
  409f40:	ldur	w2, [x29, #-48]
  409f44:	ldur	x3, [x29, #-64]
  409f48:	mov	w0, #0x3                   	// #3
  409f4c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409f50:	add	x1, x1, #0x1c9
  409f54:	bl	40dca4 <ferror@plt+0xb574>
  409f58:	b	409d48 <ferror@plt+0x7618>
  409f5c:	ldr	w0, [sp, #28]
  409f60:	bl	4023c0 <fdopendir@plt>
  409f64:	str	x0, [sp, #16]
  409f68:	ldr	x8, [sp, #16]
  409f6c:	cbnz	x8, 409f90 <ferror@plt+0x7860>
  409f70:	ldr	w2, [sp, #28]
  409f74:	mov	w0, #0x3                   	// #3
  409f78:	adrp	x1, 423000 <ferror@plt+0x208d0>
  409f7c:	add	x1, x1, #0x1e7
  409f80:	bl	40dca4 <ferror@plt+0xb574>
  409f84:	ldr	w0, [sp, #28]
  409f88:	bl	402380 <close@plt>
  409f8c:	b	409d48 <ferror@plt+0x7618>
  409f90:	ldur	x8, [x29, #-56]
  409f94:	ldur	x9, [x29, #-24]
  409f98:	ldur	x10, [x29, #-72]
  409f9c:	add	x9, x9, x10
  409fa0:	add	x8, x8, x9
  409fa4:	mov	w11, #0x2f                  	// #47
  409fa8:	strb	w11, [x8]
  409fac:	ldur	x8, [x29, #-56]
  409fb0:	ldur	x9, [x29, #-24]
  409fb4:	ldur	x10, [x29, #-72]
  409fb8:	add	x9, x9, x10
  409fbc:	add	x9, x9, #0x1
  409fc0:	add	x8, x8, x9
  409fc4:	mov	w11, #0x0                   	// #0
  409fc8:	strb	w11, [x8]
  409fcc:	ldur	x0, [x29, #-8]
  409fd0:	ldr	x1, [sp, #16]
  409fd4:	ldur	x8, [x29, #-24]
  409fd8:	ldur	x9, [x29, #-72]
  409fdc:	add	x8, x8, x9
  409fe0:	add	x2, x8, #0x1
  409fe4:	ldur	x3, [x29, #-32]
  409fe8:	bl	409d1c <ferror@plt+0x75ec>
  409fec:	stur	w0, [x29, #-44]
  409ff0:	ldr	x0, [sp, #16]
  409ff4:	bl	402350 <closedir@plt>
  409ff8:	b	40a014 <ferror@plt+0x78e4>
  409ffc:	ldur	x0, [x29, #-8]
  40a000:	ldur	x1, [x29, #-24]
  40a004:	ldur	x2, [x29, #-72]
  40a008:	ldur	x3, [x29, #-56]
  40a00c:	bl	40a090 <ferror@plt+0x7960>
  40a010:	stur	w0, [x29, #-44]
  40a014:	ldur	w8, [x29, #-44]
  40a018:	cmp	w8, #0x0
  40a01c:	cset	w8, ge  // ge = tcont
  40a020:	tbnz	w8, #0, 40a07c <ferror@plt+0x794c>
  40a024:	ldur	x8, [x29, #-56]
  40a028:	ldur	x9, [x29, #-24]
  40a02c:	ldur	x10, [x29, #-72]
  40a030:	add	x9, x9, x10
  40a034:	add	x8, x8, x9
  40a038:	mov	w11, #0x0                   	// #0
  40a03c:	strb	w11, [x8]
  40a040:	ldur	x2, [x29, #-56]
  40a044:	ldur	w11, [x29, #-44]
  40a048:	mov	w12, wzr
  40a04c:	subs	w0, w12, w11
  40a050:	str	x2, [sp, #8]
  40a054:	bl	402370 <strerror@plt>
  40a058:	mov	w11, #0x3                   	// #3
  40a05c:	str	x0, [sp]
  40a060:	mov	w0, w11
  40a064:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a068:	add	x1, x1, #0x232
  40a06c:	ldr	x2, [sp, #8]
  40a070:	ldr	x3, [sp]
  40a074:	bl	40dca4 <ferror@plt+0xb574>
  40a078:	stur	wzr, [x29, #-44]
  40a07c:	b	409d48 <ferror@plt+0x7618>
  40a080:	ldur	w0, [x29, #-44]
  40a084:	ldp	x29, x30, [sp, #240]
  40a088:	add	sp, sp, #0x100
  40a08c:	ret
  40a090:	stp	x29, x30, [sp, #-32]!
  40a094:	str	x28, [sp, #16]
  40a098:	mov	x29, sp
  40a09c:	sub	sp, sp, #0x1, lsl #12
  40a0a0:	sub	sp, sp, #0x90
  40a0a4:	sub	x8, x29, #0x40
  40a0a8:	str	x0, [x8, #48]
  40a0ac:	str	x1, [x8, #40]
  40a0b0:	str	x2, [x8, #32]
  40a0b4:	str	x3, [x8, #24]
  40a0b8:	ldr	x9, [x8, #24]
  40a0bc:	ldr	x10, [x8, #40]
  40a0c0:	add	x0, x9, x10
  40a0c4:	ldr	x1, [x8, #32]
  40a0c8:	str	x8, [sp, #56]
  40a0cc:	bl	40fdd0 <ferror@plt+0xd6a0>
  40a0d0:	tbnz	w0, #0, 40a0dc <ferror@plt+0x79ac>
  40a0d4:	stur	wzr, [x29, #-4]
  40a0d8:	b	40a34c <ferror@plt+0x7c1c>
  40a0dc:	ldr	x8, [sp, #56]
  40a0e0:	ldr	x0, [x8, #24]
  40a0e4:	add	x1, sp, #0x50
  40a0e8:	add	x2, sp, #0x48
  40a0ec:	bl	40fd68 <ferror@plt+0xd638>
  40a0f0:	cbnz	x0, 40a118 <ferror@plt+0x79e8>
  40a0f4:	ldr	x8, [sp, #56]
  40a0f8:	ldr	x2, [x8, #24]
  40a0fc:	mov	w0, #0x3                   	// #3
  40a100:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a104:	add	x1, x1, #0x63e
  40a108:	bl	40dca4 <ferror@plt+0xb574>
  40a10c:	mov	w9, #0xffffffea            	// #-22
  40a110:	stur	w9, [x29, #-4]
  40a114:	b	40a34c <ferror@plt+0x7c1c>
  40a118:	ldr	x8, [sp, #56]
  40a11c:	ldr	x9, [x8, #24]
  40a120:	ldr	x10, [x8, #48]
  40a124:	ldr	x10, [x10]
  40a128:	ldr	x10, [x10, #4104]
  40a12c:	add	x9, x9, x10
  40a130:	add	x9, x9, #0x1
  40a134:	str	x9, [x8]
  40a138:	ldr	x2, [x8]
  40a13c:	mov	w0, #0x7                   	// #7
  40a140:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a144:	add	x1, x1, #0x662
  40a148:	add	x9, sp, #0x50
  40a14c:	mov	x3, x9
  40a150:	str	x9, [sp, #48]
  40a154:	bl	40dca4 <ferror@plt+0xb574>
  40a158:	ldr	x8, [sp, #56]
  40a15c:	ldr	x9, [x8, #48]
  40a160:	ldr	x0, [x9, #56]
  40a164:	ldr	x1, [sp, #48]
  40a168:	bl	40f2d0 <ferror@plt+0xcba0>
  40a16c:	ldr	x8, [sp, #56]
  40a170:	str	x0, [x8, #8]
  40a174:	ldr	x9, [x8, #8]
  40a178:	cbnz	x9, 40a180 <ferror@plt+0x7a50>
  40a17c:	b	40a25c <ferror@plt+0x7b2c>
  40a180:	ldr	x8, [sp, #56]
  40a184:	ldr	x0, [x8, #48]
  40a188:	ldr	x1, [x8, #8]
  40a18c:	ldr	x2, [x8, #40]
  40a190:	ldr	x3, [x8, #32]
  40a194:	ldr	x4, [sp, #72]
  40a198:	ldr	x5, [x8, #24]
  40a19c:	bl	40a364 <ferror@plt+0x7c34>
  40a1a0:	cbz	w0, 40a1cc <ferror@plt+0x7a9c>
  40a1a4:	ldr	x8, [sp, #56]
  40a1a8:	ldr	x2, [x8, #24]
  40a1ac:	ldr	x9, [x8, #8]
  40a1b0:	ldr	x3, [x9, #8]
  40a1b4:	mov	w0, #0x7                   	// #7
  40a1b8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a1bc:	add	x1, x1, #0x66f
  40a1c0:	bl	40dca4 <ferror@plt+0xb574>
  40a1c4:	stur	wzr, [x29, #-4]
  40a1c8:	b	40a34c <ferror@plt+0x7c1c>
  40a1cc:	ldr	x8, [sp, #56]
  40a1d0:	ldr	x9, [x8, #8]
  40a1d4:	ldr	x2, [x9, #16]
  40a1d8:	ldr	x3, [x8]
  40a1dc:	mov	w0, #0x7                   	// #7
  40a1e0:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a1e4:	add	x1, x1, #0x697
  40a1e8:	bl	40dca4 <ferror@plt+0xb574>
  40a1ec:	ldr	x8, [sp, #56]
  40a1f0:	ldr	x0, [x8, #48]
  40a1f4:	ldr	x1, [x8, #8]
  40a1f8:	bl	40a774 <ferror@plt+0x8044>
  40a1fc:	str	w0, [sp, #68]
  40a200:	ldr	w10, [sp, #68]
  40a204:	cmp	w10, #0x0
  40a208:	cset	w10, ge  // ge = tcont
  40a20c:	tbnz	w10, #0, 40a25c <ferror@plt+0x7b2c>
  40a210:	ldr	x8, [sp, #56]
  40a214:	ldr	x9, [x8, #8]
  40a218:	ldr	x2, [x9, #8]
  40a21c:	ldr	w10, [sp, #68]
  40a220:	mov	w11, wzr
  40a224:	subs	w0, w11, w10
  40a228:	str	x2, [sp, #40]
  40a22c:	bl	402370 <strerror@plt>
  40a230:	mov	w10, #0x3                   	// #3
  40a234:	str	x0, [sp, #32]
  40a238:	mov	w0, w10
  40a23c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a240:	add	x1, x1, #0x6c5
  40a244:	ldr	x2, [sp, #40]
  40a248:	ldr	x3, [sp, #32]
  40a24c:	bl	40dca4 <ferror@plt+0xb574>
  40a250:	ldr	w10, [sp, #68]
  40a254:	stur	w10, [x29, #-4]
  40a258:	b	40a34c <ferror@plt+0x7c1c>
  40a25c:	ldr	x8, [sp, #56]
  40a260:	ldr	x9, [x8, #48]
  40a264:	ldr	x0, [x9, #8]
  40a268:	ldr	x1, [x8, #24]
  40a26c:	sub	x2, x29, #0x30
  40a270:	bl	41757c <ferror@plt+0x14e4c>
  40a274:	str	w0, [sp, #68]
  40a278:	ldr	w10, [sp, #68]
  40a27c:	cmp	w10, #0x0
  40a280:	cset	w10, ge  // ge = tcont
  40a284:	tbnz	w10, #0, 40a2d0 <ferror@plt+0x7ba0>
  40a288:	ldr	x8, [sp, #56]
  40a28c:	ldr	x2, [x8, #24]
  40a290:	ldr	w9, [sp, #68]
  40a294:	mov	w10, wzr
  40a298:	subs	w0, w10, w9
  40a29c:	str	x2, [sp, #24]
  40a2a0:	bl	402370 <strerror@plt>
  40a2a4:	mov	w9, #0x3                   	// #3
  40a2a8:	str	x0, [sp, #16]
  40a2ac:	mov	w0, w9
  40a2b0:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  40a2b4:	add	x1, x1, #0xc96
  40a2b8:	ldr	x2, [sp, #24]
  40a2bc:	ldr	x3, [sp, #16]
  40a2c0:	bl	40dca4 <ferror@plt+0xb574>
  40a2c4:	ldr	w9, [sp, #68]
  40a2c8:	stur	w9, [x29, #-4]
  40a2cc:	b	40a34c <ferror@plt+0x7c1c>
  40a2d0:	ldr	x8, [sp, #56]
  40a2d4:	ldr	x0, [x8, #48]
  40a2d8:	ldr	x1, [x8, #16]
  40a2dc:	bl	407c50 <ferror@plt+0x5520>
  40a2e0:	str	w0, [sp, #68]
  40a2e4:	ldr	w9, [sp, #68]
  40a2e8:	cmp	w9, #0x0
  40a2ec:	cset	w9, ge  // ge = tcont
  40a2f0:	tbnz	w9, #0, 40a348 <ferror@plt+0x7c18>
  40a2f4:	ldr	x8, [sp, #56]
  40a2f8:	ldr	x2, [x8, #24]
  40a2fc:	ldr	w9, [sp, #68]
  40a300:	mov	w10, wzr
  40a304:	subs	w0, w10, w9
  40a308:	str	x2, [sp, #8]
  40a30c:	bl	402370 <strerror@plt>
  40a310:	mov	w9, #0x3                   	// #3
  40a314:	str	x0, [sp]
  40a318:	mov	w0, w9
  40a31c:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  40a320:	add	x1, x1, #0xcb6
  40a324:	ldr	x2, [sp, #8]
  40a328:	ldr	x3, [sp]
  40a32c:	bl	40dca4 <ferror@plt+0xb574>
  40a330:	ldr	x8, [sp, #56]
  40a334:	ldr	x0, [x8, #16]
  40a338:	bl	417d28 <ferror@plt+0x155f8>
  40a33c:	ldr	w9, [sp, #68]
  40a340:	stur	w9, [x29, #-4]
  40a344:	b	40a34c <ferror@plt+0x7c1c>
  40a348:	stur	wzr, [x29, #-4]
  40a34c:	ldur	w0, [x29, #-4]
  40a350:	add	sp, sp, #0x1, lsl #12
  40a354:	add	sp, sp, #0x90
  40a358:	ldr	x28, [sp, #16]
  40a35c:	ldp	x29, x30, [sp], #32
  40a360:	ret
  40a364:	sub	sp, sp, #0xc0
  40a368:	stp	x29, x30, [sp, #176]
  40a36c:	add	x29, sp, #0xb0
  40a370:	mov	w8, #0xffffffff            	// #-1
  40a374:	mov	x9, xzr
  40a378:	mov	w10, #0x7                   	// #7
  40a37c:	adrp	x11, 423000 <ferror@plt+0x208d0>
  40a380:	add	x11, x11, #0x6e2
  40a384:	stur	x0, [x29, #-16]
  40a388:	stur	x1, [x29, #-24]
  40a38c:	stur	x2, [x29, #-32]
  40a390:	stur	x3, [x29, #-40]
  40a394:	stur	x4, [x29, #-48]
  40a398:	stur	x5, [x29, #-56]
  40a39c:	ldur	x12, [x29, #-16]
  40a3a0:	ldr	x12, [x12]
  40a3a4:	stur	x12, [x29, #-64]
  40a3a8:	ldur	x12, [x29, #-32]
  40a3ac:	ldur	x13, [x29, #-48]
  40a3b0:	add	x12, x12, x13
  40a3b4:	str	x12, [sp, #80]
  40a3b8:	ldur	x12, [x29, #-24]
  40a3bc:	ldr	x12, [x12, #80]
  40a3c0:	ldur	x13, [x29, #-24]
  40a3c4:	ldr	x13, [x13, #88]
  40a3c8:	add	x12, x12, x13
  40a3cc:	str	x12, [sp, #72]
  40a3d0:	ldur	x12, [x29, #-24]
  40a3d4:	ldr	x12, [x12, #8]
  40a3d8:	str	x12, [sp, #64]
  40a3dc:	str	w8, [sp, #56]
  40a3e0:	str	w8, [sp, #52]
  40a3e4:	str	w8, [sp, #48]
  40a3e8:	str	xzr, [sp, #40]
  40a3ec:	str	xzr, [sp, #32]
  40a3f0:	str	x9, [sp, #24]
  40a3f4:	str	x9, [sp, #16]
  40a3f8:	ldr	x2, [sp, #64]
  40a3fc:	ldur	x3, [x29, #-56]
  40a400:	mov	w0, w10
  40a404:	mov	x1, x11
  40a408:	bl	40dca4 <ferror@plt+0xb574>
  40a40c:	ldur	x0, [x29, #-56]
  40a410:	ldur	x9, [x29, #-64]
  40a414:	add	x1, x9, #0x8
  40a418:	ldur	x9, [x29, #-64]
  40a41c:	ldr	x2, [x9, #4104]
  40a420:	bl	4022a0 <strncmp@plt>
  40a424:	cbnz	w0, 40a458 <ferror@plt+0x7d28>
  40a428:	ldur	x8, [x29, #-56]
  40a42c:	ldur	x9, [x29, #-64]
  40a430:	ldr	x9, [x9, #4104]
  40a434:	add	x8, x8, x9
  40a438:	add	x8, x8, #0x1
  40a43c:	str	x8, [sp, #24]
  40a440:	ldr	x8, [sp, #80]
  40a444:	ldur	x9, [x29, #-64]
  40a448:	ldr	x9, [x9, #4104]
  40a44c:	add	x9, x9, #0x1
  40a450:	subs	x8, x8, x9
  40a454:	str	x8, [sp, #40]
  40a458:	ldr	x0, [sp, #64]
  40a45c:	ldur	x8, [x29, #-64]
  40a460:	add	x1, x8, #0x8
  40a464:	ldur	x8, [x29, #-64]
  40a468:	ldr	x2, [x8, #4104]
  40a46c:	bl	4022a0 <strncmp@plt>
  40a470:	cbnz	w0, 40a4a4 <ferror@plt+0x7d74>
  40a474:	ldr	x8, [sp, #64]
  40a478:	ldur	x9, [x29, #-64]
  40a47c:	ldr	x9, [x9, #4104]
  40a480:	add	x8, x8, x9
  40a484:	add	x8, x8, #0x1
  40a488:	str	x8, [sp, #16]
  40a48c:	ldr	x8, [sp, #72]
  40a490:	ldur	x9, [x29, #-64]
  40a494:	ldr	x9, [x9, #4104]
  40a498:	add	x9, x9, #0x1
  40a49c:	subs	x8, x8, x9
  40a4a0:	str	x8, [sp, #32]
  40a4a4:	ldur	x8, [x29, #-64]
  40a4a8:	ldr	x8, [x8, #4120]
  40a4ac:	stur	x8, [x29, #-72]
  40a4b0:	ldur	x8, [x29, #-72]
  40a4b4:	cbz	x8, 40a54c <ferror@plt+0x7e1c>
  40a4b8:	ldur	x8, [x29, #-72]
  40a4bc:	add	x2, x8, #0x10
  40a4c0:	mov	w0, #0x7                   	// #7
  40a4c4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a4c8:	add	x1, x1, #0x705
  40a4cc:	bl	40dca4 <ferror@plt+0xb574>
  40a4d0:	ldr	x8, [sp, #40]
  40a4d4:	ldur	x9, [x29, #-72]
  40a4d8:	ldr	x9, [x9, #8]
  40a4dc:	cmp	x8, x9
  40a4e0:	b.ne	40a504 <ferror@plt+0x7dd4>  // b.any
  40a4e4:	ldur	x8, [x29, #-72]
  40a4e8:	add	x0, x8, #0x10
  40a4ec:	ldr	x1, [sp, #24]
  40a4f0:	ldr	x2, [sp, #40]
  40a4f4:	bl	402430 <memcmp@plt>
  40a4f8:	cbnz	w0, 40a504 <ferror@plt+0x7dd4>
  40a4fc:	stur	wzr, [x29, #-4]
  40a500:	b	40a764 <ferror@plt+0x8034>
  40a504:	ldr	x8, [sp, #32]
  40a508:	ldur	x9, [x29, #-72]
  40a50c:	ldr	x9, [x9, #8]
  40a510:	cmp	x8, x9
  40a514:	b.ne	40a53c <ferror@plt+0x7e0c>  // b.any
  40a518:	ldur	x8, [x29, #-72]
  40a51c:	add	x0, x8, #0x10
  40a520:	ldr	x1, [sp, #16]
  40a524:	ldr	x2, [sp, #32]
  40a528:	bl	402430 <memcmp@plt>
  40a52c:	cbnz	w0, 40a53c <ferror@plt+0x7e0c>
  40a530:	mov	w8, #0x1                   	// #1
  40a534:	stur	w8, [x29, #-4]
  40a538:	b	40a764 <ferror@plt+0x8034>
  40a53c:	ldur	x8, [x29, #-72]
  40a540:	ldr	x8, [x8]
  40a544:	stur	x8, [x29, #-72]
  40a548:	b	40a4b0 <ferror@plt+0x7d80>
  40a54c:	str	wzr, [sp, #60]
  40a550:	ldur	x8, [x29, #-64]
  40a554:	ldr	x8, [x8, #4128]
  40a558:	stur	x8, [x29, #-80]
  40a55c:	ldur	x8, [x29, #-80]
  40a560:	cbz	x8, 40a700 <ferror@plt+0x7fd0>
  40a564:	ldur	x0, [x29, #-80]
  40a568:	bl	40a808 <ferror@plt+0x80d8>
  40a56c:	mov	w8, #0x7                   	// #7
  40a570:	str	x0, [sp, #8]
  40a574:	mov	w0, w8
  40a578:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a57c:	add	x1, x1, #0x712
  40a580:	ldr	x2, [sp, #8]
  40a584:	bl	40dca4 <ferror@plt+0xb574>
  40a588:	ldur	x9, [x29, #-80]
  40a58c:	ldr	w8, [x9, #8]
  40a590:	cmp	w8, #0x1
  40a594:	b.ne	40a5a4 <ferror@plt+0x7e74>  // b.any
  40a598:	ldr	w8, [sp, #60]
  40a59c:	str	w8, [sp, #56]
  40a5a0:	b	40a6e4 <ferror@plt+0x7fb4>
  40a5a4:	ldur	x8, [x29, #-80]
  40a5a8:	ldr	w9, [x8, #8]
  40a5ac:	cmp	w9, #0x2
  40a5b0:	b.ne	40a640 <ferror@plt+0x7f10>  // b.any
  40a5b4:	ldur	x8, [x29, #-64]
  40a5b8:	ldr	x8, [x8, #4136]
  40a5bc:	str	x8, [sp, #88]
  40a5c0:	ldr	x8, [sp, #88]
  40a5c4:	cbz	x8, 40a63c <ferror@plt+0x7f0c>
  40a5c8:	ldur	x0, [x29, #-56]
  40a5cc:	ldr	x1, [sp, #80]
  40a5d0:	ldr	x8, [sp, #88]
  40a5d4:	add	x2, x8, #0x10
  40a5d8:	ldr	x8, [sp, #88]
  40a5dc:	ldr	x3, [x8, #8]
  40a5e0:	bl	40a878 <ferror@plt+0x8148>
  40a5e4:	tbnz	w0, #0, 40a5ec <ferror@plt+0x7ebc>
  40a5e8:	b	40a5f4 <ferror@plt+0x7ec4>
  40a5ec:	ldr	w8, [sp, #60]
  40a5f0:	str	w8, [sp, #48]
  40a5f4:	ldr	x0, [sp, #64]
  40a5f8:	ldr	x1, [sp, #72]
  40a5fc:	ldr	x8, [sp, #88]
  40a600:	add	x2, x8, #0x10
  40a604:	ldr	x8, [sp, #88]
  40a608:	ldr	x3, [x8, #8]
  40a60c:	bl	40a878 <ferror@plt+0x8148>
  40a610:	tbnz	w0, #0, 40a618 <ferror@plt+0x7ee8>
  40a614:	b	40a620 <ferror@plt+0x7ef0>
  40a618:	ldr	w8, [sp, #60]
  40a61c:	str	w8, [sp, #52]
  40a620:	ldr	x8, [sp, #88]
  40a624:	ldr	x8, [x8]
  40a628:	str	x8, [sp, #88]
  40a62c:	ldr	w9, [sp, #60]
  40a630:	add	w9, w9, #0x1
  40a634:	str	w9, [sp, #60]
  40a638:	b	40a5c0 <ferror@plt+0x7e90>
  40a63c:	b	40a6e4 <ferror@plt+0x7fb4>
  40a640:	ldr	x8, [sp, #40]
  40a644:	ldur	x9, [x29, #-80]
  40a648:	ldr	x9, [x9, #16]
  40a64c:	cmp	x8, x9
  40a650:	b.ls	40a694 <ferror@plt+0x7f64>  // b.plast
  40a654:	ldr	x8, [sp, #24]
  40a658:	ldur	x9, [x29, #-80]
  40a65c:	ldr	x9, [x9, #16]
  40a660:	ldrb	w10, [x8, x9]
  40a664:	cmp	w10, #0x2f
  40a668:	b.ne	40a694 <ferror@plt+0x7f64>  // b.any
  40a66c:	ldur	x8, [x29, #-80]
  40a670:	add	x0, x8, #0x18
  40a674:	ldr	x1, [sp, #24]
  40a678:	ldur	x8, [x29, #-80]
  40a67c:	ldr	x2, [x8, #16]
  40a680:	bl	402430 <memcmp@plt>
  40a684:	cbnz	w0, 40a694 <ferror@plt+0x7f64>
  40a688:	ldr	w8, [sp, #60]
  40a68c:	str	w8, [sp, #48]
  40a690:	b	40a6e4 <ferror@plt+0x7fb4>
  40a694:	ldr	x8, [sp, #32]
  40a698:	ldur	x9, [x29, #-80]
  40a69c:	ldr	x9, [x9, #16]
  40a6a0:	cmp	x8, x9
  40a6a4:	b.ls	40a6e4 <ferror@plt+0x7fb4>  // b.plast
  40a6a8:	ldr	x8, [sp, #16]
  40a6ac:	ldur	x9, [x29, #-80]
  40a6b0:	ldr	x9, [x9, #16]
  40a6b4:	ldrb	w10, [x8, x9]
  40a6b8:	cmp	w10, #0x2f
  40a6bc:	b.ne	40a6e4 <ferror@plt+0x7fb4>  // b.any
  40a6c0:	ldur	x8, [x29, #-80]
  40a6c4:	add	x0, x8, #0x18
  40a6c8:	ldr	x1, [sp, #16]
  40a6cc:	ldur	x8, [x29, #-80]
  40a6d0:	ldr	x2, [x8, #16]
  40a6d4:	bl	402430 <memcmp@plt>
  40a6d8:	cbnz	w0, 40a6e4 <ferror@plt+0x7fb4>
  40a6dc:	ldr	w8, [sp, #60]
  40a6e0:	str	w8, [sp, #52]
  40a6e4:	ldur	x8, [x29, #-80]
  40a6e8:	ldr	x8, [x8]
  40a6ec:	stur	x8, [x29, #-80]
  40a6f0:	ldr	w9, [sp, #60]
  40a6f4:	add	w9, w9, #0x1
  40a6f8:	str	w9, [sp, #60]
  40a6fc:	b	40a55c <ferror@plt+0x7e2c>
  40a700:	ldr	w8, [sp, #48]
  40a704:	cmp	w8, #0x0
  40a708:	cset	w8, ge  // ge = tcont
  40a70c:	tbnz	w8, #0, 40a718 <ferror@plt+0x7fe8>
  40a710:	ldr	w8, [sp, #56]
  40a714:	str	w8, [sp, #48]
  40a718:	ldr	w8, [sp, #52]
  40a71c:	cmp	w8, #0x0
  40a720:	cset	w8, ge  // ge = tcont
  40a724:	tbnz	w8, #0, 40a730 <ferror@plt+0x8000>
  40a728:	ldr	w8, [sp, #56]
  40a72c:	str	w8, [sp, #52]
  40a730:	ldr	w2, [sp, #56]
  40a734:	ldr	w3, [sp, #52]
  40a738:	ldr	w4, [sp, #48]
  40a73c:	mov	w0, #0x7                   	// #7
  40a740:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a744:	add	x1, x1, #0x71d
  40a748:	bl	40dca4 <ferror@plt+0xb574>
  40a74c:	ldr	w8, [sp, #48]
  40a750:	ldr	w9, [sp, #52]
  40a754:	cmp	w8, w9
  40a758:	cset	w8, le
  40a75c:	and	w8, w8, #0x1
  40a760:	stur	w8, [x29, #-4]
  40a764:	ldur	w0, [x29, #-4]
  40a768:	ldp	x29, x30, [sp, #176]
  40a76c:	add	sp, sp, #0xc0
  40a770:	ret
  40a774:	sub	sp, sp, #0x20
  40a778:	stp	x29, x30, [sp, #16]
  40a77c:	add	x29, sp, #0x10
  40a780:	mov	w8, #0x7                   	// #7
  40a784:	adrp	x9, 423000 <ferror@plt+0x208d0>
  40a788:	add	x9, x9, #0x752
  40a78c:	str	x0, [sp, #8]
  40a790:	str	x1, [sp]
  40a794:	ldr	x2, [sp]
  40a798:	ldr	x10, [sp]
  40a79c:	ldr	x3, [x10]
  40a7a0:	ldr	x10, [sp]
  40a7a4:	ldr	x4, [x10, #8]
  40a7a8:	mov	w0, w8
  40a7ac:	mov	x1, x9
  40a7b0:	bl	40dca4 <ferror@plt+0xb574>
  40a7b4:	ldr	x9, [sp]
  40a7b8:	ldr	x9, [x9, #24]
  40a7bc:	cbz	x9, 40a7d4 <ferror@plt+0x80a4>
  40a7c0:	ldr	x8, [sp, #8]
  40a7c4:	ldr	x0, [x8, #48]
  40a7c8:	ldr	x8, [sp]
  40a7cc:	ldr	x1, [x8, #24]
  40a7d0:	bl	40f40c <ferror@plt+0xccdc>
  40a7d4:	ldr	x8, [sp, #8]
  40a7d8:	ldr	x0, [x8, #56]
  40a7dc:	ldr	x8, [sp]
  40a7e0:	add	x1, x8, #0x78
  40a7e4:	bl	40f40c <ferror@plt+0xccdc>
  40a7e8:	ldr	x8, [sp]
  40a7ec:	mov	x0, x8
  40a7f0:	bl	40a91c <ferror@plt+0x81ec>
  40a7f4:	mov	w9, wzr
  40a7f8:	mov	w0, w9
  40a7fc:	ldp	x29, x30, [sp, #16]
  40a800:	add	sp, sp, #0x20
  40a804:	ret
  40a808:	sub	sp, sp, #0x20
  40a80c:	str	x0, [sp, #16]
  40a810:	ldr	x8, [sp, #16]
  40a814:	ldr	w9, [x8, #8]
  40a818:	cmp	w9, #0x1
  40a81c:	str	w9, [sp, #12]
  40a820:	b.eq	40a850 <ferror@plt+0x8120>  // b.none
  40a824:	b	40a828 <ferror@plt+0x80f8>
  40a828:	ldr	w8, [sp, #12]
  40a82c:	cmp	w8, #0x2
  40a830:	cset	w9, eq  // eq = none
  40a834:	eor	w9, w9, #0x1
  40a838:	tbnz	w9, #0, 40a860 <ferror@plt+0x8130>
  40a83c:	b	40a840 <ferror@plt+0x8110>
  40a840:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40a844:	add	x8, x8, #0x4f6
  40a848:	str	x8, [sp, #24]
  40a84c:	b	40a86c <ferror@plt+0x813c>
  40a850:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40a854:	add	x8, x8, #0x749
  40a858:	str	x8, [sp, #24]
  40a85c:	b	40a86c <ferror@plt+0x813c>
  40a860:	ldr	x8, [sp, #16]
  40a864:	add	x8, x8, #0x18
  40a868:	str	x8, [sp, #24]
  40a86c:	ldr	x0, [sp, #24]
  40a870:	add	sp, sp, #0x20
  40a874:	ret
  40a878:	sub	sp, sp, #0x40
  40a87c:	stp	x29, x30, [sp, #48]
  40a880:	add	x29, sp, #0x30
  40a884:	stur	x0, [x29, #-16]
  40a888:	str	x1, [sp, #24]
  40a88c:	str	x2, [sp, #16]
  40a890:	str	x3, [sp, #8]
  40a894:	ldr	x8, [sp, #24]
  40a898:	ldr	x9, [sp, #8]
  40a89c:	cmp	x8, x9
  40a8a0:	b.hi	40a8b4 <ferror@plt+0x8184>  // b.pmore
  40a8a4:	mov	w8, wzr
  40a8a8:	and	w8, w8, #0x1
  40a8ac:	sturb	w8, [x29, #-1]
  40a8b0:	b	40a908 <ferror@plt+0x81d8>
  40a8b4:	ldur	x8, [x29, #-16]
  40a8b8:	ldr	x9, [sp, #8]
  40a8bc:	ldrb	w10, [x8, x9]
  40a8c0:	cmp	w10, #0x2f
  40a8c4:	b.eq	40a8d8 <ferror@plt+0x81a8>  // b.none
  40a8c8:	mov	w8, wzr
  40a8cc:	and	w8, w8, #0x1
  40a8d0:	sturb	w8, [x29, #-1]
  40a8d4:	b	40a908 <ferror@plt+0x81d8>
  40a8d8:	ldur	x0, [x29, #-16]
  40a8dc:	ldr	x1, [sp, #16]
  40a8e0:	ldr	x2, [sp, #8]
  40a8e4:	bl	402430 <memcmp@plt>
  40a8e8:	cbz	w0, 40a8fc <ferror@plt+0x81cc>
  40a8ec:	mov	w8, wzr
  40a8f0:	and	w8, w8, #0x1
  40a8f4:	sturb	w8, [x29, #-1]
  40a8f8:	b	40a908 <ferror@plt+0x81d8>
  40a8fc:	mov	w8, #0x1                   	// #1
  40a900:	and	w8, w8, #0x1
  40a904:	sturb	w8, [x29, #-1]
  40a908:	ldurb	w8, [x29, #-1]
  40a90c:	and	w0, w8, #0x1
  40a910:	ldp	x29, x30, [sp, #48]
  40a914:	add	sp, sp, #0x40
  40a918:	ret
  40a91c:	sub	sp, sp, #0x20
  40a920:	stp	x29, x30, [sp, #16]
  40a924:	add	x29, sp, #0x10
  40a928:	mov	w8, #0x7                   	// #7
  40a92c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40a930:	add	x1, x1, #0x76b
  40a934:	str	x0, [sp, #8]
  40a938:	ldr	x2, [sp, #8]
  40a93c:	ldr	x9, [sp, #8]
  40a940:	ldr	x3, [x9]
  40a944:	ldr	x9, [sp, #8]
  40a948:	ldr	x4, [x9, #8]
  40a94c:	mov	w0, w8
  40a950:	bl	40dca4 <ferror@plt+0xb574>
  40a954:	ldr	x9, [sp, #8]
  40a958:	add	x0, x9, #0x30
  40a95c:	bl	40ea04 <ferror@plt+0xc2d4>
  40a960:	ldr	x9, [sp, #8]
  40a964:	ldr	x0, [x9]
  40a968:	bl	417d28 <ferror@plt+0x155f8>
  40a96c:	ldr	x9, [sp, #8]
  40a970:	ldr	x9, [x9, #32]
  40a974:	mov	x0, x9
  40a978:	bl	41b068 <ferror@plt+0x18938>
  40a97c:	ldr	x9, [sp, #8]
  40a980:	ldr	x0, [x9, #40]
  40a984:	bl	41ba3c <ferror@plt+0x1930c>
  40a988:	ldr	x9, [sp, #8]
  40a98c:	ldr	x0, [x9, #24]
  40a990:	bl	4024e0 <free@plt>
  40a994:	ldr	x9, [sp, #8]
  40a998:	ldr	x0, [x9, #8]
  40a99c:	bl	4024e0 <free@plt>
  40a9a0:	ldr	x0, [sp, #8]
  40a9a4:	bl	4024e0 <free@plt>
  40a9a8:	ldp	x29, x30, [sp, #16]
  40a9ac:	add	sp, sp, #0x20
  40a9b0:	ret
  40a9b4:	sub	sp, sp, #0x50
  40a9b8:	stp	x29, x30, [sp, #64]
  40a9bc:	add	x29, sp, #0x40
  40a9c0:	mov	w8, wzr
  40a9c4:	stur	x0, [x29, #-16]
  40a9c8:	stur	x1, [x29, #-24]
  40a9cc:	stur	w2, [x29, #-28]
  40a9d0:	str	x3, [sp, #24]
  40a9d4:	ldur	x0, [x29, #-16]
  40a9d8:	mov	w1, w8
  40a9dc:	bl	402290 <open@plt>
  40a9e0:	str	w0, [sp, #16]
  40a9e4:	ldr	w8, [sp, #16]
  40a9e8:	cmp	w8, #0x0
  40a9ec:	cset	w8, ge  // ge = tcont
  40a9f0:	tbnz	w8, #0, 40aa14 <ferror@plt+0x82e4>
  40a9f4:	ldur	x2, [x29, #-16]
  40a9f8:	mov	w0, #0x4                   	// #4
  40a9fc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40aa00:	add	x1, x1, #0x11c
  40aa04:	bl	40dca4 <ferror@plt+0xb574>
  40aa08:	mov	x8, xzr
  40aa0c:	stur	x8, [x29, #-8]
  40aa10:	b	40aaa0 <ferror@plt+0x8370>
  40aa14:	ldr	w0, [sp, #16]
  40aa18:	ldur	x1, [x29, #-24]
  40aa1c:	ldur	w2, [x29, #-28]
  40aa20:	bl	402650 <openat@plt>
  40aa24:	str	w0, [sp, #20]
  40aa28:	ldr	w8, [sp, #20]
  40aa2c:	cmp	w8, #0x0
  40aa30:	cset	w8, ge  // ge = tcont
  40aa34:	tbnz	w8, #0, 40aa5c <ferror@plt+0x832c>
  40aa38:	ldur	x2, [x29, #-24]
  40aa3c:	ldur	x3, [x29, #-16]
  40aa40:	mov	w0, #0x4                   	// #4
  40aa44:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40aa48:	add	x1, x1, #0x7e9
  40aa4c:	bl	40dca4 <ferror@plt+0xb574>
  40aa50:	mov	x8, xzr
  40aa54:	str	x8, [sp, #8]
  40aa58:	b	40aa90 <ferror@plt+0x8360>
  40aa5c:	ldr	w0, [sp, #20]
  40aa60:	ldr	x1, [sp, #24]
  40aa64:	bl	4022d0 <fdopen@plt>
  40aa68:	str	x0, [sp, #8]
  40aa6c:	ldr	x8, [sp, #8]
  40aa70:	cbnz	x8, 40aa90 <ferror@plt+0x8360>
  40aa74:	ldur	x2, [x29, #-24]
  40aa78:	mov	w0, #0x4                   	// #4
  40aa7c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40aa80:	add	x1, x1, #0x806
  40aa84:	bl	40dca4 <ferror@plt+0xb574>
  40aa88:	ldr	w0, [sp, #20]
  40aa8c:	bl	402380 <close@plt>
  40aa90:	ldr	w0, [sp, #16]
  40aa94:	bl	402380 <close@plt>
  40aa98:	ldr	x8, [sp, #8]
  40aa9c:	stur	x8, [x29, #-8]
  40aaa0:	ldur	x0, [x29, #-8]
  40aaa4:	ldp	x29, x30, [sp, #64]
  40aaa8:	add	sp, sp, #0x50
  40aaac:	ret
  40aab0:	sub	sp, sp, #0x20
  40aab4:	str	x0, [sp, #24]
  40aab8:	str	x1, [sp, #16]
  40aabc:	ldr	x8, [sp, #24]
  40aac0:	ldr	x8, [x8]
  40aac4:	str	x8, [sp, #8]
  40aac8:	ldr	x8, [sp, #16]
  40aacc:	ldr	x8, [x8]
  40aad0:	str	x8, [sp]
  40aad4:	ldr	x8, [sp, #8]
  40aad8:	ldr	w9, [x8, #96]
  40aadc:	ldr	x8, [sp]
  40aae0:	ldr	w10, [x8, #96]
  40aae4:	subs	w0, w9, w10
  40aae8:	add	sp, sp, #0x20
  40aaec:	ret
  40aaf0:	sub	sp, sp, #0x90
  40aaf4:	stp	x29, x30, [sp, #128]
  40aaf8:	add	x29, sp, #0x80
  40aafc:	mov	w8, #0x7                   	// #7
  40ab00:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ab04:	add	x1, x1, #0x82e
  40ab08:	stur	x0, [x29, #-8]
  40ab0c:	ldur	x9, [x29, #-8]
  40ab10:	mov	x10, #0x8                   	// #8
  40ab14:	ldr	x2, [x9, #24]
  40ab18:	mov	w0, w8
  40ab1c:	str	x10, [sp, #48]
  40ab20:	bl	40dca4 <ferror@plt+0xb574>
  40ab24:	ldur	x9, [x29, #-8]
  40ab28:	ldr	x9, [x9, #16]
  40ab2c:	stur	x9, [x29, #-16]
  40ab30:	ldur	x9, [x29, #-16]
  40ab34:	ldur	x10, [x29, #-8]
  40ab38:	ldr	x10, [x10, #24]
  40ab3c:	ldr	x11, [sp, #48]
  40ab40:	mul	x10, x11, x10
  40ab44:	add	x9, x9, x10
  40ab48:	stur	x9, [x29, #-24]
  40ab4c:	ldur	x8, [x29, #-16]
  40ab50:	ldur	x9, [x29, #-24]
  40ab54:	cmp	x8, x9
  40ab58:	b.cs	40acf8 <ferror@plt+0x85c8>  // b.hs, b.nlast
  40ab5c:	ldur	x8, [x29, #-16]
  40ab60:	ldr	x8, [x8]
  40ab64:	stur	x8, [x29, #-32]
  40ab68:	sub	x1, x29, #0x30
  40ab6c:	mov	x8, xzr
  40ab70:	stur	x8, [x29, #-48]
  40ab74:	ldur	x8, [x29, #-32]
  40ab78:	ldr	x0, [x8]
  40ab7c:	bl	41b48c <ferror@plt+0x18d5c>
  40ab80:	stur	w0, [x29, #-52]
  40ab84:	ldur	w9, [x29, #-52]
  40ab88:	cmp	w9, #0x0
  40ab8c:	cset	w9, ge  // ge = tcont
  40ab90:	tbnz	w9, #0, 40ac00 <ferror@plt+0x84d0>
  40ab94:	ldur	w8, [x29, #-52]
  40ab98:	mov	w9, #0xfffffffe            	// #-2
  40ab9c:	cmp	w8, w9
  40aba0:	b.ne	40abc0 <ferror@plt+0x8490>  // b.any
  40aba4:	ldur	x8, [x29, #-32]
  40aba8:	ldr	x2, [x8, #8]
  40abac:	mov	w0, #0x7                   	// #7
  40abb0:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40abb4:	add	x1, x1, #0x84a
  40abb8:	bl	40dca4 <ferror@plt+0xb574>
  40abbc:	b	40abfc <ferror@plt+0x84cc>
  40abc0:	ldur	x8, [x29, #-32]
  40abc4:	ldr	x2, [x8, #8]
  40abc8:	ldur	w9, [x29, #-52]
  40abcc:	mov	w10, wzr
  40abd0:	subs	w0, w10, w9
  40abd4:	str	x2, [sp, #40]
  40abd8:	bl	402370 <strerror@plt>
  40abdc:	mov	w9, #0x3                   	// #3
  40abe0:	str	x0, [sp, #32]
  40abe4:	mov	w0, w9
  40abe8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40abec:	add	x1, x1, #0x863
  40abf0:	ldr	x2, [sp, #40]
  40abf4:	ldr	x3, [sp, #32]
  40abf8:	bl	40dca4 <ferror@plt+0xb574>
  40abfc:	b	40aca0 <ferror@plt+0x8570>
  40ac00:	ldur	x8, [x29, #-48]
  40ac04:	cbnz	x8, 40ac14 <ferror@plt+0x84e4>
  40ac08:	mov	x8, xzr
  40ac0c:	str	x8, [sp, #24]
  40ac10:	b	40ac1c <ferror@plt+0x84ec>
  40ac14:	ldur	x8, [x29, #-48]
  40ac18:	str	x8, [sp, #24]
  40ac1c:	ldr	x8, [sp, #24]
  40ac20:	stur	x8, [x29, #-40]
  40ac24:	ldur	x8, [x29, #-40]
  40ac28:	cbz	x8, 40ac98 <ferror@plt+0x8568>
  40ac2c:	ldur	x0, [x29, #-40]
  40ac30:	bl	41b738 <ferror@plt+0x19008>
  40ac34:	str	x0, [sp, #64]
  40ac38:	ldur	x0, [x29, #-40]
  40ac3c:	bl	41b784 <ferror@plt+0x19054>
  40ac40:	str	x0, [sp, #56]
  40ac44:	ldur	x0, [x29, #-8]
  40ac48:	ldr	x1, [sp, #64]
  40ac4c:	ldr	x3, [sp, #56]
  40ac50:	ldur	x4, [x29, #-32]
  40ac54:	mov	w8, wzr
  40ac58:	and	w2, w8, #0x1
  40ac5c:	bl	408c78 <ferror@plt+0x6548>
  40ac60:	ldur	x8, [x29, #-40]
  40ac64:	ldr	x8, [x8]
  40ac68:	ldur	x9, [x29, #-48]
  40ac6c:	cmp	x8, x9
  40ac70:	b.ne	40ac80 <ferror@plt+0x8550>  // b.any
  40ac74:	mov	x8, xzr
  40ac78:	str	x8, [sp, #16]
  40ac7c:	b	40ac8c <ferror@plt+0x855c>
  40ac80:	ldur	x8, [x29, #-40]
  40ac84:	ldr	x8, [x8]
  40ac88:	str	x8, [sp, #16]
  40ac8c:	ldr	x8, [sp, #16]
  40ac90:	stur	x8, [x29, #-40]
  40ac94:	b	40ac24 <ferror@plt+0x84f4>
  40ac98:	ldur	x0, [x29, #-48]
  40ac9c:	bl	41b6d4 <ferror@plt+0x18fa4>
  40aca0:	ldur	x8, [x29, #-32]
  40aca4:	ldr	x0, [x8]
  40aca8:	ldur	x8, [x29, #-32]
  40acac:	add	x1, x8, #0x20
  40acb0:	bl	41aab0 <ferror@plt+0x18380>
  40acb4:	ldur	x8, [x29, #-32]
  40acb8:	ldr	x8, [x8]
  40acbc:	ldur	x9, [x29, #-32]
  40acc0:	add	x1, x9, #0x28
  40acc4:	mov	x0, x8
  40acc8:	bl	41b7cc <ferror@plt+0x1909c>
  40accc:	ldur	x8, [x29, #-32]
  40acd0:	ldr	x8, [x8]
  40acd4:	mov	x0, x8
  40acd8:	bl	417d28 <ferror@plt+0x155f8>
  40acdc:	ldur	x8, [x29, #-32]
  40ace0:	mov	x9, xzr
  40ace4:	str	x9, [x8]
  40ace8:	ldur	x8, [x29, #-16]
  40acec:	add	x8, x8, #0x8
  40acf0:	stur	x8, [x29, #-16]
  40acf4:	b	40ab4c <ferror@plt+0x841c>
  40acf8:	ldur	x8, [x29, #-8]
  40acfc:	ldr	x2, [x8, #24]
  40ad00:	ldur	x8, [x29, #-8]
  40ad04:	ldr	x0, [x8, #64]
  40ad08:	str	x2, [sp, #8]
  40ad0c:	bl	40f630 <ferror@plt+0xcf00>
  40ad10:	mov	w9, #0x7                   	// #7
  40ad14:	str	w0, [sp, #4]
  40ad18:	mov	w0, w9
  40ad1c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ad20:	add	x1, x1, #0x887
  40ad24:	ldr	x2, [sp, #8]
  40ad28:	ldr	w3, [sp, #4]
  40ad2c:	bl	40dca4 <ferror@plt+0xb574>
  40ad30:	mov	w9, wzr
  40ad34:	mov	w0, w9
  40ad38:	ldp	x29, x30, [sp, #128]
  40ad3c:	add	sp, sp, #0x90
  40ad40:	ret
  40ad44:	sub	sp, sp, #0x70
  40ad48:	stp	x29, x30, [sp, #96]
  40ad4c:	add	x29, sp, #0x60
  40ad50:	mov	w8, #0x7                   	// #7
  40ad54:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ad58:	add	x1, x1, #0x8b1
  40ad5c:	stur	x0, [x29, #-8]
  40ad60:	ldur	x9, [x29, #-8]
  40ad64:	mov	x10, #0x8                   	// #8
  40ad68:	ldr	x2, [x9, #24]
  40ad6c:	ldur	x9, [x29, #-8]
  40ad70:	ldr	x0, [x9, #64]
  40ad74:	stur	w8, [x29, #-36]
  40ad78:	str	x1, [sp, #48]
  40ad7c:	str	x10, [sp, #40]
  40ad80:	str	x2, [sp, #32]
  40ad84:	bl	40f630 <ferror@plt+0xcf00>
  40ad88:	ldur	w8, [x29, #-36]
  40ad8c:	str	w0, [sp, #28]
  40ad90:	mov	w0, w8
  40ad94:	ldr	x1, [sp, #48]
  40ad98:	ldr	x2, [sp, #32]
  40ad9c:	ldr	w3, [sp, #28]
  40ada0:	bl	40dca4 <ferror@plt+0xb574>
  40ada4:	ldur	x9, [x29, #-8]
  40ada8:	ldr	x9, [x9, #16]
  40adac:	stur	x9, [x29, #-16]
  40adb0:	ldur	x9, [x29, #-16]
  40adb4:	ldur	x10, [x29, #-8]
  40adb8:	ldr	x10, [x10, #24]
  40adbc:	ldr	x11, [sp, #40]
  40adc0:	mul	x10, x11, x10
  40adc4:	add	x9, x9, x10
  40adc8:	stur	x9, [x29, #-24]
  40adcc:	ldur	x8, [x29, #-16]
  40add0:	ldur	x9, [x29, #-24]
  40add4:	cmp	x8, x9
  40add8:	b.cs	40ae2c <ferror@plt+0x86fc>  // b.hs, b.nlast
  40addc:	ldur	x8, [x29, #-16]
  40ade0:	ldr	x8, [x8]
  40ade4:	stur	x8, [x29, #-32]
  40ade8:	ldur	x8, [x29, #-32]
  40adec:	ldr	x8, [x8, #40]
  40adf0:	cbnz	x8, 40ae10 <ferror@plt+0x86e0>
  40adf4:	ldur	x8, [x29, #-32]
  40adf8:	ldr	x2, [x8, #8]
  40adfc:	mov	w0, #0x7                   	// #7
  40ae00:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ae04:	add	x1, x1, #0x8de
  40ae08:	bl	40dca4 <ferror@plt+0xb574>
  40ae0c:	b	40ae1c <ferror@plt+0x86ec>
  40ae10:	ldur	x0, [x29, #-8]
  40ae14:	ldur	x1, [x29, #-32]
  40ae18:	bl	40b21c <ferror@plt+0x8aec>
  40ae1c:	ldur	x8, [x29, #-16]
  40ae20:	add	x8, x8, #0x8
  40ae24:	stur	x8, [x29, #-16]
  40ae28:	b	40adcc <ferror@plt+0x869c>
  40ae2c:	ldur	x8, [x29, #-8]
  40ae30:	ldr	x2, [x8, #24]
  40ae34:	ldur	x8, [x29, #-8]
  40ae38:	ldr	x0, [x8, #64]
  40ae3c:	str	x2, [sp, #16]
  40ae40:	bl	40f630 <ferror@plt+0xcf00>
  40ae44:	mov	w9, #0x7                   	// #7
  40ae48:	str	w0, [sp, #12]
  40ae4c:	mov	w0, w9
  40ae50:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ae54:	add	x1, x1, #0x902
  40ae58:	ldr	x2, [sp, #16]
  40ae5c:	ldr	w3, [sp, #12]
  40ae60:	bl	40dca4 <ferror@plt+0xb574>
  40ae64:	mov	w9, wzr
  40ae68:	mov	w0, w9
  40ae6c:	ldp	x29, x30, [sp, #96]
  40ae70:	add	sp, sp, #0x70
  40ae74:	ret
  40ae78:	sub	sp, sp, #0x90
  40ae7c:	stp	x29, x30, [sp, #128]
  40ae80:	add	x29, sp, #0x80
  40ae84:	mov	w8, #0x0                   	// #0
  40ae88:	mov	x9, #0x2                   	// #2
  40ae8c:	mov	x10, #0x3                   	// #3
  40ae90:	stur	x0, [x29, #-16]
  40ae94:	sturh	w8, [x29, #-52]
  40ae98:	sturh	w8, [x29, #-54]
  40ae9c:	ldur	x11, [x29, #-16]
  40aea0:	ldr	x11, [x11, #24]
  40aea4:	sturh	w11, [x29, #-56]
  40aea8:	stur	wzr, [x29, #-60]
  40aeac:	ldurh	w8, [x29, #-56]
  40aeb0:	mov	w12, w8
  40aeb4:	mul	x9, x9, x12
  40aeb8:	mul	x0, x9, x10
  40aebc:	bl	402280 <malloc@plt>
  40aec0:	stur	x0, [x29, #-32]
  40aec4:	ldur	x9, [x29, #-32]
  40aec8:	cbnz	x9, 40aed8 <ferror@plt+0x87a8>
  40aecc:	mov	w8, #0xfffffff4            	// #-12
  40aed0:	stur	w8, [x29, #-4]
  40aed4:	b	40b20c <ferror@plt+0x8adc>
  40aed8:	ldur	x8, [x29, #-32]
  40aedc:	ldurh	w9, [x29, #-56]
  40aee0:	mov	w0, w9
  40aee4:	sxtw	x10, w0
  40aee8:	mov	x11, #0x2                   	// #2
  40aeec:	mul	x10, x11, x10
  40aef0:	add	x8, x8, x10
  40aef4:	stur	x8, [x29, #-40]
  40aef8:	ldur	x8, [x29, #-40]
  40aefc:	ldurh	w9, [x29, #-56]
  40af00:	mov	w0, w9
  40af04:	sxtw	x10, w0
  40af08:	mul	x10, x11, x10
  40af0c:	add	x8, x8, x10
  40af10:	stur	x8, [x29, #-48]
  40af14:	ldurh	w2, [x29, #-56]
  40af18:	mov	w0, #0x7                   	// #7
  40af1c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40af20:	add	x1, x1, #0xa03
  40af24:	bl	40dca4 <ferror@plt+0xb574>
  40af28:	ldur	x8, [x29, #-16]
  40af2c:	ldr	x8, [x8, #24]
  40af30:	mov	x10, #0xffff                	// #65535
  40af34:	cmp	x8, x10
  40af38:	b.cs	40af40 <ferror@plt+0x8810>  // b.hs, b.nlast
  40af3c:	b	40af60 <ferror@plt+0x8830>
  40af40:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40af44:	add	x0, x0, #0xa36
  40af48:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40af4c:	add	x1, x1, #0xa59
  40af50:	mov	w2, #0x767                 	// #1895
  40af54:	adrp	x3, 423000 <ferror@plt+0x208d0>
  40af58:	add	x3, x3, #0xa68
  40af5c:	bl	402670 <__assert_fail@plt>
  40af60:	ldur	x8, [x29, #-16]
  40af64:	ldr	x8, [x8, #16]
  40af68:	stur	x8, [x29, #-24]
  40af6c:	mov	w9, #0x0                   	// #0
  40af70:	sturh	w9, [x29, #-50]
  40af74:	ldurh	w8, [x29, #-50]
  40af78:	ldurh	w9, [x29, #-56]
  40af7c:	cmp	w8, w9
  40af80:	b.ge	40b010 <ferror@plt+0x88e0>  // b.tcont
  40af84:	ldur	x8, [x29, #-24]
  40af88:	ldr	x8, [x8]
  40af8c:	str	x8, [sp, #56]
  40af90:	ldr	x8, [sp, #56]
  40af94:	ldrh	w9, [x8, #106]
  40af98:	ldur	x8, [x29, #-32]
  40af9c:	ldurh	w10, [x29, #-50]
  40afa0:	mov	w11, w10
  40afa4:	mov	x12, #0x2                   	// #2
  40afa8:	mul	x11, x12, x11
  40afac:	add	x8, x8, x11
  40afb0:	strh	w9, [x8]
  40afb4:	ldur	x8, [x29, #-32]
  40afb8:	ldurh	w9, [x29, #-50]
  40afbc:	mov	w11, w9
  40afc0:	ldrh	w9, [x8, x11, lsl #1]
  40afc4:	cbnz	w9, 40aff4 <ferror@plt+0x88c4>
  40afc8:	ldurh	w8, [x29, #-50]
  40afcc:	ldur	x9, [x29, #-40]
  40afd0:	ldurh	w10, [x29, #-52]
  40afd4:	mov	w11, w10
  40afd8:	mov	x12, #0x2                   	// #2
  40afdc:	mul	x11, x12, x11
  40afe0:	add	x9, x9, x11
  40afe4:	strh	w8, [x9]
  40afe8:	ldurh	w8, [x29, #-52]
  40afec:	add	w8, w8, #0x1
  40aff0:	sturh	w8, [x29, #-52]
  40aff4:	ldurh	w8, [x29, #-50]
  40aff8:	add	w8, w8, #0x1
  40affc:	sturh	w8, [x29, #-50]
  40b000:	ldur	x9, [x29, #-24]
  40b004:	add	x9, x9, #0x8
  40b008:	stur	x9, [x29, #-24]
  40b00c:	b	40af74 <ferror@plt+0x8844>
  40b010:	ldurh	w8, [x29, #-52]
  40b014:	cmp	w8, #0x0
  40b018:	cset	w8, le
  40b01c:	tbnz	w8, #0, 40b1b4 <ferror@plt+0x8a84>
  40b020:	ldur	x8, [x29, #-40]
  40b024:	ldurh	w9, [x29, #-52]
  40b028:	mov	w10, #0xffffffff            	// #-1
  40b02c:	add	w9, w10, w9, uxth
  40b030:	mov	w10, w9
  40b034:	sturh	w10, [x29, #-52]
  40b038:	mov	w0, w9
  40b03c:	and	x11, x0, #0xffff
  40b040:	mov	x12, #0x2                   	// #2
  40b044:	mul	x11, x12, x11
  40b048:	add	x8, x8, x11
  40b04c:	ldrh	w9, [x8]
  40b050:	strh	w9, [sp, #30]
  40b054:	ldur	x8, [x29, #-16]
  40b058:	ldr	x8, [x8, #16]
  40b05c:	ldrh	w9, [sp, #30]
  40b060:	mov	w11, w9
  40b064:	mov	x13, #0x8                   	// #8
  40b068:	mul	x11, x13, x11
  40b06c:	add	x8, x8, x11
  40b070:	ldr	x8, [x8]
  40b074:	str	x8, [sp, #32]
  40b078:	ldurh	w9, [x29, #-54]
  40b07c:	ldr	x8, [sp, #32]
  40b080:	str	w9, [x8, #100]
  40b084:	ldrh	w9, [sp, #30]
  40b088:	ldur	x8, [x29, #-48]
  40b08c:	ldurh	w10, [x29, #-54]
  40b090:	mov	w11, w10
  40b094:	mul	x11, x12, x11
  40b098:	add	x8, x8, x11
  40b09c:	strh	w9, [x8]
  40b0a0:	ldurh	w9, [x29, #-54]
  40b0a4:	add	w9, w9, #0x1
  40b0a8:	sturh	w9, [x29, #-54]
  40b0ac:	ldr	x8, [sp, #32]
  40b0b0:	ldr	x8, [x8, #48]
  40b0b4:	str	x8, [sp, #48]
  40b0b8:	ldr	x8, [sp, #48]
  40b0bc:	ldr	x11, [sp, #32]
  40b0c0:	ldr	x11, [x11, #56]
  40b0c4:	mul	x11, x13, x11
  40b0c8:	add	x8, x8, x11
  40b0cc:	str	x8, [sp, #40]
  40b0d0:	ldr	x8, [sp, #48]
  40b0d4:	ldr	x9, [sp, #40]
  40b0d8:	cmp	x8, x9
  40b0dc:	b.cs	40b1b0 <ferror@plt+0x8a80>  // b.hs, b.nlast
  40b0e0:	ldr	x8, [sp, #48]
  40b0e4:	ldr	x8, [x8]
  40b0e8:	str	x8, [sp, #16]
  40b0ec:	ldr	x8, [sp, #16]
  40b0f0:	ldrh	w9, [x8, #104]
  40b0f4:	strh	w9, [sp, #14]
  40b0f8:	ldur	x8, [x29, #-32]
  40b0fc:	ldrh	w9, [sp, #14]
  40b100:	mov	w10, w9
  40b104:	ldrh	w9, [x8, x10, lsl #1]
  40b108:	cmp	w9, #0x0
  40b10c:	cset	w9, le
  40b110:	tbnz	w9, #0, 40b118 <ferror@plt+0x89e8>
  40b114:	b	40b138 <ferror@plt+0x8a08>
  40b118:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40b11c:	add	x0, x0, #0xa9b
  40b120:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b124:	add	x1, x1, #0xa59
  40b128:	mov	w2, #0x784                 	// #1924
  40b12c:	adrp	x3, 423000 <ferror@plt+0x208d0>
  40b130:	add	x3, x3, #0xa68
  40b134:	bl	402670 <__assert_fail@plt>
  40b138:	ldur	x8, [x29, #-32]
  40b13c:	ldrh	w9, [sp, #14]
  40b140:	mov	w10, w9
  40b144:	mov	x11, #0x2                   	// #2
  40b148:	mul	x10, x11, x10
  40b14c:	add	x8, x8, x10
  40b150:	ldrh	w9, [x8]
  40b154:	mov	w12, #0xffffffff            	// #-1
  40b158:	add	w9, w12, w9, uxth
  40b15c:	strh	w9, [x8]
  40b160:	ldur	x8, [x29, #-32]
  40b164:	ldrh	w9, [sp, #14]
  40b168:	mov	w10, w9
  40b16c:	ldrh	w9, [x8, x10, lsl #1]
  40b170:	cbnz	w9, 40b1a0 <ferror@plt+0x8a70>
  40b174:	ldrh	w8, [sp, #14]
  40b178:	ldur	x9, [x29, #-40]
  40b17c:	ldurh	w10, [x29, #-52]
  40b180:	mov	w11, w10
  40b184:	mov	x12, #0x2                   	// #2
  40b188:	mul	x11, x12, x11
  40b18c:	add	x9, x9, x11
  40b190:	strh	w8, [x9]
  40b194:	ldurh	w8, [x29, #-52]
  40b198:	add	w8, w8, #0x1
  40b19c:	sturh	w8, [x29, #-52]
  40b1a0:	ldr	x8, [sp, #48]
  40b1a4:	add	x8, x8, #0x8
  40b1a8:	str	x8, [sp, #48]
  40b1ac:	b	40b0d0 <ferror@plt+0x89a0>
  40b1b0:	b	40b010 <ferror@plt+0x88e0>
  40b1b4:	ldurh	w8, [x29, #-54]
  40b1b8:	ldurh	w9, [x29, #-56]
  40b1bc:	cmp	w8, w9
  40b1c0:	b.ge	40b1e0 <ferror@plt+0x8ab0>  // b.tcont
  40b1c4:	ldur	x0, [x29, #-16]
  40b1c8:	ldurh	w1, [x29, #-56]
  40b1cc:	ldur	x2, [x29, #-32]
  40b1d0:	bl	40b640 <ferror@plt+0x8f10>
  40b1d4:	mov	w8, #0xffffffea            	// #-22
  40b1d8:	stur	w8, [x29, #-60]
  40b1dc:	b	40b1fc <ferror@plt+0x8acc>
  40b1e0:	ldur	x0, [x29, #-16]
  40b1e4:	bl	40b828 <ferror@plt+0x90f8>
  40b1e8:	ldurh	w2, [x29, #-56]
  40b1ec:	mov	w0, #0x7                   	// #7
  40b1f0:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b1f4:	add	x1, x1, #0xaae
  40b1f8:	bl	40dca4 <ferror@plt+0xb574>
  40b1fc:	ldur	x0, [x29, #-32]
  40b200:	bl	4024e0 <free@plt>
  40b204:	ldur	w8, [x29, #-60]
  40b208:	stur	w8, [x29, #-4]
  40b20c:	ldur	w0, [x29, #-4]
  40b210:	ldp	x29, x30, [sp, #128]
  40b214:	add	sp, sp, #0x90
  40b218:	ret
  40b21c:	sub	sp, sp, #0x70
  40b220:	stp	x29, x30, [sp, #96]
  40b224:	add	x29, sp, #0x60
  40b228:	mov	w8, #0x7                   	// #7
  40b22c:	adrp	x9, 423000 <ferror@plt+0x208d0>
  40b230:	add	x9, x9, #0x931
  40b234:	stur	x0, [x29, #-8]
  40b238:	stur	x1, [x29, #-16]
  40b23c:	ldur	x10, [x29, #-8]
  40b240:	ldr	x10, [x10]
  40b244:	stur	x10, [x29, #-24]
  40b248:	ldur	x10, [x29, #-16]
  40b24c:	ldr	x2, [x10, #8]
  40b250:	mov	w0, w8
  40b254:	mov	x1, x9
  40b258:	bl	40dca4 <ferror@plt+0xb574>
  40b25c:	ldur	x9, [x29, #-16]
  40b260:	ldr	x9, [x9, #40]
  40b264:	cbnz	x9, 40b274 <ferror@plt+0x8b44>
  40b268:	mov	x8, xzr
  40b26c:	str	x8, [sp, #16]
  40b270:	b	40b280 <ferror@plt+0x8b50>
  40b274:	ldur	x8, [x29, #-16]
  40b278:	ldr	x8, [x8, #40]
  40b27c:	str	x8, [sp, #16]
  40b280:	ldr	x8, [sp, #16]
  40b284:	stur	x8, [x29, #-32]
  40b288:	ldur	x8, [x29, #-32]
  40b28c:	cbz	x8, 40b410 <ferror@plt+0x8ce0>
  40b290:	ldur	x0, [x29, #-32]
  40b294:	bl	41baa0 <ferror@plt+0x19370>
  40b298:	stur	x0, [x29, #-40]
  40b29c:	ldur	x0, [x29, #-32]
  40b2a0:	bl	41baec <ferror@plt+0x193bc>
  40b2a4:	str	x0, [sp, #48]
  40b2a8:	ldur	x0, [x29, #-32]
  40b2ac:	bl	41bb34 <ferror@plt+0x19404>
  40b2b0:	str	w0, [sp, #44]
  40b2b4:	ldur	x0, [x29, #-8]
  40b2b8:	ldur	x1, [x29, #-40]
  40b2bc:	bl	408eb0 <ferror@plt+0x6780>
  40b2c0:	str	x0, [sp, #32]
  40b2c4:	ldr	w8, [sp, #44]
  40b2c8:	cmp	w8, #0x57
  40b2cc:	cset	w8, eq  // eq = none
  40b2d0:	and	w8, w8, #0x1
  40b2d4:	strb	w8, [sp, #31]
  40b2d8:	ldr	x9, [sp, #32]
  40b2dc:	cbnz	x9, 40b33c <ferror@plt+0x8c0c>
  40b2e0:	ldur	x8, [x29, #-16]
  40b2e4:	ldr	x2, [x8, #8]
  40b2e8:	ldr	w3, [sp, #44]
  40b2ec:	ldur	x4, [x29, #-40]
  40b2f0:	mov	w0, #0x7                   	// #7
  40b2f4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b2f8:	add	x1, x1, #0x948
  40b2fc:	bl	40dca4 <ferror@plt+0xb574>
  40b300:	ldur	x8, [x29, #-24]
  40b304:	mov	x9, #0x1012                	// #4114
  40b308:	add	x8, x8, x9
  40b30c:	ldrb	w10, [x8]
  40b310:	cbz	w10, 40b338 <ferror@plt+0x8c08>
  40b314:	ldrb	w8, [sp, #31]
  40b318:	cbnz	w8, 40b338 <ferror@plt+0x8c08>
  40b31c:	ldur	x8, [x29, #-16]
  40b320:	ldr	x2, [x8, #8]
  40b324:	ldur	x3, [x29, #-40]
  40b328:	mov	w0, #0x4                   	// #4
  40b32c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b330:	add	x1, x1, #0x969
  40b334:	bl	40dca4 <ferror@plt+0xb574>
  40b338:	b	40b3d4 <ferror@plt+0x8ca4>
  40b33c:	ldur	x8, [x29, #-24]
  40b340:	mov	x9, #0x1011                	// #4113
  40b344:	add	x8, x8, x9
  40b348:	ldrb	w10, [x8]
  40b34c:	cbz	w10, 40b3c8 <ferror@plt+0x8c98>
  40b350:	ldr	x8, [sp, #32]
  40b354:	ldr	x8, [x8, #8]
  40b358:	ldr	x9, [sp, #48]
  40b35c:	cmp	x8, x9
  40b360:	b.eq	40b3c8 <ferror@plt+0x8c98>  // b.none
  40b364:	ldrb	w8, [sp, #31]
  40b368:	cbnz	w8, 40b3c8 <ferror@plt+0x8c98>
  40b36c:	ldr	x8, [sp, #32]
  40b370:	add	x2, x8, #0x10
  40b374:	ldr	x8, [sp, #32]
  40b378:	ldr	x3, [x8, #8]
  40b37c:	ldur	x8, [x29, #-16]
  40b380:	ldr	x4, [x8, #8]
  40b384:	ldr	x5, [sp, #48]
  40b388:	mov	w0, #0x7                   	// #7
  40b38c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b390:	add	x1, x1, #0x985
  40b394:	bl	40dca4 <ferror@plt+0xb574>
  40b398:	ldur	x8, [x29, #-24]
  40b39c:	mov	x9, #0x1012                	// #4114
  40b3a0:	add	x8, x8, x9
  40b3a4:	ldrb	w10, [x8]
  40b3a8:	cbz	w10, 40b3c8 <ferror@plt+0x8c98>
  40b3ac:	ldur	x8, [x29, #-16]
  40b3b0:	ldr	x2, [x8, #8]
  40b3b4:	ldur	x3, [x29, #-40]
  40b3b8:	mov	w0, #0x4                   	// #4
  40b3bc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b3c0:	add	x1, x1, #0x9a8
  40b3c4:	bl	40dca4 <ferror@plt+0xb574>
  40b3c8:	ldur	x0, [x29, #-16]
  40b3cc:	ldr	x1, [sp, #32]
  40b3d0:	bl	40b424 <ferror@plt+0x8cf4>
  40b3d4:	ldur	x8, [x29, #-32]
  40b3d8:	ldr	x8, [x8]
  40b3dc:	ldur	x9, [x29, #-16]
  40b3e0:	ldr	x9, [x9, #40]
  40b3e4:	cmp	x8, x9
  40b3e8:	b.ne	40b3f8 <ferror@plt+0x8cc8>  // b.any
  40b3ec:	mov	x8, xzr
  40b3f0:	str	x8, [sp, #8]
  40b3f4:	b	40b404 <ferror@plt+0x8cd4>
  40b3f8:	ldur	x8, [x29, #-32]
  40b3fc:	ldr	x8, [x8]
  40b400:	str	x8, [sp, #8]
  40b404:	ldr	x8, [sp, #8]
  40b408:	stur	x8, [x29, #-32]
  40b40c:	b	40b288 <ferror@plt+0x8b58>
  40b410:	mov	w8, wzr
  40b414:	mov	w0, w8
  40b418:	ldp	x29, x30, [sp, #96]
  40b41c:	add	sp, sp, #0x70
  40b420:	ret
  40b424:	sub	sp, sp, #0x50
  40b428:	stp	x29, x30, [sp, #64]
  40b42c:	add	x29, sp, #0x40
  40b430:	stur	x0, [x29, #-16]
  40b434:	stur	x1, [x29, #-24]
  40b438:	ldur	x8, [x29, #-16]
  40b43c:	ldr	x2, [x8, #8]
  40b440:	ldur	x8, [x29, #-24]
  40b444:	add	x3, x8, #0x10
  40b448:	ldur	x8, [x29, #-24]
  40b44c:	ldr	x8, [x8]
  40b450:	str	x2, [sp, #24]
  40b454:	str	x3, [sp, #16]
  40b458:	cbz	x8, 40b470 <ferror@plt+0x8d40>
  40b45c:	ldur	x8, [x29, #-24]
  40b460:	ldr	x8, [x8]
  40b464:	ldr	x8, [x8, #8]
  40b468:	str	x8, [sp, #8]
  40b46c:	b	40b47c <ferror@plt+0x8d4c>
  40b470:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40b474:	add	x8, x8, #0x9e6
  40b478:	str	x8, [sp, #8]
  40b47c:	ldr	x8, [sp, #8]
  40b480:	mov	w0, #0x7                   	// #7
  40b484:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b488:	add	x1, x1, #0x9d1
  40b48c:	ldr	x2, [sp, #24]
  40b490:	ldr	x3, [sp, #16]
  40b494:	mov	x4, x8
  40b498:	bl	40dca4 <ferror@plt+0xb574>
  40b49c:	ldur	x8, [x29, #-24]
  40b4a0:	ldr	x8, [x8]
  40b4a4:	cbnz	x8, 40b4b0 <ferror@plt+0x8d80>
  40b4a8:	stur	wzr, [x29, #-4]
  40b4ac:	b	40b53c <ferror@plt+0x8e0c>
  40b4b0:	ldur	x8, [x29, #-16]
  40b4b4:	add	x0, x8, #0x30
  40b4b8:	ldur	x8, [x29, #-24]
  40b4bc:	ldr	x1, [x8]
  40b4c0:	bl	40e968 <ferror@plt+0xc238>
  40b4c4:	stur	w0, [x29, #-28]
  40b4c8:	ldur	w9, [x29, #-28]
  40b4cc:	mov	w10, #0xffffffef            	// #-17
  40b4d0:	cmp	w9, w10
  40b4d4:	b.ne	40b4e0 <ferror@plt+0x8db0>  // b.any
  40b4d8:	stur	wzr, [x29, #-4]
  40b4dc:	b	40b53c <ferror@plt+0x8e0c>
  40b4e0:	ldur	w8, [x29, #-28]
  40b4e4:	cmp	w8, #0x0
  40b4e8:	cset	w8, ge  // ge = tcont
  40b4ec:	tbnz	w8, #0, 40b4fc <ferror@plt+0x8dcc>
  40b4f0:	ldur	w8, [x29, #-28]
  40b4f4:	stur	w8, [x29, #-4]
  40b4f8:	b	40b53c <ferror@plt+0x8e0c>
  40b4fc:	ldur	x8, [x29, #-24]
  40b500:	ldr	x8, [x8]
  40b504:	ldrh	w9, [x8, #106]
  40b508:	add	w9, w9, #0x1
  40b50c:	strh	w9, [x8, #106]
  40b510:	ldur	x8, [x29, #-16]
  40b514:	ldr	x1, [x8, #8]
  40b518:	ldur	x8, [x29, #-24]
  40b51c:	add	x2, x8, #0x10
  40b520:	ldur	x8, [x29, #-24]
  40b524:	ldr	x8, [x8]
  40b528:	ldr	x3, [x8, #8]
  40b52c:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40b530:	add	x0, x0, #0x9f0
  40b534:	bl	40b54c <ferror@plt+0x8e1c>
  40b538:	stur	wzr, [x29, #-4]
  40b53c:	ldur	w0, [x29, #-4]
  40b540:	ldp	x29, x30, [sp, #64]
  40b544:	add	sp, sp, #0x50
  40b548:	ret
  40b54c:	sub	sp, sp, #0x150
  40b550:	stp	x29, x30, [sp, #304]
  40b554:	str	x28, [sp, #320]
  40b558:	add	x29, sp, #0x130
  40b55c:	sub	x8, x29, #0x28
  40b560:	str	q7, [sp, #144]
  40b564:	str	q6, [sp, #128]
  40b568:	str	q5, [sp, #112]
  40b56c:	str	q4, [sp, #96]
  40b570:	str	q3, [sp, #80]
  40b574:	str	q2, [sp, #64]
  40b578:	str	q1, [sp, #48]
  40b57c:	str	q0, [sp, #32]
  40b580:	stur	x7, [x29, #-88]
  40b584:	stur	x6, [x29, #-96]
  40b588:	stur	x5, [x29, #-104]
  40b58c:	stur	x4, [x29, #-112]
  40b590:	stur	x3, [x29, #-120]
  40b594:	stur	x2, [x29, #-128]
  40b598:	stur	x1, [x29, #-136]
  40b59c:	stur	x0, [x29, #-8]
  40b5a0:	adrp	x9, 437000 <ferror@plt+0x348d0>
  40b5a4:	ldr	w10, [x9, #936]
  40b5a8:	subs	w10, w10, #0x4
  40b5ac:	str	x8, [sp, #24]
  40b5b0:	b.gt	40b5bc <ferror@plt+0x8e8c>
  40b5b4:	b	40b5b8 <ferror@plt+0x8e88>
  40b5b8:	b	40b630 <ferror@plt+0x8f00>
  40b5bc:	mov	w8, #0xffffff80            	// #-128
  40b5c0:	stur	w8, [x29, #-12]
  40b5c4:	mov	w8, #0xffffffc8            	// #-56
  40b5c8:	stur	w8, [x29, #-16]
  40b5cc:	add	x9, x29, #0x20
  40b5d0:	stur	x9, [x29, #-40]
  40b5d4:	add	x9, sp, #0x20
  40b5d8:	add	x9, x9, #0x80
  40b5dc:	stur	x9, [x29, #-24]
  40b5e0:	sub	x9, x29, #0x88
  40b5e4:	add	x9, x9, #0x38
  40b5e8:	stur	x9, [x29, #-32]
  40b5ec:	adrp	x9, 437000 <ferror@plt+0x348d0>
  40b5f0:	ldr	x0, [x9, #1136]
  40b5f4:	ldur	x1, [x29, #-8]
  40b5f8:	ldr	x10, [sp, #24]
  40b5fc:	ldr	q0, [x10]
  40b600:	ldr	q1, [x10, #16]
  40b604:	stur	q1, [x29, #-64]
  40b608:	stur	q0, [x29, #-80]
  40b60c:	sub	x2, x29, #0x50
  40b610:	str	x9, [sp, #16]
  40b614:	bl	402640 <vfprintf@plt>
  40b618:	ldr	x9, [sp, #16]
  40b61c:	ldr	x10, [x9, #1136]
  40b620:	str	w0, [sp, #12]
  40b624:	mov	x0, x10
  40b628:	bl	402570 <fflush@plt>
  40b62c:	b	40b630 <ferror@plt+0x8f00>
  40b630:	ldr	x28, [sp, #320]
  40b634:	ldp	x29, x30, [sp, #304]
  40b638:	add	sp, sp, #0x150
  40b63c:	ret
  40b640:	sub	sp, sp, #0x80
  40b644:	stp	x29, x30, [sp, #112]
  40b648:	add	x29, sp, #0x70
  40b64c:	mov	x8, xzr
  40b650:	adrp	x9, 423000 <ferror@plt+0x208d0>
  40b654:	add	x9, x9, #0xae2
  40b658:	stur	x0, [x29, #-8]
  40b65c:	sturh	w1, [x29, #-10]
  40b660:	stur	x2, [x29, #-24]
  40b664:	stur	wzr, [x29, #-28]
  40b668:	stur	x8, [x29, #-40]
  40b66c:	str	x8, [sp, #40]
  40b670:	str	wzr, [sp, #52]
  40b674:	str	xzr, [sp, #56]
  40b678:	str	x9, [sp, #8]
  40b67c:	ldr	w8, [sp, #52]
  40b680:	ldurh	w9, [x29, #-10]
  40b684:	cmp	w8, w9
  40b688:	b.ge	40b714 <ferror@plt+0x8fe4>  // b.tcont
  40b68c:	ldur	x8, [x29, #-24]
  40b690:	ldrsw	x9, [sp, #52]
  40b694:	ldrh	w10, [x8, x9, lsl #1]
  40b698:	cmp	w10, #0x0
  40b69c:	cset	w10, gt
  40b6a0:	tbnz	w10, #0, 40b6a8 <ferror@plt+0x8f78>
  40b6a4:	b	40b704 <ferror@plt+0x8fd4>
  40b6a8:	ldur	x8, [x29, #-8]
  40b6ac:	ldr	x8, [x8, #16]
  40b6b0:	ldrsw	x9, [sp, #52]
  40b6b4:	mov	x10, #0x8                   	// #8
  40b6b8:	mul	x9, x10, x9
  40b6bc:	add	x8, x8, x9
  40b6c0:	ldr	x8, [x8]
  40b6c4:	str	x8, [sp, #32]
  40b6c8:	ldur	x0, [x29, #-40]
  40b6cc:	ldr	x1, [sp, #32]
  40b6d0:	bl	412308 <ferror@plt+0xfbd8>
  40b6d4:	stur	x0, [x29, #-48]
  40b6d8:	ldur	x8, [x29, #-48]
  40b6dc:	cbnz	x8, 40b6f0 <ferror@plt+0x8fc0>
  40b6e0:	mov	w0, #0x3                   	// #3
  40b6e4:	ldr	x1, [sp, #8]
  40b6e8:	bl	40dca4 <ferror@plt+0xb574>
  40b6ec:	b	40b7fc <ferror@plt+0x90cc>
  40b6f0:	ldur	x8, [x29, #-48]
  40b6f4:	stur	x8, [x29, #-40]
  40b6f8:	ldr	x8, [sp, #56]
  40b6fc:	add	x8, x8, #0x1
  40b700:	str	x8, [sp, #56]
  40b704:	ldr	w8, [sp, #52]
  40b708:	add	w8, w8, #0x1
  40b70c:	str	w8, [sp, #52]
  40b710:	b	40b67c <ferror@plt+0x8f4c>
  40b714:	ldr	x8, [sp, #56]
  40b718:	mov	x9, #0x8                   	// #8
  40b71c:	mul	x0, x8, x9
  40b720:	bl	402280 <malloc@plt>
  40b724:	str	x0, [sp, #40]
  40b728:	ldr	x8, [sp, #40]
  40b72c:	cbnz	x8, 40b740 <ferror@plt+0x9010>
  40b730:	mov	w0, #0x3                   	// #3
  40b734:	ldr	x1, [sp, #8]
  40b738:	bl	40dca4 <ferror@plt+0xb574>
  40b73c:	b	40b7fc <ferror@plt+0x90cc>
  40b740:	mov	w0, #0x10                  	// #16
  40b744:	mov	x8, xzr
  40b748:	mov	x1, x8
  40b74c:	bl	40ea78 <ferror@plt+0xc348>
  40b750:	str	x0, [sp, #16]
  40b754:	ldr	x8, [sp, #16]
  40b758:	cbnz	x8, 40b76c <ferror@plt+0x903c>
  40b75c:	mov	w0, #0x3                   	// #3
  40b760:	ldr	x1, [sp, #8]
  40b764:	bl	40dca4 <ferror@plt+0xb574>
  40b768:	b	40b7fc <ferror@plt+0x90cc>
  40b76c:	ldur	x8, [x29, #-40]
  40b770:	cbz	x8, 40b7d4 <ferror@plt+0x90a4>
  40b774:	sub	x2, x29, #0x28
  40b778:	ldur	x8, [x29, #-40]
  40b77c:	ldr	x8, [x8, #16]
  40b780:	str	x8, [sp, #24]
  40b784:	ldur	x0, [x29, #-40]
  40b788:	str	x2, [sp]
  40b78c:	bl	412668 <ferror@plt+0xff38>
  40b790:	stur	x0, [x29, #-48]
  40b794:	ldur	x8, [x29, #-48]
  40b798:	stur	x8, [x29, #-40]
  40b79c:	ldur	x0, [x29, #-8]
  40b7a0:	ldr	x1, [sp, #24]
  40b7a4:	ldr	x3, [sp, #40]
  40b7a8:	ldr	x4, [sp, #56]
  40b7ac:	ldr	x5, [sp, #16]
  40b7b0:	ldr	x2, [sp]
  40b7b4:	bl	40b8bc <ferror@plt+0x918c>
  40b7b8:	str	w0, [sp, #48]
  40b7bc:	ldr	w9, [sp, #48]
  40b7c0:	cmp	w9, #0x0
  40b7c4:	cset	w9, ge  // ge = tcont
  40b7c8:	tbnz	w9, #0, 40b7d0 <ferror@plt+0x90a0>
  40b7cc:	b	40b7f4 <ferror@plt+0x90c4>
  40b7d0:	b	40b76c <ferror@plt+0x903c>
  40b7d4:	ldr	x0, [sp, #16]
  40b7d8:	bl	40f630 <ferror@plt+0xcf00>
  40b7dc:	stur	w0, [x29, #-28]
  40b7e0:	ldur	w2, [x29, #-28]
  40b7e4:	mov	w0, #0x3                   	// #3
  40b7e8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40b7ec:	add	x1, x1, #0xafe
  40b7f0:	bl	40dca4 <ferror@plt+0xb574>
  40b7f4:	ldr	x0, [sp, #16]
  40b7f8:	bl	40eb68 <ferror@plt+0xc438>
  40b7fc:	ldur	x8, [x29, #-40]
  40b800:	cbz	x8, 40b814 <ferror@plt+0x90e4>
  40b804:	ldur	x0, [x29, #-40]
  40b808:	bl	412668 <ferror@plt+0xff38>
  40b80c:	stur	x0, [x29, #-40]
  40b810:	b	40b7fc <ferror@plt+0x90cc>
  40b814:	add	x0, sp, #0x28
  40b818:	bl	407358 <ferror@plt+0x4c28>
  40b81c:	ldp	x29, x30, [sp, #112]
  40b820:	add	sp, sp, #0x80
  40b824:	ret
  40b828:	sub	sp, sp, #0x30
  40b82c:	stp	x29, x30, [sp, #32]
  40b830:	add	x29, sp, #0x20
  40b834:	stur	x0, [x29, #-8]
  40b838:	ldur	x8, [x29, #-8]
  40b83c:	ldr	x8, [x8, #16]
  40b840:	str	x8, [sp, #16]
  40b844:	ldr	x8, [sp, #16]
  40b848:	ldur	x9, [x29, #-8]
  40b84c:	mov	x10, #0x8                   	// #8
  40b850:	ldr	x9, [x9, #24]
  40b854:	mul	x9, x10, x9
  40b858:	add	x8, x8, x9
  40b85c:	str	x8, [sp, #8]
  40b860:	ldr	x8, [sp, #16]
  40b864:	ldr	x9, [sp, #8]
  40b868:	cmp	x8, x9
  40b86c:	b.cs	40b8b0 <ferror@plt+0x9180>  // b.hs, b.nlast
  40b870:	ldr	x8, [sp, #16]
  40b874:	ldr	x8, [x8]
  40b878:	str	x8, [sp]
  40b87c:	ldr	x8, [sp]
  40b880:	ldr	x8, [x8, #56]
  40b884:	cmp	x8, #0x1
  40b888:	b.ls	40b8a0 <ferror@plt+0x9170>  // b.plast
  40b88c:	ldr	x8, [sp]
  40b890:	add	x0, x8, #0x30
  40b894:	adrp	x1, 40b000 <ferror@plt+0x88d0>
  40b898:	add	x1, x1, #0xe94
  40b89c:	bl	40ea3c <ferror@plt+0xc30c>
  40b8a0:	ldr	x8, [sp, #16]
  40b8a4:	add	x8, x8, #0x8
  40b8a8:	str	x8, [sp, #16]
  40b8ac:	b	40b860 <ferror@plt+0x9130>
  40b8b0:	ldp	x29, x30, [sp, #32]
  40b8b4:	add	sp, sp, #0x30
  40b8b8:	ret
  40b8bc:	sub	sp, sp, #0xa0
  40b8c0:	stp	x29, x30, [sp, #144]
  40b8c4:	add	x29, sp, #0x90
  40b8c8:	mov	x8, xzr
  40b8cc:	mov	w9, #0xfffffff4            	// #-12
  40b8d0:	mov	x6, x8
  40b8d4:	adrp	x10, 423000 <ferror@plt+0x208d0>
  40b8d8:	add	x10, x10, #0xae2
  40b8dc:	stur	x0, [x29, #-8]
  40b8e0:	stur	x1, [x29, #-16]
  40b8e4:	stur	x2, [x29, #-24]
  40b8e8:	stur	x3, [x29, #-32]
  40b8ec:	stur	x4, [x29, #-40]
  40b8f0:	stur	x5, [x29, #-48]
  40b8f4:	stur	x8, [x29, #-56]
  40b8f8:	str	w9, [sp, #20]
  40b8fc:	ldur	x0, [x29, #-16]
  40b900:	mov	x1, x6
  40b904:	str	x10, [sp]
  40b908:	bl	40bb8c <ferror@plt+0x945c>
  40b90c:	str	x0, [sp, #72]
  40b910:	ldr	x8, [sp, #72]
  40b914:	cbnz	x8, 40b928 <ferror@plt+0x91f8>
  40b918:	mov	w0, #0x3                   	// #3
  40b91c:	ldr	x1, [sp]
  40b920:	bl	40dca4 <ferror@plt+0xb574>
  40b924:	b	40bb48 <ferror@plt+0x9418>
  40b928:	ldur	x0, [x29, #-56]
  40b92c:	ldr	x1, [sp, #72]
  40b930:	bl	412308 <ferror@plt+0xfbd8>
  40b934:	stur	x0, [x29, #-64]
  40b938:	ldur	x8, [x29, #-64]
  40b93c:	cbnz	x8, 40b950 <ferror@plt+0x9220>
  40b940:	mov	w0, #0x3                   	// #3
  40b944:	ldr	x1, [sp]
  40b948:	bl	40dca4 <ferror@plt+0xb574>
  40b94c:	b	40bb48 <ferror@plt+0x9418>
  40b950:	ldur	x8, [x29, #-64]
  40b954:	stur	x8, [x29, #-56]
  40b958:	str	xzr, [sp, #24]
  40b95c:	ldr	x8, [sp, #72]
  40b960:	ldur	x9, [x29, #-32]
  40b964:	ldr	x10, [sp, #24]
  40b968:	add	x11, x10, #0x1
  40b96c:	str	x11, [sp, #24]
  40b970:	mov	x11, #0x8                   	// #8
  40b974:	mul	x10, x11, x10
  40b978:	add	x9, x9, x10
  40b97c:	str	x8, [x9]
  40b980:	ldr	x8, [sp, #24]
  40b984:	cmp	x8, #0x0
  40b988:	cset	w9, ls  // ls = plast
  40b98c:	tbnz	w9, #0, 40bb44 <ferror@plt+0x9414>
  40b990:	ldur	x8, [x29, #-32]
  40b994:	ldr	x9, [sp, #24]
  40b998:	subs	x9, x9, #0x1
  40b99c:	str	x9, [sp, #24]
  40b9a0:	mov	x10, #0x8                   	// #8
  40b9a4:	mul	x9, x10, x9
  40b9a8:	add	x8, x8, x9
  40b9ac:	ldr	x8, [x8]
  40b9b0:	str	x8, [sp, #64]
  40b9b4:	ldr	x8, [sp, #64]
  40b9b8:	ldr	x8, [x8, #8]
  40b9bc:	str	x8, [sp, #48]
  40b9c0:	ldr	x8, [sp, #48]
  40b9c4:	ldrb	w11, [x8, #108]
  40b9c8:	tbnz	w11, #0, 40b9d0 <ferror@plt+0x92a0>
  40b9cc:	b	40ba14 <ferror@plt+0x92e4>
  40b9d0:	ldr	x8, [sp, #48]
  40b9d4:	ldr	x9, [sp, #72]
  40b9d8:	ldr	x9, [x9, #8]
  40b9dc:	cmp	x8, x9
  40b9e0:	b.ne	40ba14 <ferror@plt+0x92e4>  // b.any
  40b9e4:	ldur	x0, [x29, #-8]
  40b9e8:	ldr	x1, [sp, #64]
  40b9ec:	ldur	x2, [x29, #-24]
  40b9f0:	ldur	x3, [x29, #-48]
  40b9f4:	bl	40bbf4 <ferror@plt+0x94c4>
  40b9f8:	str	w0, [sp, #16]
  40b9fc:	ldr	w8, [sp, #16]
  40ba00:	cbz	w8, 40ba10 <ferror@plt+0x92e0>
  40ba04:	ldr	w8, [sp, #16]
  40ba08:	str	w8, [sp, #20]
  40ba0c:	b	40bb48 <ferror@plt+0x9418>
  40ba10:	b	40b980 <ferror@plt+0x9250>
  40ba14:	ldr	x8, [sp, #48]
  40ba18:	mov	w9, #0x1                   	// #1
  40ba1c:	strb	w9, [x8, #108]
  40ba20:	ldr	x8, [sp, #48]
  40ba24:	ldr	x8, [x8, #56]
  40ba28:	cbnz	x8, 40ba3c <ferror@plt+0x930c>
  40ba2c:	ldur	x0, [x29, #-24]
  40ba30:	ldr	x1, [sp, #48]
  40ba34:	bl	40be54 <ferror@plt+0x9724>
  40ba38:	b	40b980 <ferror@plt+0x9250>
  40ba3c:	ldr	x8, [sp, #48]
  40ba40:	ldr	x8, [x8, #48]
  40ba44:	str	x8, [sp, #40]
  40ba48:	ldr	x8, [sp, #40]
  40ba4c:	ldr	x9, [sp, #48]
  40ba50:	mov	x10, #0x8                   	// #8
  40ba54:	ldr	x9, [x9, #56]
  40ba58:	mul	x9, x10, x9
  40ba5c:	add	x8, x8, x9
  40ba60:	str	x8, [sp, #32]
  40ba64:	ldr	x8, [sp, #40]
  40ba68:	ldr	x9, [sp, #32]
  40ba6c:	cmp	x8, x9
  40ba70:	b.cs	40bb40 <ferror@plt+0x9410>  // b.hs, b.nlast
  40ba74:	ldr	x8, [sp, #40]
  40ba78:	ldr	x8, [x8]
  40ba7c:	str	x8, [sp, #8]
  40ba80:	ldr	x0, [sp, #8]
  40ba84:	ldr	x1, [sp, #64]
  40ba88:	bl	40bb8c <ferror@plt+0x945c>
  40ba8c:	str	x0, [sp, #56]
  40ba90:	ldr	x8, [sp, #56]
  40ba94:	cbnz	x8, 40baa8 <ferror@plt+0x9378>
  40ba98:	mov	w0, #0x3                   	// #3
  40ba9c:	ldr	x1, [sp]
  40baa0:	bl	40dca4 <ferror@plt+0xb574>
  40baa4:	b	40bb48 <ferror@plt+0x9418>
  40baa8:	ldr	x8, [sp, #24]
  40baac:	ldur	x9, [x29, #-40]
  40bab0:	cmp	x8, x9
  40bab4:	b.cs	40babc <ferror@plt+0x938c>  // b.hs, b.nlast
  40bab8:	b	40badc <ferror@plt+0x93ac>
  40babc:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40bac0:	add	x0, x0, #0xb26
  40bac4:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40bac8:	add	x1, x1, #0xa59
  40bacc:	mov	w2, #0x700                 	// #1792
  40bad0:	adrp	x3, 423000 <ferror@plt+0x208d0>
  40bad4:	add	x3, x3, #0xb36
  40bad8:	bl	402670 <__assert_fail@plt>
  40badc:	ldr	x8, [sp, #56]
  40bae0:	ldur	x9, [x29, #-32]
  40bae4:	ldr	x10, [sp, #24]
  40bae8:	add	x11, x10, #0x1
  40baec:	str	x11, [sp, #24]
  40baf0:	mov	x11, #0x8                   	// #8
  40baf4:	mul	x10, x11, x10
  40baf8:	add	x9, x9, x10
  40bafc:	str	x8, [x9]
  40bb00:	ldur	x0, [x29, #-56]
  40bb04:	ldr	x1, [sp, #56]
  40bb08:	bl	412308 <ferror@plt+0xfbd8>
  40bb0c:	stur	x0, [x29, #-64]
  40bb10:	ldur	x8, [x29, #-64]
  40bb14:	cbnz	x8, 40bb28 <ferror@plt+0x93f8>
  40bb18:	mov	w0, #0x3                   	// #3
  40bb1c:	ldr	x1, [sp]
  40bb20:	bl	40dca4 <ferror@plt+0xb574>
  40bb24:	b	40bb48 <ferror@plt+0x9418>
  40bb28:	ldur	x8, [x29, #-64]
  40bb2c:	stur	x8, [x29, #-56]
  40bb30:	ldr	x8, [sp, #40]
  40bb34:	add	x8, x8, #0x8
  40bb38:	str	x8, [sp, #40]
  40bb3c:	b	40ba64 <ferror@plt+0x9334>
  40bb40:	b	40b980 <ferror@plt+0x9250>
  40bb44:	str	wzr, [sp, #20]
  40bb48:	ldur	x8, [x29, #-56]
  40bb4c:	cbz	x8, 40bb7c <ferror@plt+0x944c>
  40bb50:	ldur	x8, [x29, #-56]
  40bb54:	ldr	x8, [x8, #16]
  40bb58:	str	x8, [sp, #56]
  40bb5c:	ldur	x0, [x29, #-56]
  40bb60:	bl	412668 <ferror@plt+0xff38>
  40bb64:	stur	x0, [x29, #-64]
  40bb68:	ldur	x8, [x29, #-64]
  40bb6c:	stur	x8, [x29, #-56]
  40bb70:	ldr	x0, [sp, #56]
  40bb74:	bl	4024e0 <free@plt>
  40bb78:	b	40bb48 <ferror@plt+0x9418>
  40bb7c:	ldr	w0, [sp, #20]
  40bb80:	ldp	x29, x30, [sp, #144]
  40bb84:	add	sp, sp, #0xa0
  40bb88:	ret
  40bb8c:	sub	sp, sp, #0x30
  40bb90:	stp	x29, x30, [sp, #32]
  40bb94:	add	x29, sp, #0x20
  40bb98:	mov	x8, #0x10                  	// #16
  40bb9c:	str	x0, [sp, #16]
  40bba0:	str	x1, [sp, #8]
  40bba4:	mov	x0, x8
  40bba8:	bl	402280 <malloc@plt>
  40bbac:	str	x0, [sp]
  40bbb0:	ldr	x8, [sp]
  40bbb4:	cbnz	x8, 40bbc4 <ferror@plt+0x9494>
  40bbb8:	mov	x8, xzr
  40bbbc:	stur	x8, [x29, #-8]
  40bbc0:	b	40bbe4 <ferror@plt+0x94b4>
  40bbc4:	ldr	x8, [sp, #8]
  40bbc8:	ldr	x9, [sp]
  40bbcc:	str	x8, [x9]
  40bbd0:	ldr	x8, [sp, #16]
  40bbd4:	ldr	x9, [sp]
  40bbd8:	str	x8, [x9, #8]
  40bbdc:	ldr	x8, [sp]
  40bbe0:	stur	x8, [x29, #-8]
  40bbe4:	ldur	x0, [x29, #-8]
  40bbe8:	ldp	x29, x30, [sp, #32]
  40bbec:	add	sp, sp, #0x30
  40bbf0:	ret
  40bbf4:	sub	sp, sp, #0xb0
  40bbf8:	stp	x29, x30, [sp, #160]
  40bbfc:	add	x29, sp, #0xa0
  40bc00:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40bc04:	add	x8, x8, #0xbad
  40bc08:	mov	x9, #0x3                   	// #3
  40bc0c:	sub	x10, x29, #0x30
  40bc10:	add	x11, sp, #0x40
  40bc14:	stur	x0, [x29, #-16]
  40bc18:	stur	x1, [x29, #-24]
  40bc1c:	stur	x2, [x29, #-32]
  40bc20:	stur	x3, [x29, #-40]
  40bc24:	ldr	w12, [x8]
  40bc28:	stur	w12, [x29, #-48]
  40bc2c:	ldrb	w12, [x8, #4]
  40bc30:	strb	w12, [x10, #4]
  40bc34:	mov	x0, x11
  40bc38:	mov	x1, x9
  40bc3c:	bl	40e7bc <ferror@plt+0xc08c>
  40bc40:	stur	xzr, [x29, #-56]
  40bc44:	ldur	x8, [x29, #-24]
  40bc48:	ldr	x8, [x8]
  40bc4c:	str	x8, [sp, #48]
  40bc50:	str	wzr, [sp, #56]
  40bc54:	ldr	x8, [sp, #48]
  40bc58:	cbz	x8, 40bcd8 <ferror@plt+0x95a8>
  40bc5c:	ldr	x8, [sp, #48]
  40bc60:	ldr	x8, [x8, #8]
  40bc64:	ldr	x8, [x8, #88]
  40bc68:	subs	x8, x8, #0x1
  40bc6c:	ldur	x9, [x29, #-56]
  40bc70:	add	x8, x9, x8
  40bc74:	stur	x8, [x29, #-56]
  40bc78:	ldr	x1, [sp, #48]
  40bc7c:	add	x0, sp, #0x40
  40bc80:	bl	40e838 <ferror@plt+0xc108>
  40bc84:	ldur	x8, [x29, #-40]
  40bc88:	ldr	x9, [sp, #48]
  40bc8c:	ldr	x9, [x9, #8]
  40bc90:	add	x1, x9, #0x78
  40bc94:	mov	x0, x8
  40bc98:	mov	x8, xzr
  40bc9c:	mov	x2, x8
  40bca0:	bl	40ec5c <ferror@plt+0xc52c>
  40bca4:	str	w0, [sp, #44]
  40bca8:	ldr	w10, [sp, #44]
  40bcac:	cbz	w10, 40bcbc <ferror@plt+0x958c>
  40bcb0:	ldr	w8, [sp, #44]
  40bcb4:	stur	w8, [x29, #-4]
  40bcb8:	b	40be44 <ferror@plt+0x9714>
  40bcbc:	ldr	x8, [sp, #48]
  40bcc0:	ldr	x8, [x8]
  40bcc4:	str	x8, [sp, #48]
  40bcc8:	ldr	w9, [sp, #56]
  40bccc:	add	w9, w9, #0x1
  40bcd0:	str	w9, [sp, #56]
  40bcd4:	b	40bc54 <ferror@plt+0x9524>
  40bcd8:	ldur	x8, [x29, #-24]
  40bcdc:	ldr	x8, [x8, #8]
  40bce0:	ldr	x8, [x8, #88]
  40bce4:	subs	x8, x8, #0x1
  40bce8:	ldur	x9, [x29, #-56]
  40bcec:	add	x8, x9, x8
  40bcf0:	stur	x8, [x29, #-56]
  40bcf4:	ldur	x8, [x29, #-56]
  40bcf8:	ldrsw	x9, [sp, #56]
  40bcfc:	sub	x0, x29, #0x30
  40bd00:	str	x8, [sp, #24]
  40bd04:	str	x9, [sp, #16]
  40bd08:	bl	4020e0 <strlen@plt>
  40bd0c:	ldr	x8, [sp, #16]
  40bd10:	mul	x9, x8, x0
  40bd14:	ldr	x10, [sp, #24]
  40bd18:	add	x9, x10, x9
  40bd1c:	add	x0, x9, #0x1
  40bd20:	bl	402280 <malloc@plt>
  40bd24:	stur	x0, [x29, #-64]
  40bd28:	stur	xzr, [x29, #-56]
  40bd2c:	ldr	x8, [sp, #72]
  40bd30:	subs	x8, x8, #0x1
  40bd34:	str	w8, [sp, #60]
  40bd38:	ldr	w8, [sp, #60]
  40bd3c:	cmp	w8, #0x0
  40bd40:	cset	w8, lt  // lt = tstop
  40bd44:	tbnz	w8, #0, 40bdfc <ferror@plt+0x96cc>
  40bd48:	ldr	x8, [sp, #64]
  40bd4c:	ldrsw	x9, [sp, #60]
  40bd50:	mov	x10, #0x8                   	// #8
  40bd54:	mul	x9, x10, x9
  40bd58:	add	x8, x8, x9
  40bd5c:	ldr	x8, [x8]
  40bd60:	str	x8, [sp, #48]
  40bd64:	ldr	x8, [sp, #48]
  40bd68:	ldr	x8, [x8, #8]
  40bd6c:	ldr	x8, [x8, #88]
  40bd70:	subs	x8, x8, #0x1
  40bd74:	str	x8, [sp, #32]
  40bd78:	ldur	x8, [x29, #-64]
  40bd7c:	ldur	x9, [x29, #-56]
  40bd80:	add	x0, x8, x9
  40bd84:	ldr	x8, [sp, #48]
  40bd88:	ldr	x8, [x8, #8]
  40bd8c:	add	x1, x8, #0x78
  40bd90:	ldr	x2, [sp, #32]
  40bd94:	bl	4020a0 <memcpy@plt>
  40bd98:	ldr	x8, [sp, #32]
  40bd9c:	ldur	x9, [x29, #-56]
  40bda0:	add	x8, x9, x8
  40bda4:	stur	x8, [x29, #-56]
  40bda8:	ldur	x8, [x29, #-64]
  40bdac:	ldur	x9, [x29, #-56]
  40bdb0:	add	x0, x8, x9
  40bdb4:	sub	x8, x29, #0x30
  40bdb8:	mov	x1, x8
  40bdbc:	str	x8, [sp, #8]
  40bdc0:	bl	402580 <strcpy@plt>
  40bdc4:	ldr	x8, [sp, #8]
  40bdc8:	mov	x0, x8
  40bdcc:	bl	4020e0 <strlen@plt>
  40bdd0:	ldur	x8, [x29, #-56]
  40bdd4:	add	x8, x8, x0
  40bdd8:	stur	x8, [x29, #-56]
  40bddc:	ldur	x0, [x29, #-32]
  40bde0:	ldr	x8, [sp, #48]
  40bde4:	ldr	x1, [x8, #8]
  40bde8:	bl	40be54 <ferror@plt+0x9724>
  40bdec:	ldr	w8, [sp, #60]
  40bdf0:	subs	w8, w8, #0x1
  40bdf4:	str	w8, [sp, #60]
  40bdf8:	b	40bd38 <ferror@plt+0x9608>
  40bdfc:	ldur	x8, [x29, #-64]
  40be00:	ldur	x9, [x29, #-56]
  40be04:	add	x0, x8, x9
  40be08:	ldur	x8, [x29, #-24]
  40be0c:	ldr	x8, [x8, #8]
  40be10:	add	x1, x8, #0x78
  40be14:	bl	402580 <strcpy@plt>
  40be18:	ldur	x2, [x29, #-64]
  40be1c:	mov	w10, #0x3                   	// #3
  40be20:	mov	w0, w10
  40be24:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40be28:	add	x1, x1, #0xbb2
  40be2c:	bl	40dca4 <ferror@plt+0xb574>
  40be30:	ldur	x0, [x29, #-64]
  40be34:	bl	4024e0 <free@plt>
  40be38:	add	x0, sp, #0x40
  40be3c:	bl	40ea04 <ferror@plt+0xc2d4>
  40be40:	stur	wzr, [x29, #-4]
  40be44:	ldur	w0, [x29, #-4]
  40be48:	ldp	x29, x30, [sp, #160]
  40be4c:	add	sp, sp, #0xb0
  40be50:	ret
  40be54:	sub	sp, sp, #0x30
  40be58:	stp	x29, x30, [sp, #32]
  40be5c:	add	x29, sp, #0x20
  40be60:	stur	x0, [x29, #-8]
  40be64:	str	x1, [sp, #16]
  40be68:	ldur	x8, [x29, #-8]
  40be6c:	ldr	x0, [x8]
  40be70:	ldr	x1, [sp, #16]
  40be74:	bl	412748 <ferror@plt+0x10018>
  40be78:	str	x0, [sp, #8]
  40be7c:	ldr	x8, [sp, #8]
  40be80:	ldur	x9, [x29, #-8]
  40be84:	str	x8, [x9]
  40be88:	ldp	x29, x30, [sp, #32]
  40be8c:	add	sp, sp, #0x30
  40be90:	ret
  40be94:	sub	sp, sp, #0x20
  40be98:	str	x0, [sp, #24]
  40be9c:	str	x1, [sp, #16]
  40bea0:	ldr	x8, [sp, #24]
  40bea4:	ldr	x8, [x8]
  40bea8:	str	x8, [sp, #8]
  40beac:	ldr	x8, [sp, #16]
  40beb0:	ldr	x8, [x8]
  40beb4:	str	x8, [sp]
  40beb8:	ldr	x8, [sp, #8]
  40bebc:	ldr	w9, [x8, #100]
  40bec0:	ldr	x8, [sp]
  40bec4:	ldr	w10, [x8, #100]
  40bec8:	subs	w0, w9, w10
  40becc:	add	sp, sp, #0x20
  40bed0:	ret
  40bed4:	sub	sp, sp, #0x70
  40bed8:	stp	x29, x30, [sp, #96]
  40bedc:	add	x29, sp, #0x60
  40bee0:	stur	x0, [x29, #-8]
  40bee4:	stur	x1, [x29, #-16]
  40bee8:	stur	xzr, [x29, #-24]
  40beec:	ldur	x8, [x29, #-24]
  40bef0:	ldur	x9, [x29, #-8]
  40bef4:	ldr	x9, [x9, #24]
  40bef8:	cmp	x8, x9
  40befc:	b.cs	40c014 <ferror@plt+0x98e4>  // b.hs, b.nlast
  40bf00:	ldur	x8, [x29, #-8]
  40bf04:	ldr	x8, [x8, #16]
  40bf08:	ldur	x9, [x29, #-24]
  40bf0c:	mov	x10, #0x8                   	// #8
  40bf10:	mul	x9, x10, x9
  40bf14:	add	x8, x8, x9
  40bf18:	ldr	x8, [x8]
  40bf1c:	stur	x8, [x29, #-40]
  40bf20:	ldur	x0, [x29, #-40]
  40bf24:	bl	40cedc <ferror@plt+0xa7ac>
  40bf28:	str	x0, [sp, #48]
  40bf2c:	ldur	x0, [x29, #-16]
  40bf30:	ldr	x2, [sp, #48]
  40bf34:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40bf38:	add	x1, x1, #0xd0b
  40bf3c:	bl	4026f0 <fprintf@plt>
  40bf40:	ldur	x8, [x29, #-40]
  40bf44:	ldr	x8, [x8, #56]
  40bf48:	cbnz	x8, 40bf50 <ferror@plt+0x9820>
  40bf4c:	b	40bff8 <ferror@plt+0x98c8>
  40bf50:	ldur	x0, [x29, #-40]
  40bf54:	add	x1, sp, #0x20
  40bf58:	bl	40cf18 <ferror@plt+0xa7e8>
  40bf5c:	stur	x0, [x29, #-32]
  40bf60:	ldur	x8, [x29, #-32]
  40bf64:	cbnz	x8, 40bf80 <ferror@plt+0x9850>
  40bf68:	ldr	x2, [sp, #48]
  40bf6c:	mov	w0, #0x3                   	// #3
  40bf70:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40bf74:	add	x1, x1, #0xd0f
  40bf78:	bl	40dca4 <ferror@plt+0xb574>
  40bf7c:	b	40bff8 <ferror@plt+0x98c8>
  40bf80:	str	xzr, [sp, #40]
  40bf84:	ldr	x8, [sp, #40]
  40bf88:	ldr	x9, [sp, #32]
  40bf8c:	cmp	x8, x9
  40bf90:	b.cs	40bff0 <ferror@plt+0x98c0>  // b.hs, b.nlast
  40bf94:	ldur	x8, [x29, #-32]
  40bf98:	ldr	x9, [sp, #40]
  40bf9c:	mov	x10, #0x8                   	// #8
  40bfa0:	mul	x9, x10, x9
  40bfa4:	add	x8, x8, x9
  40bfa8:	ldr	x8, [x8]
  40bfac:	str	x8, [sp, #24]
  40bfb0:	ldur	x0, [x29, #-16]
  40bfb4:	ldr	x8, [sp, #24]
  40bfb8:	str	x0, [sp, #16]
  40bfbc:	mov	x0, x8
  40bfc0:	bl	40cedc <ferror@plt+0xa7ac>
  40bfc4:	ldr	x8, [sp, #16]
  40bfc8:	str	x0, [sp, #8]
  40bfcc:	mov	x0, x8
  40bfd0:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40bfd4:	add	x1, x1, #0x3af
  40bfd8:	ldr	x2, [sp, #8]
  40bfdc:	bl	4026f0 <fprintf@plt>
  40bfe0:	ldr	x8, [sp, #40]
  40bfe4:	add	x8, x8, #0x1
  40bfe8:	str	x8, [sp, #40]
  40bfec:	b	40bf84 <ferror@plt+0x9854>
  40bff0:	ldur	x0, [x29, #-32]
  40bff4:	bl	4024e0 <free@plt>
  40bff8:	ldur	x1, [x29, #-16]
  40bffc:	mov	w0, #0xa                   	// #10
  40c000:	bl	4021a0 <putc@plt>
  40c004:	ldur	x8, [x29, #-24]
  40c008:	add	x8, x8, #0x1
  40c00c:	stur	x8, [x29, #-24]
  40c010:	b	40beec <ferror@plt+0x97bc>
  40c014:	mov	w8, wzr
  40c018:	mov	w0, w8
  40c01c:	ldp	x29, x30, [sp, #96]
  40c020:	add	sp, sp, #0x70
  40c024:	ret
  40c028:	sub	sp, sp, #0xa0
  40c02c:	stp	x29, x30, [sp, #144]
  40c030:	add	x29, sp, #0x90
  40c034:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40c038:	add	x8, x8, #0x470
  40c03c:	stur	x0, [x29, #-16]
  40c040:	stur	x1, [x29, #-24]
  40c044:	ldur	x9, [x29, #-24]
  40c048:	ldr	x8, [x8]
  40c04c:	cmp	x9, x8
  40c050:	b.ne	40c05c <ferror@plt+0x992c>  // b.any
  40c054:	stur	wzr, [x29, #-4]
  40c058:	b	40c334 <ferror@plt+0x9c04>
  40c05c:	bl	40d1e4 <ferror@plt+0xaab4>
  40c060:	stur	x0, [x29, #-32]
  40c064:	ldur	x8, [x29, #-32]
  40c068:	cbnz	x8, 40c078 <ferror@plt+0x9948>
  40c06c:	mov	w8, #0xfffffff4            	// #-12
  40c070:	stur	w8, [x29, #-4]
  40c074:	b	40c334 <ferror@plt+0x9c04>
  40c078:	stur	xzr, [x29, #-40]
  40c07c:	ldur	x8, [x29, #-40]
  40c080:	ldur	x9, [x29, #-16]
  40c084:	ldr	x9, [x9, #24]
  40c088:	cmp	x8, x9
  40c08c:	b.cs	40c31c <ferror@plt+0x9bec>  // b.hs, b.nlast
  40c090:	ldur	x8, [x29, #-16]
  40c094:	ldr	x8, [x8, #16]
  40c098:	ldur	x9, [x29, #-40]
  40c09c:	mov	x10, #0x8                   	// #8
  40c0a0:	mul	x9, x10, x9
  40c0a4:	add	x8, x8, x9
  40c0a8:	ldr	x8, [x8]
  40c0ac:	stur	x8, [x29, #-56]
  40c0b0:	ldur	x0, [x29, #-56]
  40c0b4:	bl	40cedc <ferror@plt+0xa7ac>
  40c0b8:	stur	x0, [x29, #-64]
  40c0bc:	ldur	x0, [x29, #-56]
  40c0c0:	add	x1, sp, #0x38
  40c0c4:	bl	40cf18 <ferror@plt+0xa7e8>
  40c0c8:	stur	x0, [x29, #-48]
  40c0cc:	ldur	x8, [x29, #-48]
  40c0d0:	cbnz	x8, 40c0fc <ferror@plt+0x99cc>
  40c0d4:	ldr	x8, [sp, #56]
  40c0d8:	cmp	x8, #0x0
  40c0dc:	cset	w9, ls  // ls = plast
  40c0e0:	tbnz	w9, #0, 40c0fc <ferror@plt+0x99cc>
  40c0e4:	ldur	x2, [x29, #-64]
  40c0e8:	mov	w0, #0x3                   	// #3
  40c0ec:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c0f0:	add	x1, x1, #0xd0f
  40c0f4:	bl	40dca4 <ferror@plt+0xb574>
  40c0f8:	b	40c30c <ferror@plt+0x9bdc>
  40c0fc:	ldur	x0, [x29, #-64]
  40c100:	bl	4020e0 <strlen@plt>
  40c104:	add	x8, x0, #0x1
  40c108:	str	x8, [sp, #40]
  40c10c:	str	xzr, [sp, #64]
  40c110:	ldr	x8, [sp, #64]
  40c114:	ldr	x9, [sp, #56]
  40c118:	cmp	x8, x9
  40c11c:	b.cs	40c168 <ferror@plt+0x9a38>  // b.hs, b.nlast
  40c120:	ldur	x8, [x29, #-48]
  40c124:	ldr	x9, [sp, #64]
  40c128:	mov	x10, #0x8                   	// #8
  40c12c:	mul	x9, x10, x9
  40c130:	add	x8, x8, x9
  40c134:	ldr	x8, [x8]
  40c138:	str	x8, [sp, #16]
  40c13c:	ldr	x0, [sp, #16]
  40c140:	bl	40cedc <ferror@plt+0xa7ac>
  40c144:	bl	4020e0 <strlen@plt>
  40c148:	add	x8, x0, #0x1
  40c14c:	ldr	x9, [sp, #40]
  40c150:	add	x8, x9, x8
  40c154:	str	x8, [sp, #40]
  40c158:	ldr	x8, [sp, #64]
  40c15c:	add	x8, x8, #0x1
  40c160:	str	x8, [sp, #64]
  40c164:	b	40c110 <ferror@plt+0x99e0>
  40c168:	ldr	x8, [sp, #40]
  40c16c:	add	x0, x8, #0x1
  40c170:	bl	402280 <malloc@plt>
  40c174:	str	x0, [sp, #72]
  40c178:	ldr	x8, [sp, #72]
  40c17c:	cbnz	x8, 40c19c <ferror@plt+0x9a6c>
  40c180:	ldur	x0, [x29, #-48]
  40c184:	bl	4024e0 <free@plt>
  40c188:	mov	w0, #0x3                   	// #3
  40c18c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c190:	add	x1, x1, #0xd3c
  40c194:	bl	40dca4 <ferror@plt+0xb574>
  40c198:	b	40c30c <ferror@plt+0x9bdc>
  40c19c:	str	xzr, [sp, #48]
  40c1a0:	ldur	x0, [x29, #-64]
  40c1a4:	bl	4020e0 <strlen@plt>
  40c1a8:	str	x0, [sp, #32]
  40c1ac:	ldr	x8, [sp, #72]
  40c1b0:	ldr	x9, [sp, #48]
  40c1b4:	add	x0, x8, x9
  40c1b8:	ldur	x1, [x29, #-64]
  40c1bc:	ldr	x2, [sp, #32]
  40c1c0:	bl	4020a0 <memcpy@plt>
  40c1c4:	ldr	x8, [sp, #32]
  40c1c8:	ldr	x9, [sp, #48]
  40c1cc:	add	x8, x9, x8
  40c1d0:	str	x8, [sp, #48]
  40c1d4:	ldr	x8, [sp, #72]
  40c1d8:	ldr	x9, [sp, #48]
  40c1dc:	add	x8, x8, x9
  40c1e0:	mov	w10, #0x3a                  	// #58
  40c1e4:	strb	w10, [x8]
  40c1e8:	ldr	x8, [sp, #48]
  40c1ec:	add	x8, x8, #0x1
  40c1f0:	str	x8, [sp, #48]
  40c1f4:	str	xzr, [sp, #64]
  40c1f8:	ldr	x8, [sp, #64]
  40c1fc:	ldr	x9, [sp, #56]
  40c200:	cmp	x8, x9
  40c204:	b.cs	40c294 <ferror@plt+0x9b64>  // b.hs, b.nlast
  40c208:	ldur	x8, [x29, #-48]
  40c20c:	ldr	x9, [sp, #64]
  40c210:	mov	x10, #0x8                   	// #8
  40c214:	mul	x9, x10, x9
  40c218:	add	x8, x8, x9
  40c21c:	ldr	x8, [x8]
  40c220:	str	x8, [sp, #8]
  40c224:	ldr	x8, [sp, #72]
  40c228:	ldr	x9, [sp, #48]
  40c22c:	add	x8, x8, x9
  40c230:	mov	w11, #0x20                  	// #32
  40c234:	strb	w11, [x8]
  40c238:	ldr	x8, [sp, #48]
  40c23c:	add	x8, x8, #0x1
  40c240:	str	x8, [sp, #48]
  40c244:	ldr	x0, [sp, #8]
  40c248:	bl	40cedc <ferror@plt+0xa7ac>
  40c24c:	str	x0, [sp]
  40c250:	ldr	x0, [sp]
  40c254:	bl	4020e0 <strlen@plt>
  40c258:	str	x0, [sp, #32]
  40c25c:	ldr	x8, [sp, #72]
  40c260:	ldr	x9, [sp, #48]
  40c264:	add	x0, x8, x9
  40c268:	ldr	x1, [sp]
  40c26c:	ldr	x2, [sp, #32]
  40c270:	bl	4020a0 <memcpy@plt>
  40c274:	ldr	x8, [sp, #32]
  40c278:	ldr	x9, [sp, #48]
  40c27c:	add	x8, x9, x8
  40c280:	str	x8, [sp, #48]
  40c284:	ldr	x8, [sp, #64]
  40c288:	add	x8, x8, #0x1
  40c28c:	str	x8, [sp, #64]
  40c290:	b	40c1f8 <ferror@plt+0x9ac8>
  40c294:	ldr	x8, [sp, #72]
  40c298:	ldr	x9, [sp, #48]
  40c29c:	add	x8, x8, x9
  40c2a0:	mov	w10, #0x0                   	// #0
  40c2a4:	strb	w10, [x8]
  40c2a8:	ldur	x0, [x29, #-32]
  40c2ac:	ldur	x8, [x29, #-56]
  40c2b0:	add	x1, x8, #0x78
  40c2b4:	ldr	x2, [sp, #72]
  40c2b8:	ldur	x8, [x29, #-56]
  40c2bc:	ldrh	w3, [x8, #104]
  40c2c0:	bl	40d240 <ferror@plt+0xab10>
  40c2c4:	str	w0, [sp, #28]
  40c2c8:	ldr	w10, [sp, #28]
  40c2cc:	cbz	w10, 40c2fc <ferror@plt+0x9bcc>
  40c2d0:	ldur	x8, [x29, #-16]
  40c2d4:	ldr	x8, [x8]
  40c2d8:	mov	x9, #0x1013                	// #4115
  40c2dc:	add	x8, x8, x9
  40c2e0:	ldrb	w10, [x8]
  40c2e4:	cbz	w10, 40c2fc <ferror@plt+0x9bcc>
  40c2e8:	ldr	x2, [sp, #72]
  40c2ec:	mov	w0, #0x4                   	// #4
  40c2f0:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c2f4:	add	x1, x1, #0xd5d
  40c2f8:	bl	40dca4 <ferror@plt+0xb574>
  40c2fc:	ldr	x0, [sp, #72]
  40c300:	bl	4024e0 <free@plt>
  40c304:	ldur	x0, [x29, #-48]
  40c308:	bl	4024e0 <free@plt>
  40c30c:	ldur	x8, [x29, #-40]
  40c310:	add	x8, x8, #0x1
  40c314:	stur	x8, [x29, #-40]
  40c318:	b	40c07c <ferror@plt+0x994c>
  40c31c:	ldur	x0, [x29, #-32]
  40c320:	ldur	x1, [x29, #-24]
  40c324:	bl	40d50c <ferror@plt+0xaddc>
  40c328:	ldur	x0, [x29, #-32]
  40c32c:	bl	40d694 <ferror@plt+0xaf64>
  40c330:	stur	wzr, [x29, #-4]
  40c334:	ldur	w0, [x29, #-4]
  40c338:	ldp	x29, x30, [sp, #144]
  40c33c:	add	sp, sp, #0xa0
  40c340:	ret
  40c344:	sub	sp, sp, #0x60
  40c348:	stp	x29, x30, [sp, #80]
  40c34c:	add	x29, sp, #0x50
  40c350:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40c354:	add	x8, x8, #0xe1d
  40c358:	stur	x0, [x29, #-8]
  40c35c:	stur	x1, [x29, #-16]
  40c360:	ldur	x1, [x29, #-16]
  40c364:	mov	x0, x8
  40c368:	bl	4020f0 <fputs@plt>
  40c36c:	stur	xzr, [x29, #-24]
  40c370:	ldur	x8, [x29, #-24]
  40c374:	ldur	x9, [x29, #-8]
  40c378:	ldr	x9, [x9, #24]
  40c37c:	cmp	x8, x9
  40c380:	b.cs	40c470 <ferror@plt+0x9d40>  // b.hs, b.nlast
  40c384:	ldur	x8, [x29, #-8]
  40c388:	ldr	x8, [x8, #16]
  40c38c:	ldur	x9, [x29, #-24]
  40c390:	mov	x10, #0x8                   	// #8
  40c394:	mul	x9, x10, x9
  40c398:	add	x8, x8, x9
  40c39c:	ldr	x8, [x8]
  40c3a0:	stur	x8, [x29, #-32]
  40c3a4:	ldur	x8, [x29, #-32]
  40c3a8:	ldr	x8, [x8, #32]
  40c3ac:	cbnz	x8, 40c3bc <ferror@plt+0x9c8c>
  40c3b0:	mov	x8, xzr
  40c3b4:	str	x8, [sp, #16]
  40c3b8:	b	40c3c8 <ferror@plt+0x9c98>
  40c3bc:	ldur	x8, [x29, #-32]
  40c3c0:	ldr	x8, [x8, #32]
  40c3c4:	str	x8, [sp, #16]
  40c3c8:	ldr	x8, [sp, #16]
  40c3cc:	str	x8, [sp, #40]
  40c3d0:	ldr	x8, [sp, #40]
  40c3d4:	cbz	x8, 40c460 <ferror@plt+0x9d30>
  40c3d8:	ldr	x0, [sp, #40]
  40c3dc:	bl	41b0a8 <ferror@plt+0x18978>
  40c3e0:	str	x0, [sp, #32]
  40c3e4:	ldr	x0, [sp, #40]
  40c3e8:	bl	41b0e8 <ferror@plt+0x189b8>
  40c3ec:	str	x0, [sp, #24]
  40c3f0:	ldr	x0, [sp, #32]
  40c3f4:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  40c3f8:	add	x1, x1, #0xa6c
  40c3fc:	bl	402470 <strcmp@plt>
  40c400:	cbz	w0, 40c408 <ferror@plt+0x9cd8>
  40c404:	b	40c424 <ferror@plt+0x9cf4>
  40c408:	ldur	x0, [x29, #-16]
  40c40c:	ldr	x2, [sp, #24]
  40c410:	ldur	x8, [x29, #-32]
  40c414:	add	x3, x8, #0x78
  40c418:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c41c:	add	x1, x1, #0xe4b
  40c420:	bl	4026f0 <fprintf@plt>
  40c424:	ldr	x8, [sp, #40]
  40c428:	ldr	x8, [x8]
  40c42c:	ldur	x9, [x29, #-32]
  40c430:	ldr	x9, [x9, #32]
  40c434:	cmp	x8, x9
  40c438:	b.ne	40c448 <ferror@plt+0x9d18>  // b.any
  40c43c:	mov	x8, xzr
  40c440:	str	x8, [sp, #8]
  40c444:	b	40c454 <ferror@plt+0x9d24>
  40c448:	ldr	x8, [sp, #40]
  40c44c:	ldr	x8, [x8]
  40c450:	str	x8, [sp, #8]
  40c454:	ldr	x8, [sp, #8]
  40c458:	str	x8, [sp, #40]
  40c45c:	b	40c3d0 <ferror@plt+0x9ca0>
  40c460:	ldur	x8, [x29, #-24]
  40c464:	add	x8, x8, #0x1
  40c468:	stur	x8, [x29, #-24]
  40c46c:	b	40c370 <ferror@plt+0x9c40>
  40c470:	mov	w8, wzr
  40c474:	mov	w0, w8
  40c478:	ldp	x29, x30, [sp, #80]
  40c47c:	add	sp, sp, #0x60
  40c480:	ret
  40c484:	stp	x29, x30, [sp, #-32]!
  40c488:	str	x28, [sp, #16]
  40c48c:	mov	x29, sp
  40c490:	sub	sp, sp, #0x1, lsl #12
  40c494:	sub	sp, sp, #0x70
  40c498:	sub	x8, x29, #0x48
  40c49c:	adrp	x9, 437000 <ferror@plt+0x348d0>
  40c4a0:	add	x9, x9, #0x470
  40c4a4:	str	x0, [x8, #56]
  40c4a8:	str	x1, [x8, #48]
  40c4ac:	ldr	x10, [x8, #48]
  40c4b0:	ldr	x9, [x9]
  40c4b4:	cmp	x10, x9
  40c4b8:	str	x8, [sp, #16]
  40c4bc:	b.ne	40c4c8 <ferror@plt+0x9d98>  // b.any
  40c4c0:	stur	wzr, [x29, #-4]
  40c4c4:	b	40c6d4 <ferror@plt+0x9fa4>
  40c4c8:	bl	40d1e4 <ferror@plt+0xaab4>
  40c4cc:	ldr	x8, [sp, #16]
  40c4d0:	str	x0, [x8, #40]
  40c4d4:	ldr	x9, [x8, #40]
  40c4d8:	cbnz	x9, 40c4e8 <ferror@plt+0x9db8>
  40c4dc:	mov	w8, #0xfffffff4            	// #-12
  40c4e0:	stur	w8, [x29, #-4]
  40c4e4:	b	40c6d4 <ferror@plt+0x9fa4>
  40c4e8:	ldr	x8, [sp, #16]
  40c4ec:	str	xzr, [x8, #32]
  40c4f0:	ldr	x8, [sp, #16]
  40c4f4:	ldr	x9, [x8, #32]
  40c4f8:	ldr	x10, [x8, #56]
  40c4fc:	ldr	x10, [x10, #24]
  40c500:	cmp	x9, x10
  40c504:	b.cs	40c6b4 <ferror@plt+0x9f84>  // b.hs, b.nlast
  40c508:	ldr	x8, [sp, #16]
  40c50c:	ldr	x9, [x8, #56]
  40c510:	ldr	x9, [x9, #16]
  40c514:	ldr	x10, [x8, #32]
  40c518:	mov	x11, #0x8                   	// #8
  40c51c:	mul	x10, x11, x10
  40c520:	add	x9, x9, x10
  40c524:	ldr	x9, [x9]
  40c528:	str	x9, [x8, #24]
  40c52c:	ldr	x9, [x8, #24]
  40c530:	ldr	x9, [x9, #32]
  40c534:	cbnz	x9, 40c544 <ferror@plt+0x9e14>
  40c538:	mov	x8, xzr
  40c53c:	str	x8, [sp, #8]
  40c540:	b	40c554 <ferror@plt+0x9e24>
  40c544:	ldr	x8, [sp, #16]
  40c548:	ldr	x9, [x8, #24]
  40c54c:	ldr	x9, [x9, #32]
  40c550:	str	x9, [sp, #8]
  40c554:	ldr	x8, [sp, #8]
  40c558:	ldr	x9, [sp, #16]
  40c55c:	str	x8, [x9, #16]
  40c560:	ldr	x8, [sp, #16]
  40c564:	ldr	x9, [x8, #16]
  40c568:	cbz	x9, 40c6a0 <ferror@plt+0x9f70>
  40c56c:	ldr	x8, [sp, #16]
  40c570:	ldr	x0, [x8, #16]
  40c574:	bl	41b0a8 <ferror@plt+0x18978>
  40c578:	ldr	x8, [sp, #16]
  40c57c:	str	x0, [x8, #8]
  40c580:	ldr	x0, [x8, #16]
  40c584:	bl	41b0e8 <ferror@plt+0x189b8>
  40c588:	ldr	x8, [sp, #16]
  40c58c:	str	x0, [x8]
  40c590:	ldr	x0, [x8, #8]
  40c594:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  40c598:	add	x1, x1, #0xa6c
  40c59c:	bl	402470 <strcmp@plt>
  40c5a0:	cbz	w0, 40c5a8 <ferror@plt+0x9e78>
  40c5a4:	b	40c658 <ferror@plt+0x9f28>
  40c5a8:	ldr	x8, [sp, #16]
  40c5ac:	ldr	x0, [x8]
  40c5b0:	add	x1, sp, #0x28
  40c5b4:	mov	x9, xzr
  40c5b8:	mov	x2, x9
  40c5bc:	bl	40f9d8 <ferror@plt+0xd2a8>
  40c5c0:	cmp	w0, #0x0
  40c5c4:	cset	w10, ge  // ge = tcont
  40c5c8:	tbnz	w10, #0, 40c5e8 <ferror@plt+0x9eb8>
  40c5cc:	ldr	x8, [sp, #16]
  40c5d0:	ldr	x2, [x8]
  40c5d4:	mov	w0, #0x4                   	// #4
  40c5d8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c5dc:	add	x1, x1, #0xe58
  40c5e0:	bl	40dca4 <ferror@plt+0xb574>
  40c5e4:	b	40c658 <ferror@plt+0x9f28>
  40c5e8:	add	x8, sp, #0x28
  40c5ec:	str	x8, [sp, #32]
  40c5f0:	ldr	x8, [sp, #16]
  40c5f4:	ldr	x0, [x8, #40]
  40c5f8:	ldr	x1, [sp, #32]
  40c5fc:	ldr	x9, [x8, #24]
  40c600:	add	x2, x9, #0x78
  40c604:	ldr	x9, [x8, #24]
  40c608:	ldrh	w3, [x9, #104]
  40c60c:	bl	40d240 <ferror@plt+0xab10>
  40c610:	str	w0, [sp, #28]
  40c614:	ldr	w10, [sp, #28]
  40c618:	cbz	w10, 40c658 <ferror@plt+0x9f28>
  40c61c:	ldr	x8, [sp, #16]
  40c620:	ldr	x9, [x8, #56]
  40c624:	ldr	x9, [x9]
  40c628:	mov	x10, #0x1013                	// #4115
  40c62c:	add	x9, x9, x10
  40c630:	ldrb	w11, [x9]
  40c634:	cbz	w11, 40c658 <ferror@plt+0x9f28>
  40c638:	ldr	x2, [sp, #32]
  40c63c:	ldr	x8, [sp, #16]
  40c640:	ldr	x9, [x8, #24]
  40c644:	add	x3, x9, #0x78
  40c648:	mov	w0, #0x4                   	// #4
  40c64c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c650:	add	x1, x1, #0xe71
  40c654:	bl	40dca4 <ferror@plt+0xb574>
  40c658:	ldr	x8, [sp, #16]
  40c65c:	ldr	x9, [x8, #16]
  40c660:	ldr	x9, [x9]
  40c664:	ldr	x10, [x8, #24]
  40c668:	ldr	x10, [x10, #32]
  40c66c:	cmp	x9, x10
  40c670:	b.ne	40c680 <ferror@plt+0x9f50>  // b.any
  40c674:	mov	x8, xzr
  40c678:	str	x8, [sp]
  40c67c:	b	40c690 <ferror@plt+0x9f60>
  40c680:	ldr	x8, [sp, #16]
  40c684:	ldr	x9, [x8, #16]
  40c688:	ldr	x9, [x9]
  40c68c:	str	x9, [sp]
  40c690:	ldr	x8, [sp]
  40c694:	ldr	x9, [sp, #16]
  40c698:	str	x8, [x9, #16]
  40c69c:	b	40c560 <ferror@plt+0x9e30>
  40c6a0:	ldr	x8, [sp, #16]
  40c6a4:	ldr	x9, [x8, #32]
  40c6a8:	add	x9, x9, #0x1
  40c6ac:	str	x9, [x8, #32]
  40c6b0:	b	40c4f0 <ferror@plt+0x9dc0>
  40c6b4:	ldr	x8, [sp, #16]
  40c6b8:	ldr	x0, [x8, #40]
  40c6bc:	ldr	x1, [x8, #48]
  40c6c0:	bl	40d50c <ferror@plt+0xaddc>
  40c6c4:	ldr	x8, [sp, #16]
  40c6c8:	ldr	x0, [x8, #40]
  40c6cc:	bl	40d694 <ferror@plt+0xaf64>
  40c6d0:	stur	wzr, [x29, #-4]
  40c6d4:	ldur	w0, [x29, #-4]
  40c6d8:	add	sp, sp, #0x1, lsl #12
  40c6dc:	add	sp, sp, #0x70
  40c6e0:	ldr	x28, [sp, #16]
  40c6e4:	ldp	x29, x30, [sp], #32
  40c6e8:	ret
  40c6ec:	sub	sp, sp, #0x60
  40c6f0:	stp	x29, x30, [sp, #80]
  40c6f4:	add	x29, sp, #0x50
  40c6f8:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40c6fc:	add	x8, x8, #0xe90
  40c700:	stur	x0, [x29, #-8]
  40c704:	stur	x1, [x29, #-16]
  40c708:	ldur	x1, [x29, #-16]
  40c70c:	mov	x0, x8
  40c710:	bl	4020f0 <fputs@plt>
  40c714:	stur	xzr, [x29, #-24]
  40c718:	ldur	x8, [x29, #-24]
  40c71c:	ldur	x9, [x29, #-8]
  40c720:	ldr	x9, [x9, #24]
  40c724:	cmp	x8, x9
  40c728:	b.cs	40c818 <ferror@plt+0xa0e8>  // b.hs, b.nlast
  40c72c:	ldur	x8, [x29, #-8]
  40c730:	ldr	x8, [x8, #16]
  40c734:	ldur	x9, [x29, #-24]
  40c738:	mov	x10, #0x8                   	// #8
  40c73c:	mul	x9, x10, x9
  40c740:	add	x8, x8, x9
  40c744:	ldr	x8, [x8]
  40c748:	stur	x8, [x29, #-32]
  40c74c:	ldur	x8, [x29, #-32]
  40c750:	ldr	x8, [x8, #32]
  40c754:	cbnz	x8, 40c764 <ferror@plt+0xa034>
  40c758:	mov	x8, xzr
  40c75c:	str	x8, [sp, #16]
  40c760:	b	40c770 <ferror@plt+0xa040>
  40c764:	ldur	x8, [x29, #-32]
  40c768:	ldr	x8, [x8, #32]
  40c76c:	str	x8, [sp, #16]
  40c770:	ldr	x8, [sp, #16]
  40c774:	str	x8, [sp, #40]
  40c778:	ldr	x8, [sp, #40]
  40c77c:	cbz	x8, 40c808 <ferror@plt+0xa0d8>
  40c780:	ldr	x0, [sp, #40]
  40c784:	bl	41b0a8 <ferror@plt+0x18978>
  40c788:	str	x0, [sp, #32]
  40c78c:	ldr	x0, [sp, #40]
  40c790:	bl	41b0e8 <ferror@plt+0x189b8>
  40c794:	str	x0, [sp, #24]
  40c798:	ldr	x0, [sp, #32]
  40c79c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c7a0:	add	x1, x1, #0xbfe
  40c7a4:	bl	402470 <strcmp@plt>
  40c7a8:	cbz	w0, 40c7b0 <ferror@plt+0xa080>
  40c7ac:	b	40c7cc <ferror@plt+0xa09c>
  40c7b0:	ldur	x0, [x29, #-16]
  40c7b4:	ldur	x8, [x29, #-32]
  40c7b8:	add	x2, x8, #0x78
  40c7bc:	ldr	x3, [sp, #24]
  40c7c0:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c7c4:	add	x1, x1, #0xec8
  40c7c8:	bl	4026f0 <fprintf@plt>
  40c7cc:	ldr	x8, [sp, #40]
  40c7d0:	ldr	x8, [x8]
  40c7d4:	ldur	x9, [x29, #-32]
  40c7d8:	ldr	x9, [x9, #32]
  40c7dc:	cmp	x8, x9
  40c7e0:	b.ne	40c7f0 <ferror@plt+0xa0c0>  // b.any
  40c7e4:	mov	x8, xzr
  40c7e8:	str	x8, [sp, #8]
  40c7ec:	b	40c7fc <ferror@plt+0xa0cc>
  40c7f0:	ldr	x8, [sp, #40]
  40c7f4:	ldr	x8, [x8]
  40c7f8:	str	x8, [sp, #8]
  40c7fc:	ldr	x8, [sp, #8]
  40c800:	str	x8, [sp, #40]
  40c804:	b	40c778 <ferror@plt+0xa048>
  40c808:	ldur	x8, [x29, #-24]
  40c80c:	add	x8, x8, #0x1
  40c810:	stur	x8, [x29, #-24]
  40c814:	b	40c718 <ferror@plt+0x9fe8>
  40c818:	mov	w8, wzr
  40c81c:	mov	w0, w8
  40c820:	ldp	x29, x30, [sp, #80]
  40c824:	add	sp, sp, #0x60
  40c828:	ret
  40c82c:	sub	sp, sp, #0x50
  40c830:	stp	x29, x30, [sp, #64]
  40c834:	add	x29, sp, #0x40
  40c838:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40c83c:	add	x8, x8, #0xed7
  40c840:	add	x9, sp, #0x20
  40c844:	stur	x0, [x29, #-8]
  40c848:	stur	x1, [x29, #-16]
  40c84c:	ldur	x1, [x29, #-16]
  40c850:	mov	x0, x8
  40c854:	str	x9, [sp, #8]
  40c858:	bl	4020f0 <fputs@plt>
  40c85c:	ldur	x8, [x29, #-8]
  40c860:	ldr	x8, [x8, #64]
  40c864:	mov	x0, x8
  40c868:	ldr	x1, [sp, #8]
  40c86c:	bl	40f648 <ferror@plt+0xcf18>
  40c870:	add	x0, sp, #0x20
  40c874:	mov	x8, xzr
  40c878:	mov	x1, x8
  40c87c:	add	x2, sp, #0x18
  40c880:	bl	40f67c <ferror@plt+0xcf4c>
  40c884:	tbnz	w0, #0, 40c88c <ferror@plt+0xa15c>
  40c888:	b	40c8cc <ferror@plt+0xa19c>
  40c88c:	ldr	x8, [sp, #24]
  40c890:	str	x8, [sp, #16]
  40c894:	ldr	x8, [sp, #16]
  40c898:	ldr	x8, [x8]
  40c89c:	cbnz	x8, 40c8a4 <ferror@plt+0xa174>
  40c8a0:	b	40c870 <ferror@plt+0xa140>
  40c8a4:	ldur	x0, [x29, #-16]
  40c8a8:	ldr	x8, [sp, #16]
  40c8ac:	add	x2, x8, #0x10
  40c8b0:	ldr	x8, [sp, #16]
  40c8b4:	ldr	x8, [x8]
  40c8b8:	add	x3, x8, #0x78
  40c8bc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c8c0:	add	x1, x1, #0xf09
  40c8c4:	bl	4026f0 <fprintf@plt>
  40c8c8:	b	40c870 <ferror@plt+0xa140>
  40c8cc:	mov	w8, wzr
  40c8d0:	mov	w0, w8
  40c8d4:	ldp	x29, x30, [sp, #64]
  40c8d8:	add	sp, sp, #0x50
  40c8dc:	ret
  40c8e0:	stp	x29, x30, [sp, #-32]!
  40c8e4:	str	x28, [sp, #16]
  40c8e8:	mov	x29, sp
  40c8ec:	sub	sp, sp, #0x490
  40c8f0:	mov	w8, #0x0                   	// #0
  40c8f4:	mov	x9, #0x7                   	// #7
  40c8f8:	adrp	x10, 437000 <ferror@plt+0x348d0>
  40c8fc:	add	x10, x10, #0x470
  40c900:	add	x11, sp, #0x70
  40c904:	add	x12, sp, #0x58
  40c908:	stur	x0, [x29, #-16]
  40c90c:	stur	x1, [x29, #-24]
  40c910:	str	x11, [sp, #88]
  40c914:	str	wzr, [sp, #84]
  40c918:	ldrsw	x11, [sp, #84]
  40c91c:	add	x11, x11, #0x400
  40c920:	str	x11, [sp, #96]
  40c924:	strb	w8, [x12, #16]
  40c928:	str	x9, [sp, #72]
  40c92c:	str	wzr, [sp, #44]
  40c930:	ldur	x9, [x29, #-24]
  40c934:	ldr	x10, [x10]
  40c938:	cmp	x9, x10
  40c93c:	b.ne	40c950 <ferror@plt+0xa220>  // b.any
  40c940:	stur	wzr, [x29, #-4]
  40c944:	mov	w8, #0x1                   	// #1
  40c948:	str	w8, [sp, #40]
  40c94c:	b	40cafc <ferror@plt+0xa3cc>
  40c950:	bl	40d1e4 <ferror@plt+0xaab4>
  40c954:	stur	x0, [x29, #-32]
  40c958:	ldur	x8, [x29, #-32]
  40c95c:	cbnz	x8, 40c974 <ferror@plt+0xa244>
  40c960:	mov	w8, #0xfffffff4            	// #-12
  40c964:	stur	w8, [x29, #-4]
  40c968:	mov	w8, #0x1                   	// #1
  40c96c:	str	w8, [sp, #40]
  40c970:	b	40cafc <ferror@plt+0xa3cc>
  40c974:	ldr	x2, [sp, #72]
  40c978:	add	x0, sp, #0x70
  40c97c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40c980:	add	x1, x1, #0xf1d
  40c984:	bl	4020a0 <memcpy@plt>
  40c988:	ldur	x8, [x29, #-16]
  40c98c:	ldr	x0, [x8, #64]
  40c990:	add	x1, sp, #0x38
  40c994:	bl	40f648 <ferror@plt+0xcf18>
  40c998:	add	x0, sp, #0x38
  40c99c:	mov	x8, xzr
  40c9a0:	mov	x1, x8
  40c9a4:	add	x2, sp, #0x30
  40c9a8:	bl	40f67c <ferror@plt+0xcf4c>
  40c9ac:	tbnz	w0, #0, 40c9b4 <ferror@plt+0xa284>
  40c9b0:	b	40ca9c <ferror@plt+0xa36c>
  40c9b4:	ldr	x8, [sp, #48]
  40c9b8:	str	x8, [sp, #24]
  40c9bc:	ldr	x8, [sp, #24]
  40c9c0:	ldr	x8, [x8]
  40c9c4:	cbnz	x8, 40c9cc <ferror@plt+0xa29c>
  40c9c8:	b	40c998 <ferror@plt+0xa268>
  40c9cc:	ldr	x8, [sp, #24]
  40c9d0:	add	x0, x8, #0x10
  40c9d4:	bl	4020e0 <strlen@plt>
  40c9d8:	str	x0, [sp, #16]
  40c9dc:	ldr	x8, [sp, #72]
  40c9e0:	ldr	x9, [sp, #16]
  40c9e4:	add	x8, x8, x9
  40c9e8:	add	x1, x8, #0x1
  40c9ec:	add	x0, sp, #0x58
  40c9f0:	bl	40f800 <ferror@plt+0xd0d0>
  40c9f4:	cmp	w0, #0x0
  40c9f8:	cset	w10, ge  // ge = tcont
  40c9fc:	tbnz	w10, #0, 40ca0c <ferror@plt+0xa2dc>
  40ca00:	mov	w8, #0xfffffff4            	// #-12
  40ca04:	str	w8, [sp, #44]
  40ca08:	b	40caa8 <ferror@plt+0xa378>
  40ca0c:	add	x0, sp, #0x58
  40ca10:	bl	409d04 <ferror@plt+0x75d4>
  40ca14:	ldr	x8, [sp, #72]
  40ca18:	add	x0, x0, x8
  40ca1c:	ldr	x8, [sp, #24]
  40ca20:	add	x1, x8, #0x10
  40ca24:	ldr	x8, [sp, #16]
  40ca28:	add	x2, x8, #0x1
  40ca2c:	bl	4020a0 <memcpy@plt>
  40ca30:	ldur	x0, [x29, #-32]
  40ca34:	ldr	x8, [sp, #24]
  40ca38:	ldr	x8, [x8]
  40ca3c:	add	x2, x8, #0x78
  40ca40:	ldr	x8, [sp, #24]
  40ca44:	ldr	x8, [x8]
  40ca48:	ldrh	w3, [x8, #104]
  40ca4c:	add	x1, sp, #0x70
  40ca50:	bl	40d240 <ferror@plt+0xab10>
  40ca54:	str	w0, [sp, #36]
  40ca58:	ldr	w9, [sp, #36]
  40ca5c:	cbz	w9, 40ca98 <ferror@plt+0xa368>
  40ca60:	ldur	x8, [x29, #-16]
  40ca64:	ldr	x8, [x8]
  40ca68:	mov	x9, #0x1013                	// #4115
  40ca6c:	add	x8, x8, x9
  40ca70:	ldrb	w10, [x8]
  40ca74:	cbz	w10, 40ca98 <ferror@plt+0xa368>
  40ca78:	ldr	x8, [sp, #24]
  40ca7c:	ldr	x8, [x8]
  40ca80:	add	x3, x8, #0x78
  40ca84:	mov	w0, #0x4                   	// #4
  40ca88:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ca8c:	add	x1, x1, #0xf25
  40ca90:	add	x2, sp, #0x70
  40ca94:	bl	40dca4 <ferror@plt+0xb574>
  40ca98:	b	40c998 <ferror@plt+0xa268>
  40ca9c:	ldur	x0, [x29, #-32]
  40caa0:	ldur	x1, [x29, #-24]
  40caa4:	bl	40d50c <ferror@plt+0xaddc>
  40caa8:	ldur	x0, [x29, #-32]
  40caac:	bl	40d694 <ferror@plt+0xaf64>
  40cab0:	ldr	w8, [sp, #44]
  40cab4:	cmp	w8, #0x0
  40cab8:	cset	w8, ge  // ge = tcont
  40cabc:	tbnz	w8, #0, 40caec <ferror@plt+0xa3bc>
  40cac0:	ldr	w8, [sp, #44]
  40cac4:	mov	w9, wzr
  40cac8:	subs	w0, w9, w8
  40cacc:	bl	402370 <strerror@plt>
  40cad0:	mov	w8, #0x3                   	// #3
  40cad4:	str	x0, [sp, #8]
  40cad8:	mov	w0, w8
  40cadc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40cae0:	add	x1, x1, #0xf43
  40cae4:	ldr	x2, [sp, #8]
  40cae8:	bl	40dca4 <ferror@plt+0xb574>
  40caec:	ldr	w8, [sp, #44]
  40caf0:	stur	w8, [x29, #-4]
  40caf4:	mov	w8, #0x1                   	// #1
  40caf8:	str	w8, [sp, #40]
  40cafc:	add	x0, sp, #0x58
  40cb00:	bl	40f8dc <ferror@plt+0xd1ac>
  40cb04:	ldur	w0, [x29, #-4]
  40cb08:	add	sp, sp, #0x490
  40cb0c:	ldr	x28, [sp, #16]
  40cb10:	ldp	x29, x30, [sp], #32
  40cb14:	ret
  40cb18:	stp	x29, x30, [sp, #-32]!
  40cb1c:	str	x28, [sp, #16]
  40cb20:	mov	x29, sp
  40cb24:	sub	sp, sp, #0x2, lsl #12
  40cb28:	sub	sp, sp, #0x30
  40cb2c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40cb30:	add	x8, x8, #0x470
  40cb34:	stur	x0, [x29, #-16]
  40cb38:	stur	x1, [x29, #-24]
  40cb3c:	ldur	x9, [x29, #-24]
  40cb40:	ldr	x8, [x8]
  40cb44:	cmp	x9, x8
  40cb48:	b.ne	40cb54 <ferror@plt+0xa424>  // b.any
  40cb4c:	stur	wzr, [x29, #-4]
  40cb50:	b	40cc68 <ferror@plt+0xa538>
  40cb54:	ldur	x8, [x29, #-16]
  40cb58:	ldr	x8, [x8]
  40cb5c:	add	x0, x8, #0x8
  40cb60:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40cb64:	add	x1, x1, #0xf57
  40cb68:	mov	w9, wzr
  40cb6c:	mov	w2, w9
  40cb70:	adrp	x3, 423000 <ferror@plt+0x208d0>
  40cb74:	add	x3, x3, #0x7c2
  40cb78:	bl	40a9b4 <ferror@plt+0x8284>
  40cb7c:	stur	x0, [x29, #-32]
  40cb80:	ldur	x8, [x29, #-32]
  40cb84:	cbnz	x8, 40cb90 <ferror@plt+0xa460>
  40cb88:	stur	wzr, [x29, #-4]
  40cb8c:	b	40cc68 <ferror@plt+0xa538>
  40cb90:	bl	40d1e4 <ferror@plt+0xaab4>
  40cb94:	stur	x0, [x29, #-40]
  40cb98:	ldur	x8, [x29, #-40]
  40cb9c:	cbnz	x8, 40cbb4 <ferror@plt+0xa484>
  40cba0:	ldur	x0, [x29, #-32]
  40cba4:	bl	402240 <fclose@plt>
  40cba8:	mov	w8, #0xfffffff4            	// #-12
  40cbac:	stur	w8, [x29, #-4]
  40cbb0:	b	40cc68 <ferror@plt+0xa538>
  40cbb4:	ldur	x2, [x29, #-32]
  40cbb8:	add	x0, sp, #0x1, lsl #12
  40cbbc:	add	x0, x0, #0x8
  40cbc0:	mov	w1, #0x1000                	// #4096
  40cbc4:	bl	402700 <fgets@plt>
  40cbc8:	cbz	x0, 40cc48 <ferror@plt+0xa518>
  40cbcc:	bl	402490 <__ctype_b_loc@plt>
  40cbd0:	ldr	x8, [x0]
  40cbd4:	add	x9, sp, #0x9
  40cbd8:	ldrb	w9, [x9, #4095]
  40cbdc:	ldrh	w9, [x8, w9, sxtw #1]
  40cbe0:	and	w9, w9, #0x400
  40cbe4:	cbnz	w9, 40cc04 <ferror@plt+0xa4d4>
  40cbe8:	mov	w0, #0x3                   	// #3
  40cbec:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40cbf0:	add	x1, x1, #0xf67
  40cbf4:	add	x2, sp, #0x1, lsl #12
  40cbf8:	add	x2, x2, #0x8
  40cbfc:	bl	40dca4 <ferror@plt+0xb574>
  40cc00:	b	40cbb4 <ferror@plt+0xa484>
  40cc04:	add	x0, sp, #0x1, lsl #12
  40cc08:	add	x0, x0, #0x8
  40cc0c:	add	x8, sp, #0x8
  40cc10:	mov	x1, x8
  40cc14:	mov	x9, xzr
  40cc18:	mov	x2, x9
  40cc1c:	str	x8, [sp]
  40cc20:	bl	40fd68 <ferror@plt+0xd638>
  40cc24:	ldur	x8, [x29, #-40]
  40cc28:	mov	x0, x8
  40cc2c:	ldr	x1, [sp]
  40cc30:	adrp	x2, 425000 <ferror@plt+0x228d0>
  40cc34:	add	x2, x2, #0xbdb
  40cc38:	mov	w10, wzr
  40cc3c:	mov	w3, w10
  40cc40:	bl	40d240 <ferror@plt+0xab10>
  40cc44:	b	40cbb4 <ferror@plt+0xa484>
  40cc48:	ldur	x0, [x29, #-40]
  40cc4c:	ldur	x1, [x29, #-24]
  40cc50:	bl	40d50c <ferror@plt+0xaddc>
  40cc54:	ldur	x0, [x29, #-40]
  40cc58:	bl	40d694 <ferror@plt+0xaf64>
  40cc5c:	ldur	x0, [x29, #-32]
  40cc60:	bl	402240 <fclose@plt>
  40cc64:	stur	wzr, [x29, #-4]
  40cc68:	ldur	w0, [x29, #-4]
  40cc6c:	add	sp, sp, #0x2, lsl #12
  40cc70:	add	sp, sp, #0x30
  40cc74:	ldr	x28, [sp, #16]
  40cc78:	ldp	x29, x30, [sp], #32
  40cc7c:	ret
  40cc80:	sub	sp, sp, #0x80
  40cc84:	stp	x29, x30, [sp, #112]
  40cc88:	add	x29, sp, #0x70
  40cc8c:	mov	w8, #0x1                   	// #1
  40cc90:	stur	x0, [x29, #-8]
  40cc94:	stur	x1, [x29, #-16]
  40cc98:	sturb	w8, [x29, #-25]
  40cc9c:	stur	xzr, [x29, #-24]
  40cca0:	ldur	x8, [x29, #-24]
  40cca4:	ldur	x9, [x29, #-8]
  40cca8:	ldr	x9, [x9, #24]
  40ccac:	cmp	x8, x9
  40ccb0:	b.cs	40cec8 <ferror@plt+0xa798>  // b.hs, b.nlast
  40ccb4:	ldur	x8, [x29, #-8]
  40ccb8:	ldr	x8, [x8, #16]
  40ccbc:	ldur	x9, [x29, #-24]
  40ccc0:	mov	x10, #0x8                   	// #8
  40ccc4:	mul	x9, x10, x9
  40ccc8:	add	x8, x8, x9
  40cccc:	ldr	x8, [x8]
  40ccd0:	stur	x8, [x29, #-40]
  40ccd4:	mov	x8, xzr
  40ccd8:	str	x8, [sp, #56]
  40ccdc:	mov	w11, #0x0                   	// #0
  40cce0:	strb	w11, [sp, #55]
  40cce4:	str	wzr, [sp, #48]
  40cce8:	str	wzr, [sp, #44]
  40ccec:	ldur	x8, [x29, #-40]
  40ccf0:	ldr	x8, [x8, #32]
  40ccf4:	cbnz	x8, 40cd04 <ferror@plt+0xa5d4>
  40ccf8:	mov	x8, xzr
  40ccfc:	str	x8, [sp, #8]
  40cd00:	b	40cd10 <ferror@plt+0xa5e0>
  40cd04:	ldur	x8, [x29, #-40]
  40cd08:	ldr	x8, [x8, #32]
  40cd0c:	str	x8, [sp, #8]
  40cd10:	ldr	x8, [sp, #8]
  40cd14:	stur	x8, [x29, #-48]
  40cd18:	ldur	x8, [x29, #-48]
  40cd1c:	cbz	x8, 40ce3c <ferror@plt+0xa70c>
  40cd20:	ldur	x0, [x29, #-48]
  40cd24:	bl	41b0a8 <ferror@plt+0x18978>
  40cd28:	str	x0, [sp, #32]
  40cd2c:	ldur	x0, [x29, #-48]
  40cd30:	bl	41b0e8 <ferror@plt+0x189b8>
  40cd34:	str	x0, [sp, #24]
  40cd38:	ldr	x0, [sp, #32]
  40cd3c:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  40cd40:	add	x1, x1, #0xa6c
  40cd44:	bl	402470 <strcmp@plt>
  40cd48:	cbz	w0, 40cd50 <ferror@plt+0xa620>
  40cd4c:	b	40ce00 <ferror@plt+0xa6d0>
  40cd50:	ldr	x0, [sp, #24]
  40cd54:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40cd58:	add	x1, x1, #0xf89
  40cd5c:	mov	x2, #0x8                   	// #8
  40cd60:	bl	4022a0 <strncmp@plt>
  40cd64:	cbnz	w0, 40cd78 <ferror@plt+0xa648>
  40cd68:	ldr	x8, [sp, #24]
  40cd6c:	add	x8, x8, #0x8
  40cd70:	str	x8, [sp, #56]
  40cd74:	b	40cdec <ferror@plt+0xa6bc>
  40cd78:	ldr	x0, [sp, #24]
  40cd7c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40cd80:	add	x1, x1, #0xf92
  40cd84:	add	x2, sp, #0x14
  40cd88:	add	x3, sp, #0x10
  40cd8c:	bl	4025f0 <__isoc99_sscanf@plt>
  40cd90:	cmp	w0, #0x2
  40cd94:	b.ne	40cdb4 <ferror@plt+0xa684>  // b.any
  40cd98:	mov	w8, #0x63                  	// #99
  40cd9c:	strb	w8, [sp, #55]
  40cda0:	ldr	w8, [sp, #20]
  40cda4:	str	w8, [sp, #48]
  40cda8:	ldr	w8, [sp, #16]
  40cdac:	str	w8, [sp, #44]
  40cdb0:	b	40cdec <ferror@plt+0xa6bc>
  40cdb4:	ldr	x0, [sp, #24]
  40cdb8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40cdbc:	add	x1, x1, #0xfa3
  40cdc0:	add	x2, sp, #0x14
  40cdc4:	add	x3, sp, #0x10
  40cdc8:	bl	4025f0 <__isoc99_sscanf@plt>
  40cdcc:	cmp	w0, #0x2
  40cdd0:	b.ne	40cdec <ferror@plt+0xa6bc>  // b.any
  40cdd4:	mov	w8, #0x62                  	// #98
  40cdd8:	strb	w8, [sp, #55]
  40cddc:	ldr	w8, [sp, #20]
  40cde0:	str	w8, [sp, #48]
  40cde4:	ldr	w8, [sp, #16]
  40cde8:	str	w8, [sp, #44]
  40cdec:	ldrb	w8, [sp, #55]
  40cdf0:	cbz	w8, 40ce00 <ferror@plt+0xa6d0>
  40cdf4:	ldr	x8, [sp, #56]
  40cdf8:	cbz	x8, 40ce00 <ferror@plt+0xa6d0>
  40cdfc:	b	40ce3c <ferror@plt+0xa70c>
  40ce00:	ldur	x8, [x29, #-48]
  40ce04:	ldr	x8, [x8]
  40ce08:	ldur	x9, [x29, #-40]
  40ce0c:	ldr	x9, [x9, #32]
  40ce10:	cmp	x8, x9
  40ce14:	b.ne	40ce24 <ferror@plt+0xa6f4>  // b.any
  40ce18:	mov	x8, xzr
  40ce1c:	str	x8, [sp]
  40ce20:	b	40ce30 <ferror@plt+0xa700>
  40ce24:	ldur	x8, [x29, #-48]
  40ce28:	ldr	x8, [x8]
  40ce2c:	str	x8, [sp]
  40ce30:	ldr	x8, [sp]
  40ce34:	stur	x8, [x29, #-48]
  40ce38:	b	40cd18 <ferror@plt+0xa5e8>
  40ce3c:	ldr	x8, [sp, #56]
  40ce40:	cbz	x8, 40ceb8 <ferror@plt+0xa788>
  40ce44:	ldrb	w8, [sp, #55]
  40ce48:	cbz	w8, 40ce9c <ferror@plt+0xa76c>
  40ce4c:	ldurb	w8, [x29, #-25]
  40ce50:	tbnz	w8, #0, 40ce58 <ferror@plt+0xa728>
  40ce54:	b	40ce70 <ferror@plt+0xa740>
  40ce58:	ldur	x1, [x29, #-16]
  40ce5c:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40ce60:	add	x0, x0, #0xfb5
  40ce64:	bl	4020f0 <fputs@plt>
  40ce68:	mov	w8, #0x0                   	// #0
  40ce6c:	sturb	w8, [x29, #-25]
  40ce70:	ldur	x0, [x29, #-16]
  40ce74:	ldur	x8, [x29, #-40]
  40ce78:	add	x2, x8, #0x78
  40ce7c:	ldr	x3, [sp, #56]
  40ce80:	ldrb	w4, [sp, #55]
  40ce84:	ldr	w5, [sp, #48]
  40ce88:	ldr	w6, [sp, #44]
  40ce8c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ce90:	add	x1, x1, #0xfea
  40ce94:	bl	4026f0 <fprintf@plt>
  40ce98:	b	40ceb8 <ferror@plt+0xa788>
  40ce9c:	ldur	x8, [x29, #-40]
  40cea0:	add	x2, x8, #0x78
  40cea4:	ldr	x3, [sp, #56]
  40cea8:	mov	w0, #0x3                   	// #3
  40ceac:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40ceb0:	add	x1, x1, #0xff9
  40ceb4:	bl	40dca4 <ferror@plt+0xb574>
  40ceb8:	ldur	x8, [x29, #-24]
  40cebc:	add	x8, x8, #0x1
  40cec0:	stur	x8, [x29, #-24]
  40cec4:	b	40cca0 <ferror@plt+0xa570>
  40cec8:	mov	w8, wzr
  40cecc:	mov	w0, w8
  40ced0:	ldp	x29, x30, [sp, #112]
  40ced4:	add	sp, sp, #0x80
  40ced8:	ret
  40cedc:	sub	sp, sp, #0x10
  40cee0:	str	x0, [sp]
  40cee4:	ldr	x8, [sp]
  40cee8:	ldr	x8, [x8, #16]
  40ceec:	cbz	x8, 40cf00 <ferror@plt+0xa7d0>
  40cef0:	ldr	x8, [sp]
  40cef4:	ldr	x8, [x8, #16]
  40cef8:	str	x8, [sp, #8]
  40cefc:	b	40cf0c <ferror@plt+0xa7dc>
  40cf00:	ldr	x8, [sp]
  40cf04:	ldr	x8, [x8, #8]
  40cf08:	str	x8, [sp, #8]
  40cf0c:	ldr	x0, [sp, #8]
  40cf10:	add	sp, sp, #0x10
  40cf14:	ret
  40cf18:	sub	sp, sp, #0x40
  40cf1c:	stp	x29, x30, [sp, #48]
  40cf20:	add	x29, sp, #0x30
  40cf24:	stur	x0, [x29, #-16]
  40cf28:	str	x1, [sp, #24]
  40cf2c:	str	xzr, [sp, #8]
  40cf30:	ldur	x0, [x29, #-16]
  40cf34:	bl	40cff8 <ferror@plt+0xa8c8>
  40cf38:	ldr	x8, [sp, #24]
  40cf3c:	str	x0, [x8]
  40cf40:	ldr	x8, [sp, #24]
  40cf44:	ldr	x8, [x8]
  40cf48:	cbnz	x8, 40cf58 <ferror@plt+0xa828>
  40cf4c:	mov	x8, xzr
  40cf50:	stur	x8, [x29, #-8]
  40cf54:	b	40cfe8 <ferror@plt+0xa8b8>
  40cf58:	ldr	x8, [sp, #24]
  40cf5c:	ldr	x8, [x8]
  40cf60:	mov	x9, #0x8                   	// #8
  40cf64:	mul	x0, x9, x8
  40cf68:	bl	402280 <malloc@plt>
  40cf6c:	str	x0, [sp, #16]
  40cf70:	ldr	x8, [sp, #16]
  40cf74:	cbnz	x8, 40cf84 <ferror@plt+0xa854>
  40cf78:	mov	x8, xzr
  40cf7c:	stur	x8, [x29, #-8]
  40cf80:	b	40cfe8 <ferror@plt+0xa8b8>
  40cf84:	ldur	x0, [x29, #-16]
  40cf88:	ldr	x1, [sp, #16]
  40cf8c:	ldr	x8, [sp, #24]
  40cf90:	ldr	x2, [x8]
  40cf94:	add	x3, sp, #0x8
  40cf98:	bl	40d07c <ferror@plt+0xa94c>
  40cf9c:	cmp	w0, #0x0
  40cfa0:	cset	w9, ge  // ge = tcont
  40cfa4:	tbnz	w9, #0, 40cfbc <ferror@plt+0xa88c>
  40cfa8:	ldr	x0, [sp, #16]
  40cfac:	bl	4024e0 <free@plt>
  40cfb0:	mov	x8, xzr
  40cfb4:	stur	x8, [x29, #-8]
  40cfb8:	b	40cfe8 <ferror@plt+0xa8b8>
  40cfbc:	ldr	x0, [sp, #16]
  40cfc0:	ldr	x1, [sp, #8]
  40cfc4:	mov	x2, #0x8                   	// #8
  40cfc8:	adrp	x3, 40b000 <ferror@plt+0x88d0>
  40cfcc:	add	x3, x3, #0xe94
  40cfd0:	bl	4021f0 <qsort@plt>
  40cfd4:	ldr	x8, [sp, #8]
  40cfd8:	ldr	x9, [sp, #24]
  40cfdc:	str	x8, [x9]
  40cfe0:	ldr	x8, [sp, #16]
  40cfe4:	stur	x8, [x29, #-8]
  40cfe8:	ldur	x0, [x29, #-8]
  40cfec:	ldp	x29, x30, [sp, #48]
  40cff0:	add	sp, sp, #0x40
  40cff4:	ret
  40cff8:	sub	sp, sp, #0x30
  40cffc:	stp	x29, x30, [sp, #32]
  40d000:	add	x29, sp, #0x20
  40d004:	stur	x0, [x29, #-8]
  40d008:	str	xzr, [sp, #8]
  40d00c:	str	xzr, [sp, #16]
  40d010:	ldr	x8, [sp, #16]
  40d014:	ldur	x9, [x29, #-8]
  40d018:	ldr	x9, [x9, #56]
  40d01c:	cmp	x8, x9
  40d020:	b.cs	40d06c <ferror@plt+0xa93c>  // b.hs, b.nlast
  40d024:	ldur	x8, [x29, #-8]
  40d028:	ldr	x8, [x8, #48]
  40d02c:	ldr	x9, [sp, #16]
  40d030:	mov	x10, #0x8                   	// #8
  40d034:	mul	x9, x10, x9
  40d038:	add	x8, x8, x9
  40d03c:	ldr	x8, [x8]
  40d040:	str	x8, [sp]
  40d044:	ldr	x0, [sp]
  40d048:	bl	40cff8 <ferror@plt+0xa8c8>
  40d04c:	add	x8, x0, #0x1
  40d050:	ldr	x9, [sp, #8]
  40d054:	add	x8, x9, x8
  40d058:	str	x8, [sp, #8]
  40d05c:	ldr	x8, [sp, #16]
  40d060:	add	x8, x8, #0x1
  40d064:	str	x8, [sp, #16]
  40d068:	b	40d010 <ferror@plt+0xa8e0>
  40d06c:	ldr	x0, [sp, #8]
  40d070:	ldp	x29, x30, [sp, #32]
  40d074:	add	sp, sp, #0x30
  40d078:	ret
  40d07c:	sub	sp, sp, #0x60
  40d080:	stp	x29, x30, [sp, #80]
  40d084:	add	x29, sp, #0x50
  40d088:	stur	x0, [x29, #-16]
  40d08c:	stur	x1, [x29, #-24]
  40d090:	stur	x2, [x29, #-32]
  40d094:	str	x3, [sp, #40]
  40d098:	str	wzr, [sp, #28]
  40d09c:	str	xzr, [sp, #32]
  40d0a0:	ldr	x8, [sp, #32]
  40d0a4:	ldur	x9, [x29, #-16]
  40d0a8:	ldr	x9, [x9, #56]
  40d0ac:	cmp	x8, x9
  40d0b0:	b.cs	40d1cc <ferror@plt+0xaa9c>  // b.hs, b.nlast
  40d0b4:	ldur	x8, [x29, #-16]
  40d0b8:	ldr	x8, [x8, #48]
  40d0bc:	ldr	x9, [sp, #32]
  40d0c0:	mov	x10, #0x8                   	// #8
  40d0c4:	mul	x9, x10, x9
  40d0c8:	add	x8, x8, x9
  40d0cc:	ldr	x8, [x8]
  40d0d0:	str	x8, [sp, #16]
  40d0d4:	mov	w11, #0x0                   	// #0
  40d0d8:	strb	w11, [sp, #7]
  40d0dc:	str	xzr, [sp, #8]
  40d0e0:	ldr	x8, [sp, #8]
  40d0e4:	ldr	x9, [sp, #40]
  40d0e8:	ldr	x9, [x9]
  40d0ec:	cmp	x8, x9
  40d0f0:	b.cs	40d134 <ferror@plt+0xaa04>  // b.hs, b.nlast
  40d0f4:	ldur	x8, [x29, #-24]
  40d0f8:	ldr	x9, [sp, #8]
  40d0fc:	mov	x10, #0x8                   	// #8
  40d100:	mul	x9, x10, x9
  40d104:	add	x8, x8, x9
  40d108:	ldr	x8, [x8]
  40d10c:	ldr	x9, [sp, #16]
  40d110:	cmp	x8, x9
  40d114:	b.ne	40d124 <ferror@plt+0xa9f4>  // b.any
  40d118:	mov	w8, #0x1                   	// #1
  40d11c:	strb	w8, [sp, #7]
  40d120:	b	40d134 <ferror@plt+0xaa04>
  40d124:	ldr	x8, [sp, #8]
  40d128:	add	x8, x8, #0x1
  40d12c:	str	x8, [sp, #8]
  40d130:	b	40d0e0 <ferror@plt+0xa9b0>
  40d134:	ldrb	w8, [sp, #7]
  40d138:	cbz	w8, 40d140 <ferror@plt+0xaa10>
  40d13c:	b	40d1bc <ferror@plt+0xaa8c>
  40d140:	ldr	x8, [sp, #40]
  40d144:	ldr	x8, [x8]
  40d148:	ldur	x9, [x29, #-32]
  40d14c:	cmp	x8, x9
  40d150:	b.cc	40d160 <ferror@plt+0xaa30>  // b.lo, b.ul, b.last
  40d154:	mov	w8, #0xffffffe4            	// #-28
  40d158:	stur	w8, [x29, #-4]
  40d15c:	b	40d1d4 <ferror@plt+0xaaa4>
  40d160:	ldr	x8, [sp, #16]
  40d164:	ldur	x9, [x29, #-24]
  40d168:	ldr	x10, [sp, #40]
  40d16c:	ldr	x10, [x10]
  40d170:	mov	x11, #0x8                   	// #8
  40d174:	mul	x10, x11, x10
  40d178:	add	x9, x9, x10
  40d17c:	str	x8, [x9]
  40d180:	ldr	x8, [sp, #40]
  40d184:	ldr	x9, [x8]
  40d188:	add	x9, x9, #0x1
  40d18c:	str	x9, [x8]
  40d190:	ldr	x0, [sp, #16]
  40d194:	ldur	x1, [x29, #-24]
  40d198:	ldur	x2, [x29, #-32]
  40d19c:	ldr	x3, [sp, #40]
  40d1a0:	bl	40d07c <ferror@plt+0xa94c>
  40d1a4:	str	w0, [sp, #28]
  40d1a8:	ldr	w12, [sp, #28]
  40d1ac:	cmp	w12, #0x0
  40d1b0:	cset	w12, ge  // ge = tcont
  40d1b4:	tbnz	w12, #0, 40d1bc <ferror@plt+0xaa8c>
  40d1b8:	b	40d1cc <ferror@plt+0xaa9c>
  40d1bc:	ldr	x8, [sp, #32]
  40d1c0:	add	x8, x8, #0x1
  40d1c4:	str	x8, [sp, #32]
  40d1c8:	b	40d0a0 <ferror@plt+0xa970>
  40d1cc:	ldr	w8, [sp, #28]
  40d1d0:	stur	w8, [x29, #-4]
  40d1d4:	ldur	w0, [x29, #-4]
  40d1d8:	ldp	x29, x30, [sp, #80]
  40d1dc:	add	sp, sp, #0x60
  40d1e0:	ret
  40d1e4:	sub	sp, sp, #0x30
  40d1e8:	stp	x29, x30, [sp, #32]
  40d1ec:	add	x29, sp, #0x20
  40d1f0:	mov	x0, #0x418                 	// #1048
  40d1f4:	mov	x1, #0x1                   	// #1
  40d1f8:	adrp	x8, 425000 <ferror@plt+0x228d0>
  40d1fc:	add	x8, x8, #0xbdb
  40d200:	mov	w9, #0x80                  	// #128
  40d204:	str	x8, [sp, #16]
  40d208:	str	w9, [sp, #12]
  40d20c:	bl	4022f0 <calloc@plt>
  40d210:	stur	x0, [x29, #-8]
  40d214:	ldr	x0, [sp, #16]
  40d218:	bl	402340 <strdup@plt>
  40d21c:	ldur	x8, [x29, #-8]
  40d220:	str	x0, [x8]
  40d224:	ldur	x8, [x29, #-8]
  40d228:	ldr	w9, [sp, #12]
  40d22c:	strb	w9, [x8, #16]
  40d230:	ldur	x0, [x29, #-8]
  40d234:	ldp	x29, x30, [sp, #32]
  40d238:	add	sp, sp, #0x30
  40d23c:	ret
  40d240:	sub	sp, sp, #0x60
  40d244:	stp	x29, x30, [sp, #80]
  40d248:	add	x29, sp, #0x50
  40d24c:	stur	x0, [x29, #-16]
  40d250:	stur	x1, [x29, #-24]
  40d254:	stur	x2, [x29, #-32]
  40d258:	stur	w3, [x29, #-36]
  40d25c:	str	wzr, [sp, #40]
  40d260:	ldur	x0, [x29, #-24]
  40d264:	bl	40d730 <ferror@plt+0xb000>
  40d268:	ldur	x0, [x29, #-32]
  40d26c:	bl	40d730 <ferror@plt+0xb000>
  40d270:	str	wzr, [sp, #32]
  40d274:	ldur	x8, [x29, #-16]
  40d278:	ldr	x8, [x8]
  40d27c:	ldrsw	x9, [sp, #32]
  40d280:	add	x8, x8, x9
  40d284:	ldrb	w10, [x8]
  40d288:	cbz	w10, 40d398 <ferror@plt+0xac68>
  40d28c:	ldur	x8, [x29, #-16]
  40d290:	ldr	x8, [x8]
  40d294:	ldrsw	x9, [sp, #32]
  40d298:	ldrb	w10, [x8, x9]
  40d29c:	str	w10, [sp, #36]
  40d2a0:	ldr	w10, [sp, #36]
  40d2a4:	ldur	x8, [x29, #-24]
  40d2a8:	ldr	w11, [sp, #40]
  40d2ac:	ldr	w12, [sp, #32]
  40d2b0:	add	w11, w11, w12
  40d2b4:	ldrb	w11, [x8, w11, sxtw]
  40d2b8:	cmp	w10, w11
  40d2bc:	b.eq	40d388 <ferror@plt+0xac58>  // b.none
  40d2c0:	ldur	x8, [x29, #-16]
  40d2c4:	ldr	x8, [x8]
  40d2c8:	str	x8, [sp, #24]
  40d2cc:	mov	x8, #0x418                 	// #1048
  40d2d0:	mov	x0, x8
  40d2d4:	mov	x1, #0x1                   	// #1
  40d2d8:	str	x8, [sp]
  40d2dc:	bl	4022f0 <calloc@plt>
  40d2e0:	str	x0, [sp, #16]
  40d2e4:	ldr	x0, [sp, #16]
  40d2e8:	ldur	x1, [x29, #-16]
  40d2ec:	ldr	x2, [sp]
  40d2f0:	bl	4020a0 <memcpy@plt>
  40d2f4:	ldr	x8, [sp, #24]
  40d2f8:	ldr	w9, [sp, #32]
  40d2fc:	add	w9, w9, #0x1
  40d300:	mov	w0, w9
  40d304:	sxtw	x10, w0
  40d308:	add	x0, x8, x10
  40d30c:	bl	402340 <strdup@plt>
  40d310:	ldr	x8, [sp, #16]
  40d314:	str	x0, [x8]
  40d318:	ldur	x0, [x29, #-16]
  40d31c:	mov	w9, wzr
  40d320:	mov	w1, w9
  40d324:	ldr	x2, [sp]
  40d328:	bl	4022c0 <memset@plt>
  40d32c:	ldr	x8, [sp, #24]
  40d330:	ldrsw	x10, [sp, #32]
  40d334:	add	x8, x8, x10
  40d338:	mov	w9, #0x0                   	// #0
  40d33c:	strb	w9, [x8]
  40d340:	ldr	x8, [sp, #24]
  40d344:	ldur	x10, [x29, #-16]
  40d348:	str	x8, [x10]
  40d34c:	ldr	w9, [sp, #36]
  40d350:	ldur	x8, [x29, #-16]
  40d354:	strb	w9, [x8, #16]
  40d358:	ldr	w9, [sp, #36]
  40d35c:	ldur	x8, [x29, #-16]
  40d360:	strb	w9, [x8, #17]
  40d364:	ldr	x8, [sp, #16]
  40d368:	ldur	x10, [x29, #-16]
  40d36c:	add	x10, x10, #0x18
  40d370:	ldrsw	x11, [sp, #36]
  40d374:	mov	x12, #0x8                   	// #8
  40d378:	mul	x11, x12, x11
  40d37c:	add	x10, x10, x11
  40d380:	str	x8, [x10]
  40d384:	b	40d398 <ferror@plt+0xac68>
  40d388:	ldr	w8, [sp, #32]
  40d38c:	add	w8, w8, #0x1
  40d390:	str	w8, [sp, #32]
  40d394:	b	40d274 <ferror@plt+0xab44>
  40d398:	ldr	w8, [sp, #32]
  40d39c:	ldr	w9, [sp, #40]
  40d3a0:	add	w8, w9, w8
  40d3a4:	str	w8, [sp, #40]
  40d3a8:	ldur	x10, [x29, #-24]
  40d3ac:	ldrsw	x11, [sp, #40]
  40d3b0:	ldrb	w8, [x10, x11]
  40d3b4:	str	w8, [sp, #36]
  40d3b8:	ldr	w8, [sp, #36]
  40d3bc:	cbnz	w8, 40d3dc <ferror@plt+0xacac>
  40d3c0:	ldur	x8, [x29, #-16]
  40d3c4:	add	x0, x8, #0x8
  40d3c8:	ldur	x1, [x29, #-32]
  40d3cc:	ldur	w2, [x29, #-36]
  40d3d0:	bl	40d7b0 <ferror@plt+0xb080>
  40d3d4:	stur	w0, [x29, #-4]
  40d3d8:	b	40d4fc <ferror@plt+0xadcc>
  40d3dc:	ldur	x8, [x29, #-16]
  40d3e0:	add	x8, x8, #0x18
  40d3e4:	ldrsw	x9, [sp, #36]
  40d3e8:	mov	x10, #0x8                   	// #8
  40d3ec:	mul	x9, x10, x9
  40d3f0:	add	x8, x8, x9
  40d3f4:	ldr	x8, [x8]
  40d3f8:	cbnz	x8, 40d4cc <ferror@plt+0xad9c>
  40d3fc:	ldr	w8, [sp, #36]
  40d400:	ldur	x9, [x29, #-16]
  40d404:	ldrb	w10, [x9, #16]
  40d408:	cmp	w8, w10
  40d40c:	b.ge	40d41c <ferror@plt+0xacec>  // b.tcont
  40d410:	ldr	w8, [sp, #36]
  40d414:	ldur	x9, [x29, #-16]
  40d418:	strb	w8, [x9, #16]
  40d41c:	ldr	w8, [sp, #36]
  40d420:	ldur	x9, [x29, #-16]
  40d424:	ldrb	w10, [x9, #17]
  40d428:	cmp	w8, w10
  40d42c:	b.le	40d43c <ferror@plt+0xad0c>
  40d430:	ldr	w8, [sp, #36]
  40d434:	ldur	x9, [x29, #-16]
  40d438:	strb	w8, [x9, #17]
  40d43c:	mov	x0, #0x418                 	// #1048
  40d440:	mov	x1, #0x1                   	// #1
  40d444:	bl	4022f0 <calloc@plt>
  40d448:	ldur	x8, [x29, #-16]
  40d44c:	add	x8, x8, #0x18
  40d450:	ldrsw	x9, [sp, #36]
  40d454:	mov	x10, #0x8                   	// #8
  40d458:	mul	x9, x10, x9
  40d45c:	add	x8, x8, x9
  40d460:	str	x0, [x8]
  40d464:	ldur	x8, [x29, #-16]
  40d468:	add	x8, x8, #0x18
  40d46c:	ldrsw	x9, [sp, #36]
  40d470:	mul	x9, x10, x9
  40d474:	add	x8, x8, x9
  40d478:	ldr	x8, [x8]
  40d47c:	str	x8, [sp, #8]
  40d480:	ldur	x8, [x29, #-24]
  40d484:	ldr	w11, [sp, #40]
  40d488:	add	w11, w11, #0x1
  40d48c:	mov	w0, w11
  40d490:	sxtw	x9, w0
  40d494:	add	x0, x8, x9
  40d498:	bl	402340 <strdup@plt>
  40d49c:	ldr	x8, [sp, #8]
  40d4a0:	str	x0, [x8]
  40d4a4:	ldr	x8, [sp, #8]
  40d4a8:	mov	w11, #0x80                  	// #128
  40d4ac:	strb	w11, [x8, #16]
  40d4b0:	ldr	x8, [sp, #8]
  40d4b4:	add	x0, x8, #0x8
  40d4b8:	ldur	x1, [x29, #-32]
  40d4bc:	ldur	w2, [x29, #-36]
  40d4c0:	bl	40d7b0 <ferror@plt+0xb080>
  40d4c4:	stur	wzr, [x29, #-4]
  40d4c8:	b	40d4fc <ferror@plt+0xadcc>
  40d4cc:	ldur	x8, [x29, #-16]
  40d4d0:	add	x8, x8, #0x18
  40d4d4:	ldrsw	x9, [sp, #36]
  40d4d8:	mov	x10, #0x8                   	// #8
  40d4dc:	mul	x9, x10, x9
  40d4e0:	add	x8, x8, x9
  40d4e4:	ldr	x8, [x8]
  40d4e8:	stur	x8, [x29, #-16]
  40d4ec:	ldr	w11, [sp, #40]
  40d4f0:	add	w11, w11, #0x1
  40d4f4:	str	w11, [sp, #40]
  40d4f8:	b	40d270 <ferror@plt+0xab40>
  40d4fc:	ldur	w0, [x29, #-4]
  40d500:	ldp	x29, x30, [sp, #80]
  40d504:	add	sp, sp, #0x60
  40d508:	ret
  40d50c:	sub	sp, sp, #0x60
  40d510:	stp	x29, x30, [sp, #80]
  40d514:	add	x29, sp, #0x50
  40d518:	mov	w8, #0xf457                	// #62551
  40d51c:	movk	w8, #0xb007, lsl #16
  40d520:	mov	x9, #0x4                   	// #4
  40d524:	mov	x10, #0x1                   	// #1
  40d528:	mov	w11, #0x1                   	// #1
  40d52c:	movk	w11, #0x2, lsl #16
  40d530:	sub	x12, x29, #0x24
  40d534:	stur	x0, [x29, #-8]
  40d538:	stur	x1, [x29, #-16]
  40d53c:	mov	w0, w8
  40d540:	str	x9, [sp, #32]
  40d544:	str	x10, [sp, #24]
  40d548:	str	w11, [sp, #20]
  40d54c:	str	x12, [sp, #8]
  40d550:	bl	402120 <htonl@plt>
  40d554:	stur	w0, [x29, #-36]
  40d558:	ldur	x3, [x29, #-16]
  40d55c:	ldr	x0, [sp, #8]
  40d560:	ldr	x1, [sp, #32]
  40d564:	ldr	x2, [sp, #24]
  40d568:	bl	402540 <fwrite@plt>
  40d56c:	ldr	w8, [sp, #20]
  40d570:	mov	w0, w8
  40d574:	bl	402120 <htonl@plt>
  40d578:	stur	w0, [x29, #-36]
  40d57c:	ldur	x3, [x29, #-16]
  40d580:	ldr	x0, [sp, #8]
  40d584:	ldr	x1, [sp, #32]
  40d588:	ldr	x2, [sp, #24]
  40d58c:	bl	402540 <fwrite@plt>
  40d590:	ldur	x9, [x29, #-16]
  40d594:	mov	x0, x9
  40d598:	bl	402180 <ftell@plt>
  40d59c:	stur	x0, [x29, #-24]
  40d5a0:	ldur	x9, [x29, #-24]
  40d5a4:	cmp	x9, #0x0
  40d5a8:	cset	w8, lt  // lt = tstop
  40d5ac:	tbnz	w8, #0, 40d5b4 <ferror@plt+0xae84>
  40d5b0:	b	40d5d4 <ferror@plt+0xaea4>
  40d5b4:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40d5b8:	add	x0, x0, #0xdc3
  40d5bc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40d5c0:	add	x1, x1, #0xa59
  40d5c4:	mov	w2, #0x1a0                 	// #416
  40d5c8:	adrp	x3, 423000 <ferror@plt+0x208d0>
  40d5cc:	add	x3, x3, #0xdd7
  40d5d0:	bl	402670 <__assert_fail@plt>
  40d5d4:	sub	x0, x29, #0x24
  40d5d8:	stur	wzr, [x29, #-36]
  40d5dc:	ldur	x3, [x29, #-16]
  40d5e0:	mov	x1, #0x4                   	// #4
  40d5e4:	mov	x2, #0x1                   	// #1
  40d5e8:	bl	402540 <fwrite@plt>
  40d5ec:	ldur	x8, [x29, #-8]
  40d5f0:	ldur	x1, [x29, #-16]
  40d5f4:	mov	x0, x8
  40d5f8:	bl	40d8d4 <ferror@plt+0xb1a4>
  40d5fc:	bl	402120 <htonl@plt>
  40d600:	stur	w0, [x29, #-36]
  40d604:	ldur	x0, [x29, #-16]
  40d608:	bl	402180 <ftell@plt>
  40d60c:	stur	x0, [x29, #-32]
  40d610:	ldur	x8, [x29, #-32]
  40d614:	cmp	x8, #0x0
  40d618:	cset	w9, lt  // lt = tstop
  40d61c:	tbnz	w9, #0, 40d624 <ferror@plt+0xaef4>
  40d620:	b	40d644 <ferror@plt+0xaf14>
  40d624:	adrp	x0, 423000 <ferror@plt+0x208d0>
  40d628:	add	x0, x0, #0xe0b
  40d62c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40d630:	add	x1, x1, #0xa59
  40d634:	mov	w2, #0x1a9                 	// #425
  40d638:	adrp	x3, 423000 <ferror@plt+0x208d0>
  40d63c:	add	x3, x3, #0xdd7
  40d640:	bl	402670 <__assert_fail@plt>
  40d644:	ldur	x0, [x29, #-16]
  40d648:	ldur	x1, [x29, #-24]
  40d64c:	mov	w8, wzr
  40d650:	mov	w2, w8
  40d654:	str	w8, [sp, #4]
  40d658:	bl	4023e0 <fseek@plt>
  40d65c:	ldur	x3, [x29, #-16]
  40d660:	sub	x9, x29, #0x24
  40d664:	mov	x0, x9
  40d668:	mov	x1, #0x4                   	// #4
  40d66c:	mov	x2, #0x1                   	// #1
  40d670:	bl	402540 <fwrite@plt>
  40d674:	ldur	x9, [x29, #-16]
  40d678:	ldur	x1, [x29, #-32]
  40d67c:	mov	x0, x9
  40d680:	ldr	w2, [sp, #4]
  40d684:	bl	4023e0 <fseek@plt>
  40d688:	ldp	x29, x30, [sp, #80]
  40d68c:	add	sp, sp, #0x60
  40d690:	ret
  40d694:	sub	sp, sp, #0x30
  40d698:	stp	x29, x30, [sp, #32]
  40d69c:	add	x29, sp, #0x20
  40d6a0:	stur	x0, [x29, #-8]
  40d6a4:	ldur	x8, [x29, #-8]
  40d6a8:	ldrb	w9, [x8, #16]
  40d6ac:	stur	w9, [x29, #-12]
  40d6b0:	ldur	w8, [x29, #-12]
  40d6b4:	ldur	x9, [x29, #-8]
  40d6b8:	ldrb	w10, [x9, #17]
  40d6bc:	cmp	w8, w10
  40d6c0:	b.gt	40d704 <ferror@plt+0xafd4>
  40d6c4:	ldur	x8, [x29, #-8]
  40d6c8:	add	x8, x8, #0x18
  40d6cc:	ldursw	x9, [x29, #-12]
  40d6d0:	mov	x10, #0x8                   	// #8
  40d6d4:	mul	x9, x10, x9
  40d6d8:	add	x8, x8, x9
  40d6dc:	ldr	x8, [x8]
  40d6e0:	str	x8, [sp, #8]
  40d6e4:	ldr	x8, [sp, #8]
  40d6e8:	cbz	x8, 40d6f4 <ferror@plt+0xafc4>
  40d6ec:	ldr	x0, [sp, #8]
  40d6f0:	bl	40d694 <ferror@plt+0xaf64>
  40d6f4:	ldur	w8, [x29, #-12]
  40d6f8:	add	w8, w8, #0x1
  40d6fc:	stur	w8, [x29, #-12]
  40d700:	b	40d6b0 <ferror@plt+0xaf80>
  40d704:	ldur	x8, [x29, #-8]
  40d708:	ldr	x0, [x8, #8]
  40d70c:	bl	40db70 <ferror@plt+0xb440>
  40d710:	ldur	x8, [x29, #-8]
  40d714:	ldr	x0, [x8]
  40d718:	bl	4024e0 <free@plt>
  40d71c:	ldur	x0, [x29, #-8]
  40d720:	bl	4024e0 <free@plt>
  40d724:	ldp	x29, x30, [sp, #32]
  40d728:	add	sp, sp, #0x30
  40d72c:	ret
  40d730:	sub	sp, sp, #0x20
  40d734:	stp	x29, x30, [sp, #16]
  40d738:	add	x29, sp, #0x10
  40d73c:	str	x0, [sp, #8]
  40d740:	str	wzr, [sp, #4]
  40d744:	ldr	x8, [sp, #8]
  40d748:	ldrsw	x9, [sp, #4]
  40d74c:	add	x8, x8, x9
  40d750:	ldrb	w10, [x8]
  40d754:	cbz	w10, 40d7a4 <ferror@plt+0xb074>
  40d758:	ldr	x8, [sp, #8]
  40d75c:	ldrsw	x9, [sp, #4]
  40d760:	ldrb	w10, [x8, x9]
  40d764:	str	w10, [sp]
  40d768:	ldr	w10, [sp]
  40d76c:	cmp	w10, #0x80
  40d770:	b.lt	40d794 <ferror@plt+0xb064>  // b.tstop
  40d774:	ldr	w8, [sp]
  40d778:	and	w2, w8, #0xff
  40d77c:	ldr	w3, [sp]
  40d780:	ldr	x4, [sp, #8]
  40d784:	mov	w0, #0x2                   	// #2
  40d788:	adrp	x1, 423000 <ferror@plt+0x208d0>
  40d78c:	add	x1, x1, #0xd78
  40d790:	bl	40dca4 <ferror@plt+0xb574>
  40d794:	ldr	w8, [sp, #4]
  40d798:	add	w8, w8, #0x1
  40d79c:	str	w8, [sp, #4]
  40d7a0:	b	40d744 <ferror@plt+0xb014>
  40d7a4:	ldp	x29, x30, [sp, #16]
  40d7a8:	add	sp, sp, #0x20
  40d7ac:	ret
  40d7b0:	sub	sp, sp, #0x40
  40d7b4:	stp	x29, x30, [sp, #48]
  40d7b8:	add	x29, sp, #0x30
  40d7bc:	stur	x0, [x29, #-8]
  40d7c0:	stur	x1, [x29, #-16]
  40d7c4:	stur	w2, [x29, #-20]
  40d7c8:	str	wzr, [sp, #12]
  40d7cc:	ldur	x8, [x29, #-8]
  40d7d0:	ldr	x8, [x8]
  40d7d4:	str	x8, [sp, #16]
  40d7d8:	ldr	x8, [sp, #16]
  40d7dc:	cbz	x8, 40d80c <ferror@plt+0xb0dc>
  40d7e0:	ldr	x8, [sp, #16]
  40d7e4:	add	x0, x8, #0xc
  40d7e8:	ldur	x1, [x29, #-16]
  40d7ec:	bl	402470 <strcmp@plt>
  40d7f0:	cbnz	w0, 40d7fc <ferror@plt+0xb0cc>
  40d7f4:	mov	w8, #0x1                   	// #1
  40d7f8:	str	w8, [sp, #12]
  40d7fc:	ldr	x8, [sp, #16]
  40d800:	ldr	x8, [x8]
  40d804:	str	x8, [sp, #16]
  40d808:	b	40d7d8 <ferror@plt+0xb0a8>
  40d80c:	ldur	x8, [x29, #-8]
  40d810:	ldr	x8, [x8]
  40d814:	mov	w9, #0x0                   	// #0
  40d818:	str	w9, [sp, #4]
  40d81c:	cbz	x8, 40d83c <ferror@plt+0xb10c>
  40d820:	ldur	x8, [x29, #-8]
  40d824:	ldr	x8, [x8]
  40d828:	ldr	w9, [x8, #8]
  40d82c:	ldur	w10, [x29, #-20]
  40d830:	cmp	w9, w10
  40d834:	cset	w9, cc  // cc = lo, ul, last
  40d838:	str	w9, [sp, #4]
  40d83c:	ldr	w8, [sp, #4]
  40d840:	tbnz	w8, #0, 40d848 <ferror@plt+0xb118>
  40d844:	b	40d858 <ferror@plt+0xb128>
  40d848:	ldur	x8, [x29, #-8]
  40d84c:	ldr	x8, [x8]
  40d850:	stur	x8, [x29, #-8]
  40d854:	b	40d80c <ferror@plt+0xb0dc>
  40d858:	ldur	x0, [x29, #-16]
  40d85c:	bl	4020e0 <strlen@plt>
  40d860:	str	w0, [sp, #8]
  40d864:	ldrsw	x8, [sp, #8]
  40d868:	add	x8, x8, #0x10
  40d86c:	mov	x1, #0x1                   	// #1
  40d870:	add	x0, x8, #0x1
  40d874:	bl	4022f0 <calloc@plt>
  40d878:	str	x0, [sp, #16]
  40d87c:	ldur	x8, [x29, #-8]
  40d880:	ldr	x8, [x8]
  40d884:	ldr	x9, [sp, #16]
  40d888:	str	x8, [x9]
  40d88c:	ldur	w10, [x29, #-20]
  40d890:	ldr	x8, [sp, #16]
  40d894:	str	w10, [x8, #8]
  40d898:	ldr	x8, [sp, #16]
  40d89c:	add	x0, x8, #0xc
  40d8a0:	ldur	x1, [x29, #-16]
  40d8a4:	ldr	w10, [sp, #8]
  40d8a8:	add	w10, w10, #0x1
  40d8ac:	mov	w2, w10
  40d8b0:	sxtw	x2, w2
  40d8b4:	bl	4020a0 <memcpy@plt>
  40d8b8:	ldr	x8, [sp, #16]
  40d8bc:	ldur	x9, [x29, #-8]
  40d8c0:	str	x8, [x9]
  40d8c4:	ldr	w0, [sp, #12]
  40d8c8:	ldp	x29, x30, [sp, #48]
  40d8cc:	add	sp, sp, #0x40
  40d8d0:	ret
  40d8d4:	sub	sp, sp, #0x60
  40d8d8:	stp	x29, x30, [sp, #80]
  40d8dc:	add	x29, sp, #0x50
  40d8e0:	mov	x8, xzr
  40d8e4:	stur	x0, [x29, #-16]
  40d8e8:	stur	x1, [x29, #-24]
  40d8ec:	stur	x8, [x29, #-32]
  40d8f0:	stur	wzr, [x29, #-36]
  40d8f4:	ldur	x8, [x29, #-16]
  40d8f8:	cbnz	x8, 40d904 <ferror@plt+0xb1d4>
  40d8fc:	stur	wzr, [x29, #-4]
  40d900:	b	40db3c <ferror@plt+0xb40c>
  40d904:	ldur	x0, [x29, #-16]
  40d908:	bl	40db4c <ferror@plt+0xb41c>
  40d90c:	cbz	w0, 40d9b4 <ferror@plt+0xb284>
  40d910:	ldur	x8, [x29, #-16]
  40d914:	ldrb	w9, [x8, #17]
  40d918:	ldur	x8, [x29, #-16]
  40d91c:	ldrb	w10, [x8, #16]
  40d920:	subs	w9, w9, w10
  40d924:	add	w9, w9, #0x1
  40d928:	stur	w9, [x29, #-36]
  40d92c:	ldursw	x8, [x29, #-36]
  40d930:	mov	x11, #0x4                   	// #4
  40d934:	mul	x0, x8, x11
  40d938:	bl	402280 <malloc@plt>
  40d93c:	stur	x0, [x29, #-32]
  40d940:	str	wzr, [sp, #20]
  40d944:	ldr	w8, [sp, #20]
  40d948:	ldur	w9, [x29, #-36]
  40d94c:	cmp	w8, w9
  40d950:	b.ge	40d9b4 <ferror@plt+0xb284>  // b.tcont
  40d954:	ldur	x8, [x29, #-16]
  40d958:	add	x8, x8, #0x18
  40d95c:	ldur	x9, [x29, #-16]
  40d960:	ldrb	w10, [x9, #16]
  40d964:	ldr	w11, [sp, #20]
  40d968:	add	w10, w10, w11
  40d96c:	mov	w0, w10
  40d970:	sxtw	x9, w0
  40d974:	mov	x12, #0x8                   	// #8
  40d978:	mul	x9, x12, x9
  40d97c:	add	x8, x8, x9
  40d980:	ldr	x8, [x8]
  40d984:	str	x8, [sp, #24]
  40d988:	ldr	x0, [sp, #24]
  40d98c:	ldur	x1, [x29, #-24]
  40d990:	bl	40d8d4 <ferror@plt+0xb1a4>
  40d994:	bl	402120 <htonl@plt>
  40d998:	ldur	x8, [x29, #-32]
  40d99c:	ldrsw	x9, [sp, #20]
  40d9a0:	str	w0, [x8, x9, lsl #2]
  40d9a4:	ldr	w8, [sp, #20]
  40d9a8:	add	w8, w8, #0x1
  40d9ac:	str	w8, [sp, #20]
  40d9b0:	b	40d944 <ferror@plt+0xb214>
  40d9b4:	ldur	x0, [x29, #-24]
  40d9b8:	bl	402180 <ftell@plt>
  40d9bc:	str	x0, [sp, #32]
  40d9c0:	ldur	x8, [x29, #-16]
  40d9c4:	ldr	x8, [x8]
  40d9c8:	ldrb	w9, [x8]
  40d9cc:	cbz	w9, 40d9fc <ferror@plt+0xb2cc>
  40d9d0:	ldur	x8, [x29, #-16]
  40d9d4:	ldr	x0, [x8]
  40d9d8:	ldur	x1, [x29, #-24]
  40d9dc:	bl	4020f0 <fputs@plt>
  40d9e0:	ldur	x1, [x29, #-24]
  40d9e4:	mov	w9, wzr
  40d9e8:	mov	w0, w9
  40d9ec:	bl	4021e0 <fputc@plt>
  40d9f0:	ldr	x8, [sp, #32]
  40d9f4:	orr	x8, x8, #0x80000000
  40d9f8:	str	x8, [sp, #32]
  40d9fc:	ldur	w8, [x29, #-36]
  40da00:	cbz	w8, 40da4c <ferror@plt+0xb31c>
  40da04:	ldur	x8, [x29, #-16]
  40da08:	ldrb	w0, [x8, #16]
  40da0c:	ldur	x1, [x29, #-24]
  40da10:	bl	4021e0 <fputc@plt>
  40da14:	ldur	x8, [x29, #-16]
  40da18:	ldrb	w9, [x8, #17]
  40da1c:	ldur	x1, [x29, #-24]
  40da20:	mov	w0, w9
  40da24:	bl	4021e0 <fputc@plt>
  40da28:	ldur	x8, [x29, #-32]
  40da2c:	ldursw	x2, [x29, #-36]
  40da30:	ldur	x3, [x29, #-24]
  40da34:	mov	x0, x8
  40da38:	mov	x1, #0x4                   	// #4
  40da3c:	bl	402540 <fwrite@plt>
  40da40:	ldr	x8, [sp, #32]
  40da44:	orr	x8, x8, #0x20000000
  40da48:	str	x8, [sp, #32]
  40da4c:	ldur	x0, [x29, #-32]
  40da50:	bl	4024e0 <free@plt>
  40da54:	ldur	x8, [x29, #-16]
  40da58:	ldr	x8, [x8, #8]
  40da5c:	cbz	x8, 40db34 <ferror@plt+0xb404>
  40da60:	str	wzr, [sp, #4]
  40da64:	ldur	x8, [x29, #-16]
  40da68:	ldr	x8, [x8, #8]
  40da6c:	str	x8, [sp, #8]
  40da70:	ldr	x8, [sp, #8]
  40da74:	cbz	x8, 40da94 <ferror@plt+0xb364>
  40da78:	ldr	w8, [sp, #4]
  40da7c:	add	w8, w8, #0x1
  40da80:	str	w8, [sp, #4]
  40da84:	ldr	x8, [sp, #8]
  40da88:	ldr	x8, [x8]
  40da8c:	str	x8, [sp, #8]
  40da90:	b	40da70 <ferror@plt+0xb340>
  40da94:	ldr	w0, [sp, #4]
  40da98:	bl	402120 <htonl@plt>
  40da9c:	mov	x8, sp
  40daa0:	str	w0, [sp]
  40daa4:	ldur	x3, [x29, #-24]
  40daa8:	mov	x0, x8
  40daac:	mov	x1, #0x4                   	// #4
  40dab0:	mov	x2, #0x1                   	// #1
  40dab4:	bl	402540 <fwrite@plt>
  40dab8:	ldur	x8, [x29, #-16]
  40dabc:	ldr	x8, [x8, #8]
  40dac0:	str	x8, [sp, #8]
  40dac4:	ldr	x8, [sp, #8]
  40dac8:	cbz	x8, 40db28 <ferror@plt+0xb3f8>
  40dacc:	ldr	x8, [sp, #8]
  40dad0:	ldr	w0, [x8, #8]
  40dad4:	bl	402120 <htonl@plt>
  40dad8:	mov	x8, sp
  40dadc:	str	w0, [sp]
  40dae0:	ldur	x3, [x29, #-24]
  40dae4:	mov	x0, x8
  40dae8:	mov	x1, #0x4                   	// #4
  40daec:	mov	x2, #0x1                   	// #1
  40daf0:	bl	402540 <fwrite@plt>
  40daf4:	ldr	x8, [sp, #8]
  40daf8:	add	x8, x8, #0xc
  40dafc:	ldur	x1, [x29, #-24]
  40db00:	mov	x0, x8
  40db04:	bl	4020f0 <fputs@plt>
  40db08:	ldur	x1, [x29, #-24]
  40db0c:	mov	w9, wzr
  40db10:	mov	w0, w9
  40db14:	bl	4021e0 <fputc@plt>
  40db18:	ldr	x8, [sp, #8]
  40db1c:	ldr	x8, [x8]
  40db20:	str	x8, [sp, #8]
  40db24:	b	40dac4 <ferror@plt+0xb394>
  40db28:	ldr	x8, [sp, #32]
  40db2c:	orr	x8, x8, #0x40000000
  40db30:	str	x8, [sp, #32]
  40db34:	ldr	x8, [sp, #32]
  40db38:	stur	w8, [x29, #-4]
  40db3c:	ldur	w0, [x29, #-4]
  40db40:	ldp	x29, x30, [sp, #80]
  40db44:	add	sp, sp, #0x60
  40db48:	ret
  40db4c:	sub	sp, sp, #0x10
  40db50:	str	x0, [sp, #8]
  40db54:	ldr	x8, [sp, #8]
  40db58:	ldrb	w9, [x8, #16]
  40db5c:	cmp	w9, #0x80
  40db60:	cset	w9, lt  // lt = tstop
  40db64:	and	w0, w9, #0x1
  40db68:	add	sp, sp, #0x10
  40db6c:	ret
  40db70:	sub	sp, sp, #0x20
  40db74:	stp	x29, x30, [sp, #16]
  40db78:	add	x29, sp, #0x10
  40db7c:	str	x0, [sp, #8]
  40db80:	ldr	x8, [sp, #8]
  40db84:	cbz	x8, 40dba8 <ferror@plt+0xb478>
  40db88:	ldr	x8, [sp, #8]
  40db8c:	str	x8, [sp]
  40db90:	ldr	x8, [sp]
  40db94:	ldr	x8, [x8]
  40db98:	str	x8, [sp, #8]
  40db9c:	ldr	x0, [sp]
  40dba0:	bl	4024e0 <free@plt>
  40dba4:	b	40db80 <ferror@plt+0xb450>
  40dba8:	ldp	x29, x30, [sp, #16]
  40dbac:	add	sp, sp, #0x20
  40dbb0:	ret
  40dbb4:	sub	sp, sp, #0x20
  40dbb8:	stp	x29, x30, [sp, #16]
  40dbbc:	add	x29, sp, #0x10
  40dbc0:	str	x0, [sp, #8]
  40dbc4:	ldr	x0, [sp, #8]
  40dbc8:	bl	4024e0 <free@plt>
  40dbcc:	ldp	x29, x30, [sp, #16]
  40dbd0:	add	sp, sp, #0x20
  40dbd4:	ret
  40dbd8:	sub	sp, sp, #0x20
  40dbdc:	stp	x29, x30, [sp, #16]
  40dbe0:	add	x29, sp, #0x10
  40dbe4:	str	x0, [sp, #8]
  40dbe8:	ldr	x0, [sp, #8]
  40dbec:	bl	4024e0 <free@plt>
  40dbf0:	ldp	x29, x30, [sp, #16]
  40dbf4:	add	sp, sp, #0x20
  40dbf8:	ret
  40dbfc:	sub	sp, sp, #0x20
  40dc00:	stp	x29, x30, [sp, #16]
  40dc04:	add	x29, sp, #0x10
  40dc08:	str	x0, [sp, #8]
  40dc0c:	ldr	x0, [sp, #8]
  40dc10:	bl	4024e0 <free@plt>
  40dc14:	ldp	x29, x30, [sp, #16]
  40dc18:	add	sp, sp, #0x20
  40dc1c:	ret
  40dc20:	sub	sp, sp, #0x20
  40dc24:	stp	x29, x30, [sp, #16]
  40dc28:	add	x29, sp, #0x10
  40dc2c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40dc30:	add	x8, x8, #0x4d0
  40dc34:	mov	w9, #0x1                   	// #1
  40dc38:	and	w9, w0, w9
  40dc3c:	sturb	w9, [x29, #-1]
  40dc40:	ldurb	w9, [x29, #-1]
  40dc44:	and	w9, w9, #0x1
  40dc48:	strb	w9, [x8]
  40dc4c:	ldrb	w9, [x8]
  40dc50:	tbnz	w9, #0, 40dc58 <ferror@plt+0xb528>
  40dc54:	b	40dc70 <ferror@plt+0xb540>
  40dc58:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40dc5c:	add	x8, x8, #0x478
  40dc60:	ldr	x0, [x8]
  40dc64:	mov	w1, #0x2                   	// #2
  40dc68:	mov	w2, #0x18                  	// #24
  40dc6c:	bl	402400 <openlog@plt>
  40dc70:	ldp	x29, x30, [sp, #16]
  40dc74:	add	sp, sp, #0x20
  40dc78:	ret
  40dc7c:	stp	x29, x30, [sp, #-16]!
  40dc80:	mov	x29, sp
  40dc84:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40dc88:	add	x8, x8, #0x4d0
  40dc8c:	ldrb	w9, [x8]
  40dc90:	tbnz	w9, #0, 40dc98 <ferror@plt+0xb568>
  40dc94:	b	40dc9c <ferror@plt+0xb56c>
  40dc98:	bl	4021c0 <closelog@plt>
  40dc9c:	ldp	x29, x30, [sp], #16
  40dca0:	ret
  40dca4:	sub	sp, sp, #0x150
  40dca8:	stp	x29, x30, [sp, #304]
  40dcac:	str	x28, [sp, #320]
  40dcb0:	add	x29, sp, #0x130
  40dcb4:	str	q7, [sp, #112]
  40dcb8:	str	q6, [sp, #96]
  40dcbc:	str	q5, [sp, #80]
  40dcc0:	str	q4, [sp, #64]
  40dcc4:	str	q3, [sp, #48]
  40dcc8:	str	q2, [sp, #32]
  40dccc:	str	q1, [sp, #16]
  40dcd0:	str	q0, [sp]
  40dcd4:	str	x7, [sp, #168]
  40dcd8:	str	x6, [sp, #160]
  40dcdc:	str	x5, [sp, #152]
  40dce0:	str	x4, [sp, #144]
  40dce4:	str	x3, [sp, #136]
  40dce8:	str	x2, [sp, #128]
  40dcec:	stur	w0, [x29, #-4]
  40dcf0:	stur	x1, [x29, #-16]
  40dcf4:	ldur	w8, [x29, #-4]
  40dcf8:	adrp	x9, 437000 <ferror@plt+0x348d0>
  40dcfc:	ldr	w10, [x9, #976]
  40dd00:	subs	w8, w8, w10
  40dd04:	b.le	40dd10 <ferror@plt+0xb5e0>
  40dd08:	b	40dd0c <ferror@plt+0xb5dc>
  40dd0c:	b	40de08 <ferror@plt+0xb6d8>
  40dd10:	mov	w8, #0xffffff80            	// #-128
  40dd14:	stur	w8, [x29, #-68]
  40dd18:	mov	w8, #0xffffffd0            	// #-48
  40dd1c:	stur	w8, [x29, #-72]
  40dd20:	add	x9, x29, #0x20
  40dd24:	stur	x9, [x29, #-96]
  40dd28:	mov	x9, sp
  40dd2c:	add	x9, x9, #0x80
  40dd30:	stur	x9, [x29, #-80]
  40dd34:	add	x9, sp, #0x80
  40dd38:	add	x9, x9, #0x30
  40dd3c:	stur	x9, [x29, #-88]
  40dd40:	ldur	x1, [x29, #-16]
  40dd44:	ldur	q0, [x29, #-96]
  40dd48:	ldur	q1, [x29, #-80]
  40dd4c:	stur	q1, [x29, #-112]
  40dd50:	stur	q0, [x29, #-128]
  40dd54:	sub	x0, x29, #0x40
  40dd58:	sub	x2, x29, #0x80
  40dd5c:	bl	402500 <vasprintf@plt>
  40dd60:	tbz	w0, #31, 40dd74 <ferror@plt+0xb644>
  40dd64:	b	40dd68 <ferror@plt+0xb638>
  40dd68:	mov	x8, xzr
  40dd6c:	stur	x8, [x29, #-64]
  40dd70:	b	40dd74 <ferror@plt+0xb644>
  40dd74:	ldur	x8, [x29, #-64]
  40dd78:	cbnz	x8, 40dd84 <ferror@plt+0xb654>
  40dd7c:	b	40dd80 <ferror@plt+0xb650>
  40dd80:	b	40de08 <ferror@plt+0xb6d8>
  40dd84:	ldur	w1, [x29, #-4]
  40dd88:	sub	x0, x29, #0x30
  40dd8c:	bl	40de18 <ferror@plt+0xb6e8>
  40dd90:	stur	x0, [x29, #-56]
  40dd94:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40dd98:	ldrb	w9, [x8, #1232]
  40dd9c:	tbz	w9, #0, 40ddc0 <ferror@plt+0xb690>
  40dda0:	b	40dda4 <ferror@plt+0xb674>
  40dda4:	ldur	w0, [x29, #-4]
  40dda8:	ldur	x2, [x29, #-56]
  40ddac:	ldur	x3, [x29, #-64]
  40ddb0:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40ddb4:	add	x1, x1, #0x3ac
  40ddb8:	bl	402100 <syslog@plt>
  40ddbc:	b	40dde8 <ferror@plt+0xb6b8>
  40ddc0:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40ddc4:	ldr	x0, [x8, #1112]
  40ddc8:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40ddcc:	ldr	x2, [x8, #1144]
  40ddd0:	ldur	x3, [x29, #-56]
  40ddd4:	ldur	x4, [x29, #-64]
  40ddd8:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40dddc:	add	x1, x1, #0x3a8
  40dde0:	bl	4026f0 <fprintf@plt>
  40dde4:	b	40dde8 <ferror@plt+0xb6b8>
  40dde8:	ldur	x0, [x29, #-64]
  40ddec:	bl	4024e0 <free@plt>
  40ddf0:	ldur	w8, [x29, #-4]
  40ddf4:	subs	w8, w8, #0x2
  40ddf8:	b.gt	40de08 <ferror@plt+0xb6d8>
  40ddfc:	b	40de00 <ferror@plt+0xb6d0>
  40de00:	mov	w0, #0x1                   	// #1
  40de04:	bl	402110 <exit@plt>
  40de08:	ldr	x28, [sp, #320]
  40de0c:	ldp	x29, x30, [sp, #304]
  40de10:	add	sp, sp, #0x150
  40de14:	ret
  40de18:	sub	sp, sp, #0x30
  40de1c:	stp	x29, x30, [sp, #32]
  40de20:	add	x29, sp, #0x20
  40de24:	stur	x0, [x29, #-8]
  40de28:	stur	w1, [x29, #-12]
  40de2c:	ldur	w8, [x29, #-12]
  40de30:	subs	w8, w8, #0x2
  40de34:	mov	w9, w8
  40de38:	ubfx	x9, x9, #0, #32
  40de3c:	cmp	x9, #0x5
  40de40:	str	x9, [sp]
  40de44:	b.hi	40dec0 <ferror@plt+0xb790>  // b.pmore
  40de48:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40de4c:	add	x8, x8, #0x390
  40de50:	ldr	x11, [sp]
  40de54:	ldrsw	x10, [x8, x11, lsl #2]
  40de58:	add	x9, x8, x10
  40de5c:	br	x9
  40de60:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40de64:	add	x8, x8, #0x3b3
  40de68:	str	x8, [sp, #8]
  40de6c:	b	40dee0 <ferror@plt+0xb7b0>
  40de70:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40de74:	add	x8, x8, #0x3b9
  40de78:	str	x8, [sp, #8]
  40de7c:	b	40dee0 <ferror@plt+0xb7b0>
  40de80:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40de84:	add	x8, x8, #0x3bf
  40de88:	str	x8, [sp, #8]
  40de8c:	b	40dee0 <ferror@plt+0xb7b0>
  40de90:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40de94:	add	x8, x8, #0x3c7
  40de98:	str	x8, [sp, #8]
  40de9c:	b	40dee0 <ferror@plt+0xb7b0>
  40dea0:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40dea4:	add	x8, x8, #0x3ce
  40dea8:	str	x8, [sp, #8]
  40deac:	b	40dee0 <ferror@plt+0xb7b0>
  40deb0:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40deb4:	add	x8, x8, #0x3d3
  40deb8:	str	x8, [sp, #8]
  40debc:	b	40dee0 <ferror@plt+0xb7b0>
  40dec0:	ldur	x0, [x29, #-8]
  40dec4:	ldur	w3, [x29, #-12]
  40dec8:	mov	x1, #0x20                  	// #32
  40decc:	adrp	x2, 424000 <ferror@plt+0x218d0>
  40ded0:	add	x2, x2, #0x3d9
  40ded4:	bl	402230 <snprintf@plt>
  40ded8:	ldur	x8, [x29, #-8]
  40dedc:	str	x8, [sp, #8]
  40dee0:	ldr	x0, [sp, #8]
  40dee4:	ldp	x29, x30, [sp, #32]
  40dee8:	add	sp, sp, #0x30
  40deec:	ret
  40def0:	sub	sp, sp, #0x30
  40def4:	stp	x29, x30, [sp, #32]
  40def8:	add	x29, sp, #0x20
  40defc:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40df00:	add	x8, x8, #0x3d0
  40df04:	adrp	x9, 40d000 <ferror@plt+0xa8d0>
  40df08:	add	x9, x9, #0xf50
  40df0c:	mov	x10, xzr
  40df10:	stur	x0, [x29, #-8]
  40df14:	stur	w1, [x29, #-12]
  40df18:	ldur	w11, [x29, #-12]
  40df1c:	str	w11, [x8]
  40df20:	ldur	x0, [x29, #-8]
  40df24:	ldr	w1, [x8]
  40df28:	str	x9, [sp, #8]
  40df2c:	str	x10, [sp]
  40df30:	bl	410ca8 <ferror@plt+0xe578>
  40df34:	ldur	x0, [x29, #-8]
  40df38:	ldr	x1, [sp, #8]
  40df3c:	ldr	x2, [sp]
  40df40:	bl	410fbc <ferror@plt+0xe88c>
  40df44:	ldp	x29, x30, [sp, #32]
  40df48:	add	sp, sp, #0x30
  40df4c:	ret
  40df50:	sub	sp, sp, #0xb0
  40df54:	stp	x29, x30, [sp, #160]
  40df58:	add	x29, sp, #0xa0
  40df5c:	add	x8, sp, #0x50
  40df60:	add	x9, sp, #0x40
  40df64:	add	x10, sp, #0x20
  40df68:	stur	x0, [x29, #-8]
  40df6c:	stur	w1, [x29, #-12]
  40df70:	stur	x2, [x29, #-24]
  40df74:	stur	w3, [x29, #-28]
  40df78:	stur	x4, [x29, #-40]
  40df7c:	stur	x5, [x29, #-48]
  40df80:	ldur	w1, [x29, #-12]
  40df84:	mov	x0, x8
  40df88:	str	x6, [sp, #24]
  40df8c:	str	x9, [sp, #16]
  40df90:	str	x10, [sp, #8]
  40df94:	bl	40de18 <ferror@plt+0xb6e8>
  40df98:	str	x0, [sp, #72]
  40df9c:	ldur	x1, [x29, #-48]
  40dfa0:	ldr	x8, [sp, #24]
  40dfa4:	ldr	q0, [x8]
  40dfa8:	str	q0, [sp, #32]
  40dfac:	ldr	q0, [x8, #16]
  40dfb0:	str	q0, [sp, #48]
  40dfb4:	ldr	x0, [sp, #16]
  40dfb8:	ldr	x2, [sp, #8]
  40dfbc:	bl	402500 <vasprintf@plt>
  40dfc0:	cmp	w0, #0x0
  40dfc4:	cset	w11, ge  // ge = tcont
  40dfc8:	tbnz	w11, #0, 40dfd0 <ferror@plt+0xb8a0>
  40dfcc:	b	40e034 <ferror@plt+0xb904>
  40dfd0:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40dfd4:	add	x8, x8, #0x4d0
  40dfd8:	ldrb	w9, [x8]
  40dfdc:	tbnz	w9, #0, 40dfe4 <ferror@plt+0xb8b4>
  40dfe0:	b	40e000 <ferror@plt+0xb8d0>
  40dfe4:	ldur	w0, [x29, #-12]
  40dfe8:	ldr	x2, [sp, #72]
  40dfec:	ldr	x3, [sp, #64]
  40dff0:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40dff4:	add	x1, x1, #0x3ac
  40dff8:	bl	402100 <syslog@plt>
  40dffc:	b	40e02c <ferror@plt+0xb8fc>
  40e000:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40e004:	add	x8, x8, #0x458
  40e008:	ldr	x0, [x8]
  40e00c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40e010:	add	x8, x8, #0x478
  40e014:	ldr	x2, [x8]
  40e018:	ldr	x3, [sp, #72]
  40e01c:	ldr	x4, [sp, #64]
  40e020:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e024:	add	x1, x1, #0x3a8
  40e028:	bl	4026f0 <fprintf@plt>
  40e02c:	ldr	x0, [sp, #64]
  40e030:	bl	4024e0 <free@plt>
  40e034:	ldp	x29, x30, [sp, #160]
  40e038:	add	sp, sp, #0xb0
  40e03c:	ret
  40e040:	stp	x29, x30, [sp, #-32]!
  40e044:	str	x28, [sp, #16]
  40e048:	mov	x29, sp
  40e04c:	sub	sp, sp, #0x4, lsl #12
  40e050:	sub	sp, sp, #0x220
  40e054:	add	x8, sp, #0x2, lsl #12
  40e058:	add	x8, x8, #0x48
  40e05c:	adrp	x9, 424000 <ferror@plt+0x218d0>
  40e060:	add	x9, x9, #0x43f
  40e064:	mov	x10, xzr
  40e068:	adrp	x11, 424000 <ferror@plt+0x218d0>
  40e06c:	add	x11, x11, #0x828
  40e070:	adrp	x12, 437000 <ferror@plt+0x348d0>
  40e074:	add	x12, x12, #0x458
  40e078:	adrp	x13, 437000 <ferror@plt+0x348d0>
  40e07c:	add	x13, x13, #0x460
  40e080:	str	w0, [x8, #8660]
  40e084:	str	x1, [x8, #8648]
  40e088:	str	x9, [x8, #56]
  40e08c:	str	x10, [x8, #48]
  40e090:	str	x10, [x8, #40]
  40e094:	str	x11, [x8, #32]
  40e098:	str	wzr, [sp, #8288]
  40e09c:	str	x8, [sp, #40]
  40e0a0:	str	x12, [sp, #32]
  40e0a4:	str	x13, [sp, #24]
  40e0a8:	add	x4, sp, #0x2, lsl #12
  40e0ac:	add	x4, x4, #0x58
  40e0b0:	str	wzr, [sp, #8280]
  40e0b4:	ldr	x8, [sp, #40]
  40e0b8:	ldr	w0, [x8, #8660]
  40e0bc:	ldr	x1, [x8, #8648]
  40e0c0:	adrp	x2, 424000 <ferror@plt+0x218d0>
  40e0c4:	add	x2, x2, #0x840
  40e0c8:	adrp	x3, 424000 <ferror@plt+0x218d0>
  40e0cc:	add	x3, x3, #0x848
  40e0d0:	bl	402450 <getopt_long@plt>
  40e0d4:	str	w0, [sp, #8284]
  40e0d8:	ldr	w9, [sp, #8284]
  40e0dc:	mov	w10, #0xffffffff            	// #-1
  40e0e0:	cmp	w9, w10
  40e0e4:	b.ne	40e0ec <ferror@plt+0xb9bc>  // b.any
  40e0e8:	b	40e260 <ferror@plt+0xbb30>
  40e0ec:	ldr	w8, [sp, #8284]
  40e0f0:	cmp	w8, #0x3f
  40e0f4:	str	w8, [sp, #20]
  40e0f8:	b.eq	40e228 <ferror@plt+0xbaf8>  // b.none
  40e0fc:	b	40e100 <ferror@plt+0xb9d0>
  40e100:	ldr	w8, [sp, #20]
  40e104:	cmp	w8, #0x66
  40e108:	b.eq	40e14c <ferror@plt+0xba1c>  // b.none
  40e10c:	b	40e110 <ferror@plt+0xb9e0>
  40e110:	ldr	w8, [sp, #20]
  40e114:	cmp	w8, #0x68
  40e118:	b.eq	40e220 <ferror@plt+0xbaf0>  // b.none
  40e11c:	b	40e120 <ferror@plt+0xb9f0>
  40e120:	ldr	w8, [sp, #20]
  40e124:	cmp	w8, #0x6f
  40e128:	cset	w9, eq  // eq = none
  40e12c:	eor	w9, w9, #0x1
  40e130:	tbnz	w9, #0, 40e234 <ferror@plt+0xbb04>
  40e134:	b	40e138 <ferror@plt+0xba08>
  40e138:	ldr	x8, [sp, #24]
  40e13c:	ldr	x9, [x8]
  40e140:	ldr	x10, [sp, #40]
  40e144:	str	x9, [x10, #56]
  40e148:	b	40e25c <ferror@plt+0xbb2c>
  40e14c:	str	wzr, [sp, #8276]
  40e150:	ldr	x8, [sp, #40]
  40e154:	str	xzr, [x8]
  40e158:	ldr	x8, [sp, #40]
  40e15c:	ldr	x9, [x8]
  40e160:	str	wzr, [sp, #8260]
  40e164:	ldrsw	x10, [sp, #8260]
  40e168:	add	x10, x10, #0x3
  40e16c:	cmp	x9, x10
  40e170:	b.cs	40e1e8 <ferror@plt+0xbab8>  // b.hs, b.nlast
  40e174:	ldr	x8, [sp, #40]
  40e178:	ldr	x9, [x8]
  40e17c:	mov	x10, #0x8                   	// #8
  40e180:	mul	x9, x10, x9
  40e184:	adrp	x10, 437000 <ferror@plt+0x348d0>
  40e188:	add	x10, x10, #0x3d8
  40e18c:	add	x9, x10, x9
  40e190:	ldr	x9, [x9]
  40e194:	ldr	x0, [x9]
  40e198:	ldr	x9, [sp, #24]
  40e19c:	ldr	x1, [x9]
  40e1a0:	bl	402470 <strcmp@plt>
  40e1a4:	cbnz	w0, 40e1d4 <ferror@plt+0xbaa4>
  40e1a8:	ldr	x8, [sp, #40]
  40e1ac:	ldr	x9, [x8]
  40e1b0:	mov	x10, #0x8                   	// #8
  40e1b4:	mul	x9, x10, x9
  40e1b8:	adrp	x10, 437000 <ferror@plt+0x348d0>
  40e1bc:	add	x10, x10, #0x3d8
  40e1c0:	add	x9, x10, x9
  40e1c4:	ldr	x9, [x9]
  40e1c8:	str	x9, [x8, #32]
  40e1cc:	mov	w11, #0x1                   	// #1
  40e1d0:	str	w11, [sp, #8276]
  40e1d4:	ldr	x8, [sp, #40]
  40e1d8:	ldr	x9, [x8]
  40e1dc:	add	x9, x9, #0x1
  40e1e0:	str	x9, [x8]
  40e1e4:	b	40e158 <ferror@plt+0xba28>
  40e1e8:	ldr	w8, [sp, #8276]
  40e1ec:	cbnz	w8, 40e21c <ferror@plt+0xbaec>
  40e1f0:	ldr	x8, [sp, #32]
  40e1f4:	ldr	x0, [x8]
  40e1f8:	ldr	x9, [sp, #24]
  40e1fc:	ldr	x2, [x9]
  40e200:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e204:	add	x1, x1, #0x44b
  40e208:	bl	4026f0 <fprintf@plt>
  40e20c:	bl	40e508 <ferror@plt+0xbdd8>
  40e210:	mov	w10, #0x1                   	// #1
  40e214:	str	w10, [sp, #8288]
  40e218:	b	40e4c0 <ferror@plt+0xbd90>
  40e21c:	b	40e25c <ferror@plt+0xbb2c>
  40e220:	bl	40e508 <ferror@plt+0xbdd8>
  40e224:	b	40e4c0 <ferror@plt+0xbd90>
  40e228:	mov	w8, #0x1                   	// #1
  40e22c:	str	w8, [sp, #8288]
  40e230:	b	40e4c0 <ferror@plt+0xbd90>
  40e234:	ldr	x8, [sp, #32]
  40e238:	ldr	x0, [x8]
  40e23c:	ldr	w2, [sp, #8284]
  40e240:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e244:	add	x1, x1, #0x462
  40e248:	bl	4026f0 <fprintf@plt>
  40e24c:	bl	40e508 <ferror@plt+0xbdd8>
  40e250:	mov	w9, #0x1                   	// #1
  40e254:	str	w9, [sp, #8288]
  40e258:	b	40e4c0 <ferror@plt+0xbd90>
  40e25c:	b	40e0a8 <ferror@plt+0xb978>
  40e260:	add	x0, sp, #0x4, lsl #12
  40e264:	add	x0, x0, #0x8a
  40e268:	bl	402690 <uname@plt>
  40e26c:	cmp	w0, #0x0
  40e270:	cset	w8, ge  // ge = tcont
  40e274:	tbnz	w8, #0, 40e298 <ferror@plt+0xbb68>
  40e278:	ldr	x8, [sp, #32]
  40e27c:	ldr	x1, [x8]
  40e280:	adrp	x0, 424000 <ferror@plt+0x218d0>
  40e284:	add	x0, x0, #0x487
  40e288:	bl	4020f0 <fputs@plt>
  40e28c:	mov	w9, #0x1                   	// #1
  40e290:	str	w9, [sp, #8288]
  40e294:	b	40e4c0 <ferror@plt+0xbd90>
  40e298:	add	x8, sp, #0x4, lsl #12
  40e29c:	add	x8, x8, #0x8a
  40e2a0:	add	x3, x8, #0x82
  40e2a4:	add	x8, sp, #0x3, lsl #12
  40e2a8:	add	x8, x8, #0x8a
  40e2ac:	mov	x0, x8
  40e2b0:	mov	x1, #0x1000                	// #4096
  40e2b4:	adrp	x2, 424000 <ferror@plt+0x218d0>
  40e2b8:	add	x2, x2, #0x49d
  40e2bc:	str	x8, [sp, #8]
  40e2c0:	bl	402230 <snprintf@plt>
  40e2c4:	ldr	x8, [sp, #8]
  40e2c8:	mov	x0, x8
  40e2cc:	adrp	x1, 425000 <ferror@plt+0x228d0>
  40e2d0:	add	x1, x1, #0x955
  40e2d4:	bl	402270 <fopen@plt>
  40e2d8:	ldr	x8, [sp, #40]
  40e2dc:	str	x0, [x8, #48]
  40e2e0:	ldr	x9, [x8, #48]
  40e2e4:	cbnz	x9, 40e34c <ferror@plt+0xbc1c>
  40e2e8:	bl	402680 <__errno_location@plt>
  40e2ec:	ldr	w8, [x0]
  40e2f0:	cmp	w8, #0x2
  40e2f4:	b.ne	40e320 <ferror@plt+0xbbf0>  // b.any
  40e2f8:	ldr	x8, [sp, #32]
  40e2fc:	ldr	x0, [x8]
  40e300:	add	x9, sp, #0x4, lsl #12
  40e304:	add	x9, x9, #0x8a
  40e308:	add	x2, x9, #0x82
  40e30c:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e310:	add	x1, x1, #0x4bd
  40e314:	bl	4026f0 <fprintf@plt>
  40e318:	str	wzr, [sp, #8288]
  40e31c:	b	40e348 <ferror@plt+0xbc18>
  40e320:	ldr	x8, [sp, #32]
  40e324:	ldr	x0, [x8]
  40e328:	add	x9, sp, #0x4, lsl #12
  40e32c:	add	x9, x9, #0x8a
  40e330:	add	x2, x9, #0x82
  40e334:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e338:	add	x1, x1, #0x4fc
  40e33c:	bl	4026f0 <fprintf@plt>
  40e340:	mov	w10, #0x1                   	// #1
  40e344:	str	w10, [sp, #8288]
  40e348:	b	40e4c0 <ferror@plt+0xbd90>
  40e34c:	ldr	x8, [sp, #40]
  40e350:	ldr	x0, [x8, #56]
  40e354:	mov	w1, #0x1ed                 	// #493
  40e358:	bl	410788 <ferror@plt+0xe058>
  40e35c:	str	w0, [sp, #8292]
  40e360:	ldr	w9, [sp, #8292]
  40e364:	cmp	w9, #0x0
  40e368:	cset	w9, ge  // ge = tcont
  40e36c:	tbnz	w9, #0, 40e398 <ferror@plt+0xbc68>
  40e370:	ldr	x8, [sp, #32]
  40e374:	ldr	x0, [x8]
  40e378:	ldr	x9, [sp, #40]
  40e37c:	ldr	x2, [x9, #56]
  40e380:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e384:	add	x1, x1, #0x538
  40e388:	bl	4026f0 <fprintf@plt>
  40e38c:	mov	w10, #0x1                   	// #1
  40e390:	str	w10, [sp, #8288]
  40e394:	b	40e4c0 <ferror@plt+0xbd90>
  40e398:	ldr	x8, [sp, #40]
  40e39c:	ldr	x0, [x8, #56]
  40e3a0:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e3a4:	add	x1, x1, #0x56f
  40e3a8:	bl	402270 <fopen@plt>
  40e3ac:	ldr	x8, [sp, #40]
  40e3b0:	str	x0, [x8, #40]
  40e3b4:	ldr	x9, [x8, #40]
  40e3b8:	cbnz	x9, 40e3e4 <ferror@plt+0xbcb4>
  40e3bc:	ldr	x8, [sp, #32]
  40e3c0:	ldr	x0, [x8]
  40e3c4:	ldr	x9, [sp, #40]
  40e3c8:	ldr	x2, [x9, #56]
  40e3cc:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e3d0:	add	x1, x1, #0x572
  40e3d4:	bl	4026f0 <fprintf@plt>
  40e3d8:	mov	w10, #0x1                   	// #1
  40e3dc:	str	w10, [sp, #8288]
  40e3e0:	b	40e4c0 <ferror@plt+0xbd90>
  40e3e4:	ldr	x8, [sp, #40]
  40e3e8:	ldr	x2, [x8, #48]
  40e3ec:	add	x0, sp, #0x2, lsl #12
  40e3f0:	add	x0, x0, #0x8a
  40e3f4:	mov	w1, #0x1000                	// #4096
  40e3f8:	bl	402700 <fgets@plt>
  40e3fc:	cbz	x0, 40e4c0 <ferror@plt+0xbd90>
  40e400:	ldr	x8, [sp, #40]
  40e404:	ldrb	w9, [x8, #66]
  40e408:	cmp	w9, #0x23
  40e40c:	b.ne	40e414 <ferror@plt+0xbce4>  // b.any
  40e410:	b	40e3e4 <ferror@plt+0xbcb4>
  40e414:	add	x0, sp, #0x2, lsl #12
  40e418:	add	x0, x0, #0x8a
  40e41c:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e420:	add	x1, x1, #0x593
  40e424:	add	x2, sp, #0x1, lsl #12
  40e428:	add	x2, x2, #0x44
  40e42c:	add	x3, sp, #0x44
  40e430:	add	x4, sp, #0x43
  40e434:	add	x5, sp, #0x3c
  40e438:	add	x6, sp, #0x38
  40e43c:	bl	4025f0 <__isoc99_sscanf@plt>
  40e440:	str	w0, [sp, #52]
  40e444:	ldr	w8, [sp, #52]
  40e448:	cmp	w8, #0x5
  40e44c:	b.ne	40e468 <ferror@plt+0xbd38>  // b.any
  40e450:	ldrb	w8, [sp, #67]
  40e454:	cmp	w8, #0x63
  40e458:	b.eq	40e490 <ferror@plt+0xbd60>  // b.none
  40e45c:	ldrb	w8, [sp, #67]
  40e460:	cmp	w8, #0x62
  40e464:	b.eq	40e490 <ferror@plt+0xbd60>  // b.none
  40e468:	ldr	x8, [sp, #32]
  40e46c:	ldr	x0, [x8]
  40e470:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e474:	add	x1, x1, #0x5a1
  40e478:	add	x2, sp, #0x2, lsl #12
  40e47c:	add	x2, x2, #0x8a
  40e480:	bl	4026f0 <fprintf@plt>
  40e484:	mov	w9, #0x1                   	// #1
  40e488:	str	w9, [sp, #8288]
  40e48c:	b	40e3e4 <ferror@plt+0xbcb4>
  40e490:	ldr	x8, [sp, #40]
  40e494:	ldr	x9, [x8, #32]
  40e498:	ldr	x9, [x9, #8]
  40e49c:	ldr	x0, [x8, #40]
  40e4a0:	ldrb	w3, [sp, #67]
  40e4a4:	ldr	w4, [sp, #60]
  40e4a8:	ldr	w5, [sp, #56]
  40e4ac:	add	x1, sp, #0x1, lsl #12
  40e4b0:	add	x1, x1, #0x44
  40e4b4:	add	x2, sp, #0x44
  40e4b8:	blr	x9
  40e4bc:	b	40e3e4 <ferror@plt+0xbcb4>
  40e4c0:	ldr	x8, [sp, #40]
  40e4c4:	ldr	x9, [x8, #48]
  40e4c8:	cbz	x9, 40e4d8 <ferror@plt+0xbda8>
  40e4cc:	ldr	x8, [sp, #40]
  40e4d0:	ldr	x0, [x8, #48]
  40e4d4:	bl	402240 <fclose@plt>
  40e4d8:	ldr	x8, [sp, #40]
  40e4dc:	ldr	x9, [x8, #40]
  40e4e0:	cbz	x9, 40e4f0 <ferror@plt+0xbdc0>
  40e4e4:	ldr	x8, [sp, #40]
  40e4e8:	ldr	x0, [x8, #40]
  40e4ec:	bl	402240 <fclose@plt>
  40e4f0:	ldr	w0, [sp, #8288]
  40e4f4:	add	sp, sp, #0x4, lsl #12
  40e4f8:	add	sp, sp, #0x220
  40e4fc:	ldr	x28, [sp, #16]
  40e500:	ldp	x29, x30, [sp], #32
  40e504:	ret
  40e508:	sub	sp, sp, #0x30
  40e50c:	stp	x29, x30, [sp, #32]
  40e510:	add	x29, sp, #0x20
  40e514:	adrp	x8, 437000 <ferror@plt+0x348d0>
  40e518:	add	x8, x8, #0x478
  40e51c:	adrp	x0, 424000 <ferror@plt+0x218d0>
  40e520:	add	x0, x0, #0x6ea
  40e524:	adrp	x9, 437000 <ferror@plt+0x348d0>
  40e528:	add	x9, x9, #0x3d8
  40e52c:	ldr	x1, [x8]
  40e530:	str	x9, [sp, #8]
  40e534:	bl	402660 <printf@plt>
  40e538:	stur	xzr, [x29, #-8]
  40e53c:	ldur	x8, [x29, #-8]
  40e540:	stur	wzr, [x29, #-12]
  40e544:	ldursw	x9, [x29, #-12]
  40e548:	add	x9, x9, #0x3
  40e54c:	cmp	x8, x9
  40e550:	b.cs	40e5c0 <ferror@plt+0xbe90>  // b.hs, b.nlast
  40e554:	ldur	x8, [x29, #-8]
  40e558:	mov	x9, #0x8                   	// #8
  40e55c:	mul	x8, x9, x8
  40e560:	ldr	x9, [sp, #8]
  40e564:	add	x8, x9, x8
  40e568:	ldr	x8, [x8]
  40e56c:	ldr	x8, [x8, #16]
  40e570:	cbz	x8, 40e5b0 <ferror@plt+0xbe80>
  40e574:	ldur	x8, [x29, #-8]
  40e578:	mov	x9, #0x8                   	// #8
  40e57c:	mul	x8, x9, x8
  40e580:	ldr	x10, [sp, #8]
  40e584:	add	x8, x10, x8
  40e588:	ldr	x8, [x8]
  40e58c:	ldr	x1, [x8]
  40e590:	ldur	x8, [x29, #-8]
  40e594:	mul	x8, x9, x8
  40e598:	add	x8, x10, x8
  40e59c:	ldr	x8, [x8]
  40e5a0:	ldr	x2, [x8, #16]
  40e5a4:	adrp	x0, 424000 <ferror@plt+0x218d0>
  40e5a8:	add	x0, x0, #0x803
  40e5ac:	bl	402660 <printf@plt>
  40e5b0:	ldur	x8, [x29, #-8]
  40e5b4:	add	x8, x8, #0x1
  40e5b8:	stur	x8, [x29, #-8]
  40e5bc:	b	40e53c <ferror@plt+0xbe0c>
  40e5c0:	ldp	x29, x30, [sp, #32]
  40e5c4:	add	sp, sp, #0x30
  40e5c8:	ret
  40e5cc:	sub	sp, sp, #0x40
  40e5d0:	stp	x29, x30, [sp, #48]
  40e5d4:	add	x29, sp, #0x30
  40e5d8:	adrp	x8, 424000 <ferror@plt+0x218d0>
  40e5dc:	add	x8, x8, #0x645
  40e5e0:	adrp	x9, 424000 <ferror@plt+0x218d0>
  40e5e4:	add	x9, x9, #0x64f
  40e5e8:	adrp	x10, 424000 <ferror@plt+0x218d0>
  40e5ec:	add	x10, x10, #0x5f9
  40e5f0:	stur	x0, [x29, #-16]
  40e5f4:	str	x1, [sp, #24]
  40e5f8:	str	x2, [sp, #16]
  40e5fc:	strb	w3, [sp, #15]
  40e600:	str	w4, [sp, #8]
  40e604:	str	w5, [sp, #4]
  40e608:	ldur	x0, [x29, #-16]
  40e60c:	ldr	x2, [sp, #24]
  40e610:	ldr	x3, [sp, #16]
  40e614:	ldrb	w11, [sp, #15]
  40e618:	cmp	w11, #0x63
  40e61c:	csel	x4, x8, x9, eq  // eq = none
  40e620:	ldr	w5, [sp, #8]
  40e624:	ldr	w6, [sp, #4]
  40e628:	mov	x1, x10
  40e62c:	bl	4026f0 <fprintf@plt>
  40e630:	str	w0, [sp]
  40e634:	ldr	w11, [sp]
  40e638:	cmp	w11, #0x0
  40e63c:	cset	w11, lt  // lt = tstop
  40e640:	tbnz	w11, #0, 40e64c <ferror@plt+0xbf1c>
  40e644:	stur	wzr, [x29, #-4]
  40e648:	b	40e654 <ferror@plt+0xbf24>
  40e64c:	mov	w8, #0x1                   	// #1
  40e650:	stur	w8, [x29, #-4]
  40e654:	ldur	w0, [x29, #-4]
  40e658:	ldp	x29, x30, [sp, #48]
  40e65c:	add	sp, sp, #0x40
  40e660:	ret
  40e664:	sub	sp, sp, #0x50
  40e668:	stp	x29, x30, [sp, #64]
  40e66c:	add	x29, sp, #0x40
  40e670:	mov	w8, #0x2f                  	// #47
  40e674:	stur	x0, [x29, #-16]
  40e678:	stur	x1, [x29, #-24]
  40e67c:	str	x2, [sp, #32]
  40e680:	strb	w3, [sp, #31]
  40e684:	str	w4, [sp, #24]
  40e688:	str	w5, [sp, #20]
  40e68c:	ldr	x0, [sp, #32]
  40e690:	mov	w1, w8
  40e694:	bl	4023a0 <strrchr@plt>
  40e698:	str	x0, [sp, #8]
  40e69c:	ldr	x9, [sp, #8]
  40e6a0:	cbz	x9, 40e6e8 <ferror@plt+0xbfb8>
  40e6a4:	ldur	x0, [x29, #-16]
  40e6a8:	ldr	x8, [sp, #8]
  40e6ac:	ldr	x9, [sp, #32]
  40e6b0:	subs	x8, x8, x9
  40e6b4:	ldr	x3, [sp, #32]
  40e6b8:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e6bc:	add	x1, x1, #0x698
  40e6c0:	mov	w2, w8
  40e6c4:	bl	4026f0 <fprintf@plt>
  40e6c8:	str	w0, [sp, #4]
  40e6cc:	ldr	w8, [sp, #4]
  40e6d0:	cmp	w8, #0x0
  40e6d4:	cset	w8, ge  // ge = tcont
  40e6d8:	tbnz	w8, #0, 40e6e8 <ferror@plt+0xbfb8>
  40e6dc:	mov	w8, #0x1                   	// #1
  40e6e0:	stur	w8, [x29, #-4]
  40e6e4:	b	40e72c <ferror@plt+0xbffc>
  40e6e8:	ldur	x0, [x29, #-16]
  40e6ec:	ldrb	w2, [sp, #31]
  40e6f0:	ldr	x3, [sp, #32]
  40e6f4:	ldr	w4, [sp, #24]
  40e6f8:	ldr	w5, [sp, #20]
  40e6fc:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e700:	add	x1, x1, #0x6b0
  40e704:	bl	4026f0 <fprintf@plt>
  40e708:	str	w0, [sp, #4]
  40e70c:	ldr	w8, [sp, #4]
  40e710:	cmp	w8, #0x0
  40e714:	cset	w8, ge  // ge = tcont
  40e718:	tbnz	w8, #0, 40e728 <ferror@plt+0xbff8>
  40e71c:	mov	w8, #0x1                   	// #1
  40e720:	stur	w8, [x29, #-4]
  40e724:	b	40e72c <ferror@plt+0xbffc>
  40e728:	stur	wzr, [x29, #-4]
  40e72c:	ldur	w0, [x29, #-4]
  40e730:	ldp	x29, x30, [sp, #64]
  40e734:	add	sp, sp, #0x50
  40e738:	ret
  40e73c:	sub	sp, sp, #0x40
  40e740:	stp	x29, x30, [sp, #48]
  40e744:	add	x29, sp, #0x30
  40e748:	adrp	x8, 423000 <ferror@plt+0x208d0>
  40e74c:	add	x8, x8, #0xfea
  40e750:	stur	x0, [x29, #-16]
  40e754:	str	x1, [sp, #24]
  40e758:	str	x2, [sp, #16]
  40e75c:	strb	w3, [sp, #15]
  40e760:	str	w4, [sp, #8]
  40e764:	str	w5, [sp, #4]
  40e768:	ldur	x0, [x29, #-16]
  40e76c:	ldr	x2, [sp, #24]
  40e770:	ldr	x3, [sp, #16]
  40e774:	ldrb	w4, [sp, #15]
  40e778:	ldr	w5, [sp, #8]
  40e77c:	ldr	w6, [sp, #4]
  40e780:	mov	x1, x8
  40e784:	bl	4026f0 <fprintf@plt>
  40e788:	str	w0, [sp]
  40e78c:	ldr	w9, [sp]
  40e790:	cmp	w9, #0x0
  40e794:	cset	w9, lt  // lt = tstop
  40e798:	tbnz	w9, #0, 40e7a4 <ferror@plt+0xc074>
  40e79c:	stur	wzr, [x29, #-4]
  40e7a0:	b	40e7ac <ferror@plt+0xc07c>
  40e7a4:	mov	w8, #0x1                   	// #1
  40e7a8:	stur	w8, [x29, #-4]
  40e7ac:	ldur	w0, [x29, #-4]
  40e7b0:	ldp	x29, x30, [sp, #48]
  40e7b4:	add	sp, sp, #0x40
  40e7b8:	ret
  40e7bc:	sub	sp, sp, #0x20
  40e7c0:	stp	x29, x30, [sp, #16]
  40e7c4:	add	x29, sp, #0x10
  40e7c8:	str	x0, [sp, #8]
  40e7cc:	str	x1, [sp]
  40e7d0:	ldr	x8, [sp]
  40e7d4:	cmp	x8, #0x0
  40e7d8:	cset	w9, ls  // ls = plast
  40e7dc:	tbnz	w9, #0, 40e7e4 <ferror@plt+0xc0b4>
  40e7e0:	b	40e804 <ferror@plt+0xc0d4>
  40e7e4:	adrp	x0, 424000 <ferror@plt+0x218d0>
  40e7e8:	add	x0, x0, #0x8f8
  40e7ec:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40e7f0:	add	x1, x1, #0x901
  40e7f4:	mov	w2, #0x2a                  	// #42
  40e7f8:	adrp	x3, 424000 <ferror@plt+0x218d0>
  40e7fc:	add	x3, x3, #0x910
  40e800:	bl	402670 <__assert_fail@plt>
  40e804:	ldr	x8, [sp, #8]
  40e808:	mov	x9, xzr
  40e80c:	str	x9, [x8]
  40e810:	ldr	x8, [sp, #8]
  40e814:	str	xzr, [x8, #8]
  40e818:	ldr	x8, [sp, #8]
  40e81c:	str	xzr, [x8, #16]
  40e820:	ldr	x8, [sp]
  40e824:	ldr	x9, [sp, #8]
  40e828:	str	x8, [x9, #24]
  40e82c:	ldp	x29, x30, [sp, #16]
  40e830:	add	sp, sp, #0x20
  40e834:	ret
  40e838:	sub	sp, sp, #0x40
  40e83c:	stp	x29, x30, [sp, #48]
  40e840:	add	x29, sp, #0x30
  40e844:	stur	x0, [x29, #-16]
  40e848:	str	x1, [sp, #24]
  40e84c:	ldur	x8, [x29, #-16]
  40e850:	ldr	x8, [x8, #8]
  40e854:	add	x8, x8, #0x1
  40e858:	ldur	x9, [x29, #-16]
  40e85c:	ldr	x9, [x9, #16]
  40e860:	cmp	x8, x9
  40e864:	b.cc	40e8a4 <ferror@plt+0xc174>  // b.lo, b.ul, b.last
  40e868:	ldur	x0, [x29, #-16]
  40e86c:	ldur	x8, [x29, #-16]
  40e870:	ldr	x8, [x8, #16]
  40e874:	ldur	x9, [x29, #-16]
  40e878:	ldr	x9, [x9, #24]
  40e87c:	add	x1, x8, x9
  40e880:	bl	40e8f8 <ferror@plt+0xc1c8>
  40e884:	str	w0, [sp, #12]
  40e888:	ldr	w10, [sp, #12]
  40e88c:	cmp	w10, #0x0
  40e890:	cset	w10, ge  // ge = tcont
  40e894:	tbnz	w10, #0, 40e8a4 <ferror@plt+0xc174>
  40e898:	ldr	w8, [sp, #12]
  40e89c:	stur	w8, [x29, #-4]
  40e8a0:	b	40e8e8 <ferror@plt+0xc1b8>
  40e8a4:	ldur	x8, [x29, #-16]
  40e8a8:	mov	x9, #0x8                   	// #8
  40e8ac:	ldr	x8, [x8, #8]
  40e8b0:	str	x8, [sp, #16]
  40e8b4:	ldr	x8, [sp, #24]
  40e8b8:	ldur	x10, [x29, #-16]
  40e8bc:	ldr	x10, [x10]
  40e8c0:	ldr	x11, [sp, #16]
  40e8c4:	mul	x9, x9, x11
  40e8c8:	add	x9, x10, x9
  40e8cc:	str	x8, [x9]
  40e8d0:	ldur	x8, [x29, #-16]
  40e8d4:	ldr	x9, [x8, #8]
  40e8d8:	add	x9, x9, #0x1
  40e8dc:	str	x9, [x8, #8]
  40e8e0:	ldr	x8, [sp, #16]
  40e8e4:	stur	w8, [x29, #-4]
  40e8e8:	ldur	w0, [x29, #-4]
  40e8ec:	ldp	x29, x30, [sp, #48]
  40e8f0:	add	sp, sp, #0x40
  40e8f4:	ret
  40e8f8:	sub	sp, sp, #0x30
  40e8fc:	stp	x29, x30, [sp, #32]
  40e900:	add	x29, sp, #0x20
  40e904:	mov	x8, #0x8                   	// #8
  40e908:	str	x0, [sp, #16]
  40e90c:	str	x1, [sp, #8]
  40e910:	ldr	x9, [sp, #16]
  40e914:	ldr	x0, [x9]
  40e918:	ldr	x9, [sp, #8]
  40e91c:	mul	x1, x8, x9
  40e920:	bl	402320 <realloc@plt>
  40e924:	str	x0, [sp]
  40e928:	ldr	x8, [sp]
  40e92c:	cbnz	x8, 40e93c <ferror@plt+0xc20c>
  40e930:	mov	w8, #0xfffffff4            	// #-12
  40e934:	stur	w8, [x29, #-4]
  40e938:	b	40e958 <ferror@plt+0xc228>
  40e93c:	ldr	x8, [sp]
  40e940:	ldr	x9, [sp, #16]
  40e944:	str	x8, [x9]
  40e948:	ldr	x8, [sp, #8]
  40e94c:	ldr	x9, [sp, #16]
  40e950:	str	x8, [x9, #16]
  40e954:	stur	wzr, [x29, #-4]
  40e958:	ldur	w0, [x29, #-4]
  40e95c:	ldp	x29, x30, [sp, #32]
  40e960:	add	sp, sp, #0x30
  40e964:	ret
  40e968:	sub	sp, sp, #0x40
  40e96c:	stp	x29, x30, [sp, #48]
  40e970:	add	x29, sp, #0x30
  40e974:	stur	x0, [x29, #-16]
  40e978:	str	x1, [sp, #24]
  40e97c:	ldur	x8, [x29, #-16]
  40e980:	ldr	x8, [x8]
  40e984:	str	x8, [sp, #16]
  40e988:	ldr	x8, [sp, #16]
  40e98c:	ldur	x9, [x29, #-16]
  40e990:	mov	x10, #0x8                   	// #8
  40e994:	ldr	x9, [x9, #8]
  40e998:	mul	x9, x10, x9
  40e99c:	add	x8, x8, x9
  40e9a0:	str	x8, [sp, #8]
  40e9a4:	ldr	x8, [sp, #16]
  40e9a8:	ldr	x9, [sp, #8]
  40e9ac:	cmp	x8, x9
  40e9b0:	b.cs	40e9e4 <ferror@plt+0xc2b4>  // b.hs, b.nlast
  40e9b4:	ldr	x8, [sp, #16]
  40e9b8:	ldr	x8, [x8]
  40e9bc:	ldr	x9, [sp, #24]
  40e9c0:	cmp	x8, x9
  40e9c4:	b.ne	40e9d4 <ferror@plt+0xc2a4>  // b.any
  40e9c8:	mov	w8, #0xffffffef            	// #-17
  40e9cc:	stur	w8, [x29, #-4]
  40e9d0:	b	40e9f4 <ferror@plt+0xc2c4>
  40e9d4:	ldr	x8, [sp, #16]
  40e9d8:	add	x8, x8, #0x8
  40e9dc:	str	x8, [sp, #16]
  40e9e0:	b	40e9a4 <ferror@plt+0xc274>
  40e9e4:	ldur	x0, [x29, #-16]
  40e9e8:	ldr	x1, [sp, #24]
  40e9ec:	bl	40e838 <ferror@plt+0xc108>
  40e9f0:	stur	w0, [x29, #-4]
  40e9f4:	ldur	w0, [x29, #-4]
  40e9f8:	ldp	x29, x30, [sp, #48]
  40e9fc:	add	sp, sp, #0x40
  40ea00:	ret
  40ea04:	sub	sp, sp, #0x20
  40ea08:	stp	x29, x30, [sp, #16]
  40ea0c:	add	x29, sp, #0x10
  40ea10:	str	x0, [sp, #8]
  40ea14:	ldr	x8, [sp, #8]
  40ea18:	ldr	x0, [x8]
  40ea1c:	bl	4024e0 <free@plt>
  40ea20:	ldr	x8, [sp, #8]
  40ea24:	str	xzr, [x8, #8]
  40ea28:	ldr	x8, [sp, #8]
  40ea2c:	str	xzr, [x8, #16]
  40ea30:	ldp	x29, x30, [sp, #16]
  40ea34:	add	sp, sp, #0x20
  40ea38:	ret
  40ea3c:	sub	sp, sp, #0x20
  40ea40:	stp	x29, x30, [sp, #16]
  40ea44:	add	x29, sp, #0x10
  40ea48:	mov	x2, #0x8                   	// #8
  40ea4c:	str	x0, [sp, #8]
  40ea50:	str	x1, [sp]
  40ea54:	ldr	x8, [sp, #8]
  40ea58:	ldr	x0, [x8]
  40ea5c:	ldr	x8, [sp, #8]
  40ea60:	ldr	x1, [x8, #8]
  40ea64:	ldr	x3, [sp]
  40ea68:	bl	4021f0 <qsort@plt>
  40ea6c:	ldp	x29, x30, [sp, #16]
  40ea70:	add	sp, sp, #0x20
  40ea74:	ret
  40ea78:	sub	sp, sp, #0x40
  40ea7c:	stp	x29, x30, [sp, #48]
  40ea80:	add	x29, sp, #0x30
  40ea84:	mov	w8, #0x1                   	// #1
  40ea88:	mov	x9, #0x20                  	// #32
  40ea8c:	mov	x10, #0x10                  	// #16
  40ea90:	mov	x11, #0x1                   	// #1
  40ea94:	stur	w0, [x29, #-20]
  40ea98:	str	x1, [sp, #16]
  40ea9c:	ldur	w12, [x29, #-20]
  40eaa0:	stur	w12, [x29, #-4]
  40eaa4:	ldur	w12, [x29, #-4]
  40eaa8:	subs	w12, w12, #0x1
  40eaac:	clz	w12, w12
  40eab0:	subs	x9, x9, w12, sxtw
  40eab4:	lsl	w8, w8, w9
  40eab8:	stur	w8, [x29, #-20]
  40eabc:	ldur	w8, [x29, #-20]
  40eac0:	mov	w13, w8
  40eac4:	mul	x10, x13, x10
  40eac8:	add	x1, x10, #0x18
  40eacc:	mov	x0, x11
  40ead0:	bl	4022f0 <calloc@plt>
  40ead4:	str	x0, [sp, #8]
  40ead8:	ldr	x10, [sp, #8]
  40eadc:	cbnz	x10, 40eaec <ferror@plt+0xc3bc>
  40eae0:	mov	x8, xzr
  40eae4:	stur	x8, [x29, #-16]
  40eae8:	b	40eb58 <ferror@plt+0xc428>
  40eaec:	ldur	w8, [x29, #-20]
  40eaf0:	ldr	x9, [sp, #8]
  40eaf4:	str	w8, [x9, #8]
  40eaf8:	ldr	x9, [sp, #16]
  40eafc:	ldr	x10, [sp, #8]
  40eb00:	str	x9, [x10, #16]
  40eb04:	ldur	w8, [x29, #-20]
  40eb08:	mov	w11, #0x20                  	// #32
  40eb0c:	udiv	w8, w8, w11
  40eb10:	ldr	x9, [sp, #8]
  40eb14:	str	w8, [x9, #4]
  40eb18:	ldr	x9, [sp, #8]
  40eb1c:	ldr	w8, [x9, #4]
  40eb20:	cbnz	w8, 40eb34 <ferror@plt+0xc404>
  40eb24:	ldr	x8, [sp, #8]
  40eb28:	mov	w9, #0x4                   	// #4
  40eb2c:	str	w9, [x8, #4]
  40eb30:	b	40eb50 <ferror@plt+0xc420>
  40eb34:	ldr	x8, [sp, #8]
  40eb38:	ldr	w9, [x8, #4]
  40eb3c:	cmp	w9, #0x40
  40eb40:	b.ls	40eb50 <ferror@plt+0xc420>  // b.plast
  40eb44:	ldr	x8, [sp, #8]
  40eb48:	mov	w9, #0x40                  	// #64
  40eb4c:	str	w9, [x8, #4]
  40eb50:	ldr	x8, [sp, #8]
  40eb54:	stur	x8, [x29, #-16]
  40eb58:	ldur	x0, [x29, #-16]
  40eb5c:	ldp	x29, x30, [sp, #48]
  40eb60:	add	sp, sp, #0x40
  40eb64:	ret
  40eb68:	sub	sp, sp, #0x40
  40eb6c:	stp	x29, x30, [sp, #48]
  40eb70:	add	x29, sp, #0x30
  40eb74:	stur	x0, [x29, #-8]
  40eb78:	ldur	x8, [x29, #-8]
  40eb7c:	cbnz	x8, 40eb84 <ferror@plt+0xc454>
  40eb80:	b	40ec50 <ferror@plt+0xc520>
  40eb84:	ldur	x8, [x29, #-8]
  40eb88:	add	x8, x8, #0x18
  40eb8c:	stur	x8, [x29, #-16]
  40eb90:	ldur	x8, [x29, #-16]
  40eb94:	ldur	x9, [x29, #-8]
  40eb98:	ldr	w10, [x9, #8]
  40eb9c:	mov	w9, w10
  40eba0:	mov	x11, #0x10                  	// #16
  40eba4:	mul	x9, x11, x9
  40eba8:	add	x8, x8, x9
  40ebac:	str	x8, [sp, #24]
  40ebb0:	ldur	x8, [x29, #-16]
  40ebb4:	ldr	x9, [sp, #24]
  40ebb8:	cmp	x8, x9
  40ebbc:	b.cs	40ec48 <ferror@plt+0xc518>  // b.hs, b.nlast
  40ebc0:	ldur	x8, [x29, #-8]
  40ebc4:	ldr	x8, [x8, #16]
  40ebc8:	cbz	x8, 40ec2c <ferror@plt+0xc4fc>
  40ebcc:	ldur	x8, [x29, #-16]
  40ebd0:	ldr	x8, [x8]
  40ebd4:	str	x8, [sp, #16]
  40ebd8:	ldr	x8, [sp, #16]
  40ebdc:	ldur	x9, [x29, #-16]
  40ebe0:	ldr	w10, [x9, #8]
  40ebe4:	mov	w9, w10
  40ebe8:	mov	x11, #0x10                  	// #16
  40ebec:	mul	x9, x11, x9
  40ebf0:	add	x8, x8, x9
  40ebf4:	str	x8, [sp, #8]
  40ebf8:	ldr	x8, [sp, #16]
  40ebfc:	ldr	x9, [sp, #8]
  40ec00:	cmp	x8, x9
  40ec04:	b.cs	40ec2c <ferror@plt+0xc4fc>  // b.hs, b.nlast
  40ec08:	ldur	x8, [x29, #-8]
  40ec0c:	ldr	x8, [x8, #16]
  40ec10:	ldr	x9, [sp, #16]
  40ec14:	ldr	x0, [x9, #8]
  40ec18:	blr	x8
  40ec1c:	ldr	x8, [sp, #16]
  40ec20:	add	x8, x8, #0x10
  40ec24:	str	x8, [sp, #16]
  40ec28:	b	40ebf8 <ferror@plt+0xc4c8>
  40ec2c:	ldur	x8, [x29, #-16]
  40ec30:	ldr	x0, [x8]
  40ec34:	bl	4024e0 <free@plt>
  40ec38:	ldur	x8, [x29, #-16]
  40ec3c:	add	x8, x8, #0x10
  40ec40:	stur	x8, [x29, #-16]
  40ec44:	b	40ebb0 <ferror@plt+0xc480>
  40ec48:	ldur	x0, [x29, #-8]
  40ec4c:	bl	4024e0 <free@plt>
  40ec50:	ldp	x29, x30, [sp, #48]
  40ec54:	add	sp, sp, #0x40
  40ec58:	ret
  40ec5c:	sub	sp, sp, #0x80
  40ec60:	stp	x29, x30, [sp, #112]
  40ec64:	add	x29, sp, #0x70
  40ec68:	stur	x0, [x29, #-16]
  40ec6c:	stur	x1, [x29, #-24]
  40ec70:	stur	x2, [x29, #-32]
  40ec74:	ldur	x0, [x29, #-24]
  40ec78:	bl	4020e0 <strlen@plt>
  40ec7c:	stur	w0, [x29, #-36]
  40ec80:	ldur	x0, [x29, #-24]
  40ec84:	ldur	w1, [x29, #-36]
  40ec88:	bl	40ee8c <ferror@plt+0xc75c>
  40ec8c:	stur	w0, [x29, #-40]
  40ec90:	ldur	w8, [x29, #-40]
  40ec94:	ldur	x9, [x29, #-16]
  40ec98:	ldr	w10, [x9, #8]
  40ec9c:	subs	w10, w10, #0x1
  40eca0:	and	w8, w8, w10
  40eca4:	stur	w8, [x29, #-44]
  40eca8:	ldur	x9, [x29, #-16]
  40ecac:	add	x9, x9, #0x18
  40ecb0:	ldur	w8, [x29, #-44]
  40ecb4:	mov	w11, w8
  40ecb8:	mov	x12, #0x10                  	// #16
  40ecbc:	mul	x11, x12, x11
  40ecc0:	add	x9, x9, x11
  40ecc4:	str	x9, [sp, #56]
  40ecc8:	ldr	x9, [sp, #56]
  40eccc:	ldr	w8, [x9, #8]
  40ecd0:	add	w8, w8, #0x1
  40ecd4:	ldr	x9, [sp, #56]
  40ecd8:	ldr	w10, [x9, #12]
  40ecdc:	cmp	w8, w10
  40ece0:	b.cc	40ed5c <ferror@plt+0xc62c>  // b.lo, b.ul, b.last
  40ece4:	ldr	x8, [sp, #56]
  40ece8:	ldr	w9, [x8, #12]
  40ecec:	ldur	x8, [x29, #-16]
  40ecf0:	ldr	w10, [x8, #4]
  40ecf4:	add	w9, w9, w10
  40ecf8:	str	w9, [sp, #36]
  40ecfc:	ldr	w9, [sp, #36]
  40ed00:	mov	w8, w9
  40ed04:	mov	x11, #0x10                  	// #16
  40ed08:	mul	x8, x8, x11
  40ed0c:	str	x8, [sp, #24]
  40ed10:	ldr	x8, [sp, #56]
  40ed14:	ldr	x0, [x8]
  40ed18:	ldr	x1, [sp, #24]
  40ed1c:	bl	402320 <realloc@plt>
  40ed20:	str	x0, [sp, #16]
  40ed24:	ldr	x8, [sp, #16]
  40ed28:	cbnz	x8, 40ed44 <ferror@plt+0xc614>
  40ed2c:	bl	402680 <__errno_location@plt>
  40ed30:	ldr	w8, [x0]
  40ed34:	mov	w9, wzr
  40ed38:	subs	w8, w9, w8
  40ed3c:	stur	w8, [x29, #-4]
  40ed40:	b	40ee7c <ferror@plt+0xc74c>
  40ed44:	ldr	x8, [sp, #16]
  40ed48:	ldr	x9, [sp, #56]
  40ed4c:	str	x8, [x9]
  40ed50:	ldr	w10, [sp, #36]
  40ed54:	ldr	x8, [sp, #56]
  40ed58:	str	w10, [x8, #12]
  40ed5c:	ldr	x8, [sp, #56]
  40ed60:	ldr	x8, [x8]
  40ed64:	str	x8, [sp, #48]
  40ed68:	ldr	x8, [sp, #48]
  40ed6c:	ldr	x9, [sp, #56]
  40ed70:	ldr	w10, [x9, #8]
  40ed74:	mov	w9, w10
  40ed78:	mov	x11, #0x10                  	// #16
  40ed7c:	mul	x9, x11, x9
  40ed80:	add	x8, x8, x9
  40ed84:	str	x8, [sp, #40]
  40ed88:	ldr	x8, [sp, #48]
  40ed8c:	ldr	x9, [sp, #40]
  40ed90:	cmp	x8, x9
  40ed94:	b.cs	40ee40 <ferror@plt+0xc710>  // b.hs, b.nlast
  40ed98:	ldur	x0, [x29, #-24]
  40ed9c:	ldr	x8, [sp, #48]
  40eda0:	ldr	x1, [x8]
  40eda4:	bl	402470 <strcmp@plt>
  40eda8:	str	w0, [sp, #12]
  40edac:	ldr	w9, [sp, #12]
  40edb0:	cbnz	w9, 40edf4 <ferror@plt+0xc6c4>
  40edb4:	ldur	x8, [x29, #-16]
  40edb8:	ldr	x8, [x8, #16]
  40edbc:	cbz	x8, 40edd4 <ferror@plt+0xc6a4>
  40edc0:	ldur	x8, [x29, #-16]
  40edc4:	ldr	x8, [x8, #16]
  40edc8:	ldr	x9, [sp, #48]
  40edcc:	ldr	x0, [x9, #8]
  40edd0:	blr	x8
  40edd4:	ldur	x8, [x29, #-24]
  40edd8:	ldr	x9, [sp, #48]
  40eddc:	str	x8, [x9]
  40ede0:	ldur	x8, [x29, #-32]
  40ede4:	ldr	x9, [sp, #48]
  40ede8:	str	x8, [x9, #8]
  40edec:	stur	wzr, [x29, #-4]
  40edf0:	b	40ee7c <ferror@plt+0xc74c>
  40edf4:	ldr	w8, [sp, #12]
  40edf8:	cmp	w8, #0x0
  40edfc:	cset	w8, ge  // ge = tcont
  40ee00:	tbnz	w8, #0, 40ee30 <ferror@plt+0xc700>
  40ee04:	ldr	x8, [sp, #48]
  40ee08:	add	x0, x8, #0x10
  40ee0c:	ldr	x1, [sp, #48]
  40ee10:	ldr	x8, [sp, #40]
  40ee14:	ldr	x9, [sp, #48]
  40ee18:	subs	x8, x8, x9
  40ee1c:	mov	x9, #0x10                  	// #16
  40ee20:	sdiv	x8, x8, x9
  40ee24:	mul	x2, x8, x9
  40ee28:	bl	4020b0 <memmove@plt>
  40ee2c:	b	40ee40 <ferror@plt+0xc710>
  40ee30:	ldr	x8, [sp, #48]
  40ee34:	add	x8, x8, #0x10
  40ee38:	str	x8, [sp, #48]
  40ee3c:	b	40ed88 <ferror@plt+0xc658>
  40ee40:	ldur	x8, [x29, #-24]
  40ee44:	ldr	x9, [sp, #48]
  40ee48:	str	x8, [x9]
  40ee4c:	ldur	x8, [x29, #-32]
  40ee50:	ldr	x9, [sp, #48]
  40ee54:	str	x8, [x9, #8]
  40ee58:	ldr	x8, [sp, #56]
  40ee5c:	ldr	w10, [x8, #8]
  40ee60:	add	w10, w10, #0x1
  40ee64:	str	w10, [x8, #8]
  40ee68:	ldur	x8, [x29, #-16]
  40ee6c:	ldr	w10, [x8]
  40ee70:	add	w10, w10, #0x1
  40ee74:	str	w10, [x8]
  40ee78:	stur	wzr, [x29, #-4]
  40ee7c:	ldur	w0, [x29, #-4]
  40ee80:	ldp	x29, x30, [sp, #112]
  40ee84:	add	sp, sp, #0x80
  40ee88:	ret
  40ee8c:	sub	sp, sp, #0x60
  40ee90:	mov	w8, #0x4                   	// #4
  40ee94:	str	x0, [sp, #88]
  40ee98:	str	w1, [sp, #84]
  40ee9c:	ldr	w9, [sp, #84]
  40eea0:	str	w9, [sp, #76]
  40eea4:	ldr	w9, [sp, #84]
  40eea8:	and	w9, w9, #0x3
  40eeac:	str	w9, [sp, #72]
  40eeb0:	ldr	w9, [sp, #84]
  40eeb4:	udiv	w8, w9, w8
  40eeb8:	str	w8, [sp, #84]
  40eebc:	ldr	w8, [sp, #84]
  40eec0:	cmp	w8, #0x0
  40eec4:	cset	w8, ls  // ls = plast
  40eec8:	tbnz	w8, #0, 40ef54 <ferror@plt+0xc824>
  40eecc:	ldr	x8, [sp, #88]
  40eed0:	str	x8, [sp, #64]
  40eed4:	ldr	x8, [sp, #64]
  40eed8:	ldrh	w9, [x8]
  40eedc:	strh	w9, [sp, #62]
  40eee0:	ldrh	w9, [sp, #62]
  40eee4:	ldr	w10, [sp, #76]
  40eee8:	add	w9, w10, w9
  40eeec:	str	w9, [sp, #76]
  40eef0:	ldr	x8, [sp, #88]
  40eef4:	add	x8, x8, #0x2
  40eef8:	str	x8, [sp, #48]
  40eefc:	ldr	x8, [sp, #48]
  40ef00:	ldrh	w9, [x8]
  40ef04:	strh	w9, [sp, #46]
  40ef08:	ldrh	w9, [sp, #46]
  40ef0c:	ldr	w10, [sp, #76]
  40ef10:	eor	w9, w10, w9, lsl #11
  40ef14:	str	w9, [sp, #80]
  40ef18:	ldr	w9, [sp, #76]
  40ef1c:	ldr	w10, [sp, #80]
  40ef20:	eor	w9, w10, w9, lsl #16
  40ef24:	str	w9, [sp, #76]
  40ef28:	ldr	x8, [sp, #88]
  40ef2c:	add	x8, x8, #0x4
  40ef30:	str	x8, [sp, #88]
  40ef34:	ldr	w9, [sp, #76]
  40ef38:	ldr	w10, [sp, #76]
  40ef3c:	add	w9, w10, w9, lsr #11
  40ef40:	str	w9, [sp, #76]
  40ef44:	ldr	w8, [sp, #84]
  40ef48:	subs	w8, w8, #0x1
  40ef4c:	str	w8, [sp, #84]
  40ef50:	b	40eebc <ferror@plt+0xc78c>
  40ef54:	ldr	w8, [sp, #72]
  40ef58:	cmp	w8, #0x1
  40ef5c:	str	w8, [sp, #8]
  40ef60:	b.eq	40f034 <ferror@plt+0xc904>  // b.none
  40ef64:	b	40ef68 <ferror@plt+0xc838>
  40ef68:	ldr	w8, [sp, #8]
  40ef6c:	cmp	w8, #0x2
  40ef70:	b.eq	40efec <ferror@plt+0xc8bc>  // b.none
  40ef74:	b	40ef78 <ferror@plt+0xc848>
  40ef78:	ldr	w8, [sp, #8]
  40ef7c:	cmp	w8, #0x3
  40ef80:	cset	w9, eq  // eq = none
  40ef84:	eor	w9, w9, #0x1
  40ef88:	tbnz	w9, #0, 40f068 <ferror@plt+0xc938>
  40ef8c:	b	40ef90 <ferror@plt+0xc860>
  40ef90:	ldr	x8, [sp, #88]
  40ef94:	str	x8, [sp, #32]
  40ef98:	ldr	x8, [sp, #32]
  40ef9c:	ldrh	w9, [x8]
  40efa0:	strh	w9, [sp, #30]
  40efa4:	ldrh	w9, [sp, #30]
  40efa8:	ldr	w10, [sp, #76]
  40efac:	add	w9, w10, w9
  40efb0:	str	w9, [sp, #76]
  40efb4:	ldr	w9, [sp, #76]
  40efb8:	ldr	w10, [sp, #76]
  40efbc:	eor	w9, w10, w9, lsl #16
  40efc0:	str	w9, [sp, #76]
  40efc4:	ldr	x8, [sp, #88]
  40efc8:	ldrb	w9, [x8, #2]
  40efcc:	ldr	w10, [sp, #76]
  40efd0:	eor	w9, w10, w9, lsl #18
  40efd4:	str	w9, [sp, #76]
  40efd8:	ldr	w9, [sp, #76]
  40efdc:	ldr	w10, [sp, #76]
  40efe0:	add	w9, w10, w9, lsr #11
  40efe4:	str	w9, [sp, #76]
  40efe8:	b	40f068 <ferror@plt+0xc938>
  40efec:	ldr	x8, [sp, #88]
  40eff0:	str	x8, [sp, #16]
  40eff4:	ldr	x8, [sp, #16]
  40eff8:	ldrh	w9, [x8]
  40effc:	strh	w9, [sp, #14]
  40f000:	ldrh	w9, [sp, #14]
  40f004:	ldr	w10, [sp, #76]
  40f008:	add	w9, w10, w9
  40f00c:	str	w9, [sp, #76]
  40f010:	ldr	w9, [sp, #76]
  40f014:	ldr	w10, [sp, #76]
  40f018:	eor	w9, w10, w9, lsl #11
  40f01c:	str	w9, [sp, #76]
  40f020:	ldr	w9, [sp, #76]
  40f024:	ldr	w10, [sp, #76]
  40f028:	add	w9, w10, w9, lsr #17
  40f02c:	str	w9, [sp, #76]
  40f030:	b	40f068 <ferror@plt+0xc938>
  40f034:	ldr	x8, [sp, #88]
  40f038:	ldrb	w9, [x8]
  40f03c:	ldr	w10, [sp, #76]
  40f040:	add	w9, w10, w9
  40f044:	str	w9, [sp, #76]
  40f048:	ldr	w9, [sp, #76]
  40f04c:	ldr	w10, [sp, #76]
  40f050:	eor	w9, w10, w9, lsl #10
  40f054:	str	w9, [sp, #76]
  40f058:	ldr	w9, [sp, #76]
  40f05c:	ldr	w10, [sp, #76]
  40f060:	add	w9, w10, w9, lsr #1
  40f064:	str	w9, [sp, #76]
  40f068:	ldr	w8, [sp, #76]
  40f06c:	ldr	w9, [sp, #76]
  40f070:	eor	w8, w9, w8, lsl #3
  40f074:	str	w8, [sp, #76]
  40f078:	ldr	w8, [sp, #76]
  40f07c:	ldr	w9, [sp, #76]
  40f080:	add	w8, w9, w8, lsr #5
  40f084:	str	w8, [sp, #76]
  40f088:	ldr	w8, [sp, #76]
  40f08c:	ldr	w9, [sp, #76]
  40f090:	eor	w8, w9, w8, lsl #4
  40f094:	str	w8, [sp, #76]
  40f098:	ldr	w8, [sp, #76]
  40f09c:	ldr	w9, [sp, #76]
  40f0a0:	add	w8, w9, w8, lsr #17
  40f0a4:	str	w8, [sp, #76]
  40f0a8:	ldr	w8, [sp, #76]
  40f0ac:	ldr	w9, [sp, #76]
  40f0b0:	eor	w8, w9, w8, lsl #25
  40f0b4:	str	w8, [sp, #76]
  40f0b8:	ldr	w8, [sp, #76]
  40f0bc:	ldr	w9, [sp, #76]
  40f0c0:	add	w8, w9, w8, lsr #6
  40f0c4:	str	w8, [sp, #76]
  40f0c8:	ldr	w0, [sp, #76]
  40f0cc:	add	sp, sp, #0x60
  40f0d0:	ret
  40f0d4:	sub	sp, sp, #0x80
  40f0d8:	stp	x29, x30, [sp, #112]
  40f0dc:	add	x29, sp, #0x70
  40f0e0:	stur	x0, [x29, #-16]
  40f0e4:	stur	x1, [x29, #-24]
  40f0e8:	stur	x2, [x29, #-32]
  40f0ec:	ldur	x0, [x29, #-24]
  40f0f0:	bl	4020e0 <strlen@plt>
  40f0f4:	stur	w0, [x29, #-36]
  40f0f8:	ldur	x0, [x29, #-24]
  40f0fc:	ldur	w1, [x29, #-36]
  40f100:	bl	40ee8c <ferror@plt+0xc75c>
  40f104:	stur	w0, [x29, #-40]
  40f108:	ldur	w8, [x29, #-40]
  40f10c:	ldur	x9, [x29, #-16]
  40f110:	ldr	w10, [x9, #8]
  40f114:	subs	w10, w10, #0x1
  40f118:	and	w8, w8, w10
  40f11c:	stur	w8, [x29, #-44]
  40f120:	ldur	x9, [x29, #-16]
  40f124:	add	x9, x9, #0x18
  40f128:	ldur	w8, [x29, #-44]
  40f12c:	mov	w11, w8
  40f130:	mov	x12, #0x10                  	// #16
  40f134:	mul	x11, x12, x11
  40f138:	add	x9, x9, x11
  40f13c:	str	x9, [sp, #56]
  40f140:	ldr	x9, [sp, #56]
  40f144:	ldr	w8, [x9, #8]
  40f148:	add	w8, w8, #0x1
  40f14c:	ldr	x9, [sp, #56]
  40f150:	ldr	w10, [x9, #12]
  40f154:	cmp	w8, w10
  40f158:	b.cc	40f1d4 <ferror@plt+0xcaa4>  // b.lo, b.ul, b.last
  40f15c:	ldr	x8, [sp, #56]
  40f160:	ldr	w9, [x8, #12]
  40f164:	ldur	x8, [x29, #-16]
  40f168:	ldr	w10, [x8, #4]
  40f16c:	add	w9, w9, w10
  40f170:	str	w9, [sp, #36]
  40f174:	ldr	w9, [sp, #36]
  40f178:	mov	w8, w9
  40f17c:	mov	x11, #0x10                  	// #16
  40f180:	mul	x8, x8, x11
  40f184:	str	x8, [sp, #24]
  40f188:	ldr	x8, [sp, #56]
  40f18c:	ldr	x0, [x8]
  40f190:	ldr	x1, [sp, #24]
  40f194:	bl	402320 <realloc@plt>
  40f198:	str	x0, [sp, #16]
  40f19c:	ldr	x8, [sp, #16]
  40f1a0:	cbnz	x8, 40f1bc <ferror@plt+0xca8c>
  40f1a4:	bl	402680 <__errno_location@plt>
  40f1a8:	ldr	w8, [x0]
  40f1ac:	mov	w9, wzr
  40f1b0:	subs	w8, w9, w8
  40f1b4:	stur	w8, [x29, #-4]
  40f1b8:	b	40f2c0 <ferror@plt+0xcb90>
  40f1bc:	ldr	x8, [sp, #16]
  40f1c0:	ldr	x9, [sp, #56]
  40f1c4:	str	x8, [x9]
  40f1c8:	ldr	w10, [sp, #36]
  40f1cc:	ldr	x8, [sp, #56]
  40f1d0:	str	w10, [x8, #12]
  40f1d4:	ldr	x8, [sp, #56]
  40f1d8:	ldr	x8, [x8]
  40f1dc:	str	x8, [sp, #48]
  40f1e0:	ldr	x8, [sp, #48]
  40f1e4:	ldr	x9, [sp, #56]
  40f1e8:	ldr	w10, [x9, #8]
  40f1ec:	mov	w9, w10
  40f1f0:	mov	x11, #0x10                  	// #16
  40f1f4:	mul	x9, x11, x9
  40f1f8:	add	x8, x8, x9
  40f1fc:	str	x8, [sp, #40]
  40f200:	ldr	x8, [sp, #48]
  40f204:	ldr	x9, [sp, #40]
  40f208:	cmp	x8, x9
  40f20c:	b.cs	40f284 <ferror@plt+0xcb54>  // b.hs, b.nlast
  40f210:	ldur	x0, [x29, #-24]
  40f214:	ldr	x8, [sp, #48]
  40f218:	ldr	x1, [x8]
  40f21c:	bl	402470 <strcmp@plt>
  40f220:	str	w0, [sp, #12]
  40f224:	ldr	w9, [sp, #12]
  40f228:	cbnz	w9, 40f238 <ferror@plt+0xcb08>
  40f22c:	mov	w8, #0xffffffef            	// #-17
  40f230:	stur	w8, [x29, #-4]
  40f234:	b	40f2c0 <ferror@plt+0xcb90>
  40f238:	ldr	w8, [sp, #12]
  40f23c:	cmp	w8, #0x0
  40f240:	cset	w8, ge  // ge = tcont
  40f244:	tbnz	w8, #0, 40f274 <ferror@plt+0xcb44>
  40f248:	ldr	x8, [sp, #48]
  40f24c:	add	x0, x8, #0x10
  40f250:	ldr	x1, [sp, #48]
  40f254:	ldr	x8, [sp, #40]
  40f258:	ldr	x9, [sp, #48]
  40f25c:	subs	x8, x8, x9
  40f260:	mov	x9, #0x10                  	// #16
  40f264:	sdiv	x8, x8, x9
  40f268:	mul	x2, x8, x9
  40f26c:	bl	4020b0 <memmove@plt>
  40f270:	b	40f284 <ferror@plt+0xcb54>
  40f274:	ldr	x8, [sp, #48]
  40f278:	add	x8, x8, #0x10
  40f27c:	str	x8, [sp, #48]
  40f280:	b	40f200 <ferror@plt+0xcad0>
  40f284:	ldur	x8, [x29, #-24]
  40f288:	ldr	x9, [sp, #48]
  40f28c:	str	x8, [x9]
  40f290:	ldur	x8, [x29, #-32]
  40f294:	ldr	x9, [sp, #48]
  40f298:	str	x8, [x9, #8]
  40f29c:	ldr	x8, [sp, #56]
  40f2a0:	ldr	w10, [x8, #8]
  40f2a4:	add	w10, w10, #0x1
  40f2a8:	str	w10, [x8, #8]
  40f2ac:	ldur	x8, [x29, #-16]
  40f2b0:	ldr	w10, [x8]
  40f2b4:	add	w10, w10, #0x1
  40f2b8:	str	w10, [x8]
  40f2bc:	stur	wzr, [x29, #-4]
  40f2c0:	ldur	w0, [x29, #-4]
  40f2c4:	ldp	x29, x30, [sp, #112]
  40f2c8:	add	sp, sp, #0x80
  40f2cc:	ret
  40f2d0:	sub	sp, sp, #0x80
  40f2d4:	stp	x29, x30, [sp, #112]
  40f2d8:	add	x29, sp, #0x70
  40f2dc:	mov	x8, xzr
  40f2e0:	mov	x3, #0x10                  	// #16
  40f2e4:	adrp	x4, 40f000 <ferror@plt+0xc8d0>
  40f2e8:	add	x4, x4, #0x3c8
  40f2ec:	add	x9, sp, #0x30
  40f2f0:	stur	x0, [x29, #-16]
  40f2f4:	stur	x1, [x29, #-24]
  40f2f8:	ldur	x0, [x29, #-24]
  40f2fc:	str	x8, [sp, #32]
  40f300:	str	x3, [sp, #24]
  40f304:	str	x4, [sp, #16]
  40f308:	str	x9, [sp, #8]
  40f30c:	bl	4020e0 <strlen@plt>
  40f310:	stur	w0, [x29, #-28]
  40f314:	ldur	x0, [x29, #-24]
  40f318:	ldur	w1, [x29, #-28]
  40f31c:	bl	40ee8c <ferror@plt+0xc75c>
  40f320:	stur	w0, [x29, #-32]
  40f324:	ldur	w10, [x29, #-32]
  40f328:	ldur	x8, [x29, #-16]
  40f32c:	ldr	w11, [x8, #8]
  40f330:	subs	w11, w11, #0x1
  40f334:	and	w10, w10, w11
  40f338:	stur	w10, [x29, #-36]
  40f33c:	ldur	x8, [x29, #-16]
  40f340:	add	x8, x8, #0x18
  40f344:	ldur	w10, [x29, #-36]
  40f348:	mov	w9, w10
  40f34c:	mov	x12, #0x10                  	// #16
  40f350:	mul	x9, x12, x9
  40f354:	add	x8, x8, x9
  40f358:	stur	x8, [x29, #-48]
  40f35c:	ldur	x8, [x29, #-24]
  40f360:	str	x8, [sp, #48]
  40f364:	ldr	x8, [sp, #32]
  40f368:	ldr	x9, [sp, #8]
  40f36c:	str	x8, [x9, #8]
  40f370:	ldur	x12, [x29, #-48]
  40f374:	ldr	x1, [x12]
  40f378:	ldur	x12, [x29, #-48]
  40f37c:	ldr	w10, [x12, #8]
  40f380:	mov	w2, w10
  40f384:	mov	x0, x9
  40f388:	ldr	x3, [sp, #24]
  40f38c:	ldr	x4, [sp, #16]
  40f390:	bl	402300 <bsearch@plt>
  40f394:	str	x0, [sp, #40]
  40f398:	ldr	x8, [sp, #40]
  40f39c:	cbnz	x8, 40f3ac <ferror@plt+0xcc7c>
  40f3a0:	mov	x8, xzr
  40f3a4:	stur	x8, [x29, #-8]
  40f3a8:	b	40f3b8 <ferror@plt+0xcc88>
  40f3ac:	ldr	x8, [sp, #40]
  40f3b0:	ldr	x8, [x8, #8]
  40f3b4:	stur	x8, [x29, #-8]
  40f3b8:	ldur	x0, [x29, #-8]
  40f3bc:	ldp	x29, x30, [sp, #112]
  40f3c0:	add	sp, sp, #0x80
  40f3c4:	ret
  40f3c8:	sub	sp, sp, #0x30
  40f3cc:	stp	x29, x30, [sp, #32]
  40f3d0:	add	x29, sp, #0x20
  40f3d4:	stur	x0, [x29, #-8]
  40f3d8:	str	x1, [sp, #16]
  40f3dc:	ldur	x8, [x29, #-8]
  40f3e0:	str	x8, [sp, #8]
  40f3e4:	ldr	x8, [sp, #16]
  40f3e8:	str	x8, [sp]
  40f3ec:	ldr	x8, [sp, #8]
  40f3f0:	ldr	x0, [x8]
  40f3f4:	ldr	x8, [sp]
  40f3f8:	ldr	x1, [x8]
  40f3fc:	bl	402470 <strcmp@plt>
  40f400:	ldp	x29, x30, [sp, #32]
  40f404:	add	sp, sp, #0x30
  40f408:	ret
  40f40c:	sub	sp, sp, #0xa0
  40f410:	stp	x29, x30, [sp, #144]
  40f414:	add	x29, sp, #0x90
  40f418:	mov	x8, xzr
  40f41c:	mov	x3, #0x10                  	// #16
  40f420:	adrp	x4, 40f000 <ferror@plt+0xc8d0>
  40f424:	add	x4, x4, #0x3c8
  40f428:	add	x9, sp, #0x38
  40f42c:	stur	x0, [x29, #-16]
  40f430:	stur	x1, [x29, #-24]
  40f434:	ldur	x0, [x29, #-24]
  40f438:	str	x8, [sp, #32]
  40f43c:	str	x3, [sp, #24]
  40f440:	str	x4, [sp, #16]
  40f444:	str	x9, [sp, #8]
  40f448:	bl	4020e0 <strlen@plt>
  40f44c:	stur	w0, [x29, #-28]
  40f450:	ldur	x0, [x29, #-24]
  40f454:	ldur	w1, [x29, #-28]
  40f458:	bl	40ee8c <ferror@plt+0xc75c>
  40f45c:	stur	w0, [x29, #-32]
  40f460:	ldur	w10, [x29, #-32]
  40f464:	ldur	x8, [x29, #-16]
  40f468:	ldr	w11, [x8, #8]
  40f46c:	subs	w11, w11, #0x1
  40f470:	and	w10, w10, w11
  40f474:	stur	w10, [x29, #-36]
  40f478:	ldur	x8, [x29, #-16]
  40f47c:	add	x8, x8, #0x18
  40f480:	ldur	w10, [x29, #-36]
  40f484:	mov	w9, w10
  40f488:	mov	x12, #0x10                  	// #16
  40f48c:	mul	x9, x12, x9
  40f490:	add	x8, x8, x9
  40f494:	stur	x8, [x29, #-56]
  40f498:	ldur	x8, [x29, #-24]
  40f49c:	str	x8, [sp, #56]
  40f4a0:	ldr	x8, [sp, #32]
  40f4a4:	ldr	x9, [sp, #8]
  40f4a8:	str	x8, [x9, #8]
  40f4ac:	ldur	x12, [x29, #-56]
  40f4b0:	ldr	x1, [x12]
  40f4b4:	ldur	x12, [x29, #-56]
  40f4b8:	ldr	w10, [x12, #8]
  40f4bc:	mov	w2, w10
  40f4c0:	mov	x0, x9
  40f4c4:	ldr	x3, [sp, #24]
  40f4c8:	ldr	x4, [sp, #16]
  40f4cc:	bl	402300 <bsearch@plt>
  40f4d0:	stur	x0, [x29, #-64]
  40f4d4:	ldur	x8, [x29, #-64]
  40f4d8:	cbnz	x8, 40f4e8 <ferror@plt+0xcdb8>
  40f4dc:	mov	w8, #0xfffffffe            	// #-2
  40f4e0:	stur	w8, [x29, #-4]
  40f4e4:	b	40f620 <ferror@plt+0xcef0>
  40f4e8:	ldur	x8, [x29, #-16]
  40f4ec:	ldr	x8, [x8, #16]
  40f4f0:	cbz	x8, 40f508 <ferror@plt+0xcdd8>
  40f4f4:	ldur	x8, [x29, #-16]
  40f4f8:	ldr	x8, [x8, #16]
  40f4fc:	ldur	x9, [x29, #-64]
  40f500:	ldr	x0, [x9, #8]
  40f504:	blr	x8
  40f508:	ldur	x8, [x29, #-56]
  40f50c:	ldr	x8, [x8]
  40f510:	ldur	x9, [x29, #-56]
  40f514:	ldr	w10, [x9, #8]
  40f518:	mov	w9, w10
  40f51c:	mov	x11, #0x10                  	// #16
  40f520:	mul	x9, x11, x9
  40f524:	add	x8, x8, x9
  40f528:	str	x8, [sp, #72]
  40f52c:	ldur	x0, [x29, #-64]
  40f530:	ldur	x8, [x29, #-64]
  40f534:	add	x1, x8, #0x10
  40f538:	ldr	x8, [sp, #72]
  40f53c:	ldur	x9, [x29, #-64]
  40f540:	subs	x8, x8, x9
  40f544:	mov	x9, #0x10                  	// #16
  40f548:	sdiv	x8, x8, x9
  40f54c:	mul	x2, x8, x9
  40f550:	bl	4020b0 <memmove@plt>
  40f554:	ldur	x8, [x29, #-56]
  40f558:	ldr	w10, [x8, #8]
  40f55c:	subs	w10, w10, #0x1
  40f560:	str	w10, [x8, #8]
  40f564:	ldur	x8, [x29, #-16]
  40f568:	ldr	w10, [x8]
  40f56c:	subs	w10, w10, #0x1
  40f570:	str	w10, [x8]
  40f574:	ldur	x8, [x29, #-56]
  40f578:	ldr	w10, [x8, #8]
  40f57c:	ldur	x8, [x29, #-16]
  40f580:	ldr	w12, [x8, #4]
  40f584:	udiv	w10, w10, w12
  40f588:	stur	w10, [x29, #-40]
  40f58c:	ldur	x8, [x29, #-56]
  40f590:	ldr	w10, [x8, #12]
  40f594:	ldur	x8, [x29, #-16]
  40f598:	ldr	w12, [x8, #4]
  40f59c:	udiv	w10, w10, w12
  40f5a0:	stur	w10, [x29, #-44]
  40f5a4:	ldur	w10, [x29, #-40]
  40f5a8:	add	w10, w10, #0x1
  40f5ac:	ldur	w12, [x29, #-44]
  40f5b0:	cmp	w10, w12
  40f5b4:	b.cs	40f61c <ferror@plt+0xceec>  // b.hs, b.nlast
  40f5b8:	ldur	w8, [x29, #-40]
  40f5bc:	add	w8, w8, #0x1
  40f5c0:	ldur	x9, [x29, #-16]
  40f5c4:	ldr	w10, [x9, #4]
  40f5c8:	mul	w8, w8, w10
  40f5cc:	mov	w10, #0x10                  	// #16
  40f5d0:	umull	x9, w8, w10
  40f5d4:	str	x9, [sp, #48]
  40f5d8:	ldur	x9, [x29, #-56]
  40f5dc:	ldr	x0, [x9]
  40f5e0:	ldr	x1, [sp, #48]
  40f5e4:	bl	402320 <realloc@plt>
  40f5e8:	str	x0, [sp, #40]
  40f5ec:	ldr	x9, [sp, #40]
  40f5f0:	cbz	x9, 40f61c <ferror@plt+0xceec>
  40f5f4:	ldr	x8, [sp, #40]
  40f5f8:	ldur	x9, [x29, #-56]
  40f5fc:	str	x8, [x9]
  40f600:	ldur	w10, [x29, #-40]
  40f604:	add	w10, w10, #0x1
  40f608:	ldur	x8, [x29, #-16]
  40f60c:	ldr	w11, [x8, #4]
  40f610:	mul	w10, w10, w11
  40f614:	ldur	x8, [x29, #-56]
  40f618:	str	w10, [x8, #12]
  40f61c:	stur	wzr, [x29, #-4]
  40f620:	ldur	w0, [x29, #-4]
  40f624:	ldp	x29, x30, [sp, #144]
  40f628:	add	sp, sp, #0xa0
  40f62c:	ret
  40f630:	sub	sp, sp, #0x10
  40f634:	str	x0, [sp, #8]
  40f638:	ldr	x8, [sp, #8]
  40f63c:	ldr	w0, [x8]
  40f640:	add	sp, sp, #0x10
  40f644:	ret
  40f648:	sub	sp, sp, #0x10
  40f64c:	mov	w8, #0xffffffff            	// #-1
  40f650:	str	x0, [sp, #8]
  40f654:	str	x1, [sp]
  40f658:	ldr	x9, [sp, #8]
  40f65c:	ldr	x10, [sp]
  40f660:	str	x9, [x10]
  40f664:	ldr	x9, [sp]
  40f668:	str	wzr, [x9, #8]
  40f66c:	ldr	x9, [sp]
  40f670:	str	w8, [x9, #12]
  40f674:	add	sp, sp, #0x10
  40f678:	ret
  40f67c:	sub	sp, sp, #0x30
  40f680:	str	x0, [sp, #32]
  40f684:	str	x1, [sp, #24]
  40f688:	str	x2, [sp, #16]
  40f68c:	ldr	x8, [sp, #32]
  40f690:	ldr	x8, [x8]
  40f694:	add	x8, x8, #0x18
  40f698:	ldr	x9, [sp, #32]
  40f69c:	ldr	w10, [x9, #8]
  40f6a0:	mov	w9, w10
  40f6a4:	mov	x11, #0x10                  	// #16
  40f6a8:	mul	x9, x11, x9
  40f6ac:	add	x8, x8, x9
  40f6b0:	str	x8, [sp, #8]
  40f6b4:	ldr	x8, [sp, #32]
  40f6b8:	ldr	w10, [x8, #12]
  40f6bc:	add	w10, w10, #0x1
  40f6c0:	str	w10, [x8, #12]
  40f6c4:	ldr	x8, [sp, #32]
  40f6c8:	ldr	w10, [x8, #12]
  40f6cc:	ldr	x8, [sp, #8]
  40f6d0:	ldr	w12, [x8, #8]
  40f6d4:	cmp	w10, w12
  40f6d8:	b.cc	40f790 <ferror@plt+0xd060>  // b.lo, b.ul, b.last
  40f6dc:	ldr	x8, [sp, #32]
  40f6e0:	str	wzr, [x8, #12]
  40f6e4:	ldr	x8, [sp, #32]
  40f6e8:	ldr	w9, [x8, #8]
  40f6ec:	add	w9, w9, #0x1
  40f6f0:	str	w9, [x8, #8]
  40f6f4:	ldr	x8, [sp, #32]
  40f6f8:	ldr	w9, [x8, #8]
  40f6fc:	ldr	x8, [sp, #32]
  40f700:	ldr	x8, [x8]
  40f704:	ldr	w10, [x8, #8]
  40f708:	cmp	w9, w10
  40f70c:	b.cs	40f764 <ferror@plt+0xd034>  // b.hs, b.nlast
  40f710:	ldr	x8, [sp, #32]
  40f714:	ldr	x8, [x8]
  40f718:	add	x8, x8, #0x18
  40f71c:	ldr	x9, [sp, #32]
  40f720:	ldr	w10, [x9, #8]
  40f724:	mov	w9, w10
  40f728:	mov	x11, #0x10                  	// #16
  40f72c:	mul	x9, x11, x9
  40f730:	add	x8, x8, x9
  40f734:	str	x8, [sp, #8]
  40f738:	ldr	x8, [sp, #8]
  40f73c:	ldr	w10, [x8, #8]
  40f740:	cmp	w10, #0x0
  40f744:	cset	w10, ls  // ls = plast
  40f748:	tbnz	w10, #0, 40f750 <ferror@plt+0xd020>
  40f74c:	b	40f764 <ferror@plt+0xd034>
  40f750:	ldr	x8, [sp, #32]
  40f754:	ldr	w9, [x8, #8]
  40f758:	add	w9, w9, #0x1
  40f75c:	str	w9, [x8, #8]
  40f760:	b	40f6f4 <ferror@plt+0xcfc4>
  40f764:	ldr	x8, [sp, #32]
  40f768:	ldr	w9, [x8, #8]
  40f76c:	ldr	x8, [sp, #32]
  40f770:	ldr	x8, [x8]
  40f774:	ldr	w10, [x8, #8]
  40f778:	cmp	w9, w10
  40f77c:	b.cc	40f790 <ferror@plt+0xd060>  // b.lo, b.ul, b.last
  40f780:	mov	w8, wzr
  40f784:	and	w8, w8, #0x1
  40f788:	strb	w8, [sp, #47]
  40f78c:	b	40f7f0 <ferror@plt+0xd0c0>
  40f790:	ldr	x8, [sp, #8]
  40f794:	ldr	x8, [x8]
  40f798:	ldr	x9, [sp, #32]
  40f79c:	ldr	w10, [x9, #12]
  40f7a0:	mov	w9, w10
  40f7a4:	mov	x11, #0x10                  	// #16
  40f7a8:	mul	x9, x11, x9
  40f7ac:	add	x8, x8, x9
  40f7b0:	str	x8, [sp]
  40f7b4:	ldr	x8, [sp, #16]
  40f7b8:	cbz	x8, 40f7cc <ferror@plt+0xd09c>
  40f7bc:	ldr	x8, [sp]
  40f7c0:	ldr	x8, [x8, #8]
  40f7c4:	ldr	x9, [sp, #16]
  40f7c8:	str	x8, [x9]
  40f7cc:	ldr	x8, [sp, #24]
  40f7d0:	cbz	x8, 40f7e4 <ferror@plt+0xd0b4>
  40f7d4:	ldr	x8, [sp]
  40f7d8:	ldr	x8, [x8]
  40f7dc:	ldr	x9, [sp, #24]
  40f7e0:	str	x8, [x9]
  40f7e4:	mov	w8, #0x1                   	// #1
  40f7e8:	and	w8, w8, #0x1
  40f7ec:	strb	w8, [sp, #47]
  40f7f0:	ldrb	w8, [sp, #47]
  40f7f4:	and	w0, w8, #0x1
  40f7f8:	add	sp, sp, #0x30
  40f7fc:	ret
  40f800:	sub	sp, sp, #0x30
  40f804:	stp	x29, x30, [sp, #32]
  40f808:	add	x29, sp, #0x20
  40f80c:	str	x0, [sp, #16]
  40f810:	str	x1, [sp, #8]
  40f814:	ldr	x8, [sp, #8]
  40f818:	ldr	x9, [sp, #16]
  40f81c:	ldr	x9, [x9, #8]
  40f820:	cmp	x8, x9
  40f824:	b.hi	40f830 <ferror@plt+0xd100>  // b.pmore
  40f828:	stur	wzr, [x29, #-4]
  40f82c:	b	40f8cc <ferror@plt+0xd19c>
  40f830:	ldr	x8, [sp, #16]
  40f834:	ldrb	w9, [x8, #16]
  40f838:	tbnz	w9, #0, 40f840 <ferror@plt+0xd110>
  40f83c:	b	40f86c <ferror@plt+0xd13c>
  40f840:	ldr	x8, [sp, #16]
  40f844:	ldr	x0, [x8]
  40f848:	ldr	x1, [sp, #8]
  40f84c:	bl	402320 <realloc@plt>
  40f850:	str	x0, [sp]
  40f854:	ldr	x8, [sp]
  40f858:	cbnz	x8, 40f868 <ferror@plt+0xd138>
  40f85c:	mov	w8, #0xfffffff4            	// #-12
  40f860:	stur	w8, [x29, #-4]
  40f864:	b	40f8cc <ferror@plt+0xd19c>
  40f868:	b	40f8a4 <ferror@plt+0xd174>
  40f86c:	ldr	x0, [sp, #8]
  40f870:	bl	402280 <malloc@plt>
  40f874:	str	x0, [sp]
  40f878:	ldr	x8, [sp]
  40f87c:	cbnz	x8, 40f88c <ferror@plt+0xd15c>
  40f880:	mov	w8, #0xfffffff4            	// #-12
  40f884:	stur	w8, [x29, #-4]
  40f888:	b	40f8cc <ferror@plt+0xd19c>
  40f88c:	ldr	x0, [sp]
  40f890:	ldr	x8, [sp, #16]
  40f894:	ldr	x1, [x8]
  40f898:	ldr	x8, [sp, #16]
  40f89c:	ldr	x2, [x8, #8]
  40f8a0:	bl	4020a0 <memcpy@plt>
  40f8a4:	ldr	x8, [sp, #8]
  40f8a8:	ldr	x9, [sp, #16]
  40f8ac:	str	x8, [x9, #8]
  40f8b0:	ldr	x8, [sp]
  40f8b4:	ldr	x9, [sp, #16]
  40f8b8:	str	x8, [x9]
  40f8bc:	ldr	x8, [sp, #16]
  40f8c0:	mov	w10, #0x1                   	// #1
  40f8c4:	strb	w10, [x8, #16]
  40f8c8:	stur	wzr, [x29, #-4]
  40f8cc:	ldur	w0, [x29, #-4]
  40f8d0:	ldp	x29, x30, [sp, #32]
  40f8d4:	add	sp, sp, #0x30
  40f8d8:	ret
  40f8dc:	sub	sp, sp, #0x20
  40f8e0:	stp	x29, x30, [sp, #16]
  40f8e4:	add	x29, sp, #0x10
  40f8e8:	str	x0, [sp, #8]
  40f8ec:	ldr	x8, [sp, #8]
  40f8f0:	ldrb	w9, [x8, #16]
  40f8f4:	tbnz	w9, #0, 40f8fc <ferror@plt+0xd1cc>
  40f8f8:	b	40f908 <ferror@plt+0xd1d8>
  40f8fc:	ldr	x8, [sp, #8]
  40f900:	ldr	x0, [x8]
  40f904:	bl	4024e0 <free@plt>
  40f908:	ldp	x29, x30, [sp, #16]
  40f90c:	add	sp, sp, #0x20
  40f910:	ret
  40f914:	sub	sp, sp, #0x40
  40f918:	stp	x29, x30, [sp, #48]
  40f91c:	add	x29, sp, #0x30
  40f920:	stur	x0, [x29, #-16]
  40f924:	str	x1, [sp, #24]
  40f928:	ldr	x0, [sp, #24]
  40f92c:	bl	402280 <malloc@plt>
  40f930:	str	x0, [sp, #16]
  40f934:	ldr	x8, [sp, #16]
  40f938:	cbnz	x8, 40f948 <ferror@plt+0xd218>
  40f93c:	mov	x8, xzr
  40f940:	stur	x8, [x29, #-8]
  40f944:	b	40f968 <ferror@plt+0xd238>
  40f948:	ldr	x8, [sp, #16]
  40f94c:	ldur	x1, [x29, #-16]
  40f950:	ldr	x2, [sp, #24]
  40f954:	mov	x0, x8
  40f958:	str	x8, [sp, #8]
  40f95c:	bl	4020a0 <memcpy@plt>
  40f960:	ldr	x8, [sp, #8]
  40f964:	stur	x8, [x29, #-8]
  40f968:	ldur	x0, [x29, #-8]
  40f96c:	ldp	x29, x30, [sp, #48]
  40f970:	add	sp, sp, #0x40
  40f974:	ret
  40f978:	sub	sp, sp, #0x20
  40f97c:	str	x0, [sp, #24]
  40f980:	strb	w1, [sp, #23]
  40f984:	strb	w2, [sp, #22]
  40f988:	ldr	x8, [sp, #24]
  40f98c:	str	x8, [sp, #8]
  40f990:	ldr	x8, [sp, #8]
  40f994:	ldrb	w9, [x8]
  40f998:	cbz	w9, 40f9cc <ferror@plt+0xd29c>
  40f99c:	ldr	x8, [sp, #8]
  40f9a0:	ldrb	w9, [x8]
  40f9a4:	ldrb	w10, [sp, #23]
  40f9a8:	cmp	w9, w10
  40f9ac:	b.ne	40f9bc <ferror@plt+0xd28c>  // b.any
  40f9b0:	ldrb	w8, [sp, #22]
  40f9b4:	ldr	x9, [sp, #8]
  40f9b8:	strb	w8, [x9]
  40f9bc:	ldr	x8, [sp, #8]
  40f9c0:	add	x8, x8, #0x1
  40f9c4:	str	x8, [sp, #8]
  40f9c8:	b	40f990 <ferror@plt+0xd260>
  40f9cc:	ldr	x0, [sp, #24]
  40f9d0:	add	sp, sp, #0x20
  40f9d4:	ret
  40f9d8:	sub	sp, sp, #0x40
  40f9dc:	str	x0, [sp, #48]
  40f9e0:	str	x1, [sp, #40]
  40f9e4:	str	x2, [sp, #32]
  40f9e8:	str	xzr, [sp, #24]
  40f9ec:	ldr	x8, [sp, #24]
  40f9f0:	cmp	x8, #0xfff
  40f9f4:	b.cs	40fb4c <ferror@plt+0xd41c>  // b.hs, b.nlast
  40f9f8:	ldr	x8, [sp, #48]
  40f9fc:	ldr	x9, [sp, #24]
  40fa00:	add	x8, x8, x9
  40fa04:	ldrb	w10, [x8]
  40fa08:	strb	w10, [sp, #23]
  40fa0c:	ldrb	w10, [sp, #23]
  40fa10:	str	w10, [sp, #16]
  40fa14:	cbz	w10, 40fb24 <ferror@plt+0xd3f4>
  40fa18:	b	40fa1c <ferror@plt+0xd2ec>
  40fa1c:	ldr	w8, [sp, #16]
  40fa20:	cmp	w8, #0x2d
  40fa24:	b.eq	40fa4c <ferror@plt+0xd31c>  // b.none
  40fa28:	b	40fa2c <ferror@plt+0xd2fc>
  40fa2c:	ldr	w8, [sp, #16]
  40fa30:	cmp	w8, #0x5b
  40fa34:	b.eq	40fa70 <ferror@plt+0xd340>  // b.none
  40fa38:	b	40fa3c <ferror@plt+0xd30c>
  40fa3c:	ldr	w8, [sp, #16]
  40fa40:	cmp	w8, #0x5d
  40fa44:	b.eq	40fa64 <ferror@plt+0xd334>  // b.none
  40fa48:	b	40fb28 <ferror@plt+0xd3f8>
  40fa4c:	ldr	x8, [sp, #40]
  40fa50:	ldr	x9, [sp, #24]
  40fa54:	add	x8, x8, x9
  40fa58:	mov	w10, #0x5f                  	// #95
  40fa5c:	strb	w10, [x8]
  40fa60:	b	40fb3c <ferror@plt+0xd40c>
  40fa64:	mov	w8, #0xffffffea            	// #-22
  40fa68:	str	w8, [sp, #60]
  40fa6c:	b	40fb78 <ferror@plt+0xd448>
  40fa70:	ldr	x8, [sp, #48]
  40fa74:	ldr	x9, [sp, #24]
  40fa78:	ldrb	w10, [x8, x9]
  40fa7c:	mov	w11, #0x0                   	// #0
  40fa80:	cmp	w10, #0x5d
  40fa84:	str	w11, [sp, #12]
  40fa88:	b.eq	40faa4 <ferror@plt+0xd374>  // b.none
  40fa8c:	ldr	x8, [sp, #48]
  40fa90:	ldr	x9, [sp, #24]
  40fa94:	ldrb	w10, [x8, x9]
  40fa98:	cmp	w10, #0x0
  40fa9c:	cset	w10, ne  // ne = any
  40faa0:	str	w10, [sp, #12]
  40faa4:	ldr	w8, [sp, #12]
  40faa8:	tbnz	w8, #0, 40fab0 <ferror@plt+0xd380>
  40faac:	b	40fae0 <ferror@plt+0xd3b0>
  40fab0:	ldr	x8, [sp, #48]
  40fab4:	ldr	x9, [sp, #24]
  40fab8:	add	x8, x8, x9
  40fabc:	ldrb	w10, [x8]
  40fac0:	ldr	x8, [sp, #40]
  40fac4:	ldr	x9, [sp, #24]
  40fac8:	add	x8, x8, x9
  40facc:	strb	w10, [x8]
  40fad0:	ldr	x8, [sp, #24]
  40fad4:	add	x8, x8, #0x1
  40fad8:	str	x8, [sp, #24]
  40fadc:	b	40fa70 <ferror@plt+0xd340>
  40fae0:	ldr	x8, [sp, #48]
  40fae4:	ldr	x9, [sp, #24]
  40fae8:	ldrb	w10, [x8, x9]
  40faec:	cmp	w10, #0x5d
  40faf0:	b.eq	40fb00 <ferror@plt+0xd3d0>  // b.none
  40faf4:	mov	w8, #0xffffffea            	// #-22
  40faf8:	str	w8, [sp, #60]
  40fafc:	b	40fb78 <ferror@plt+0xd448>
  40fb00:	ldr	x8, [sp, #48]
  40fb04:	ldr	x9, [sp, #24]
  40fb08:	add	x8, x8, x9
  40fb0c:	ldrb	w10, [x8]
  40fb10:	ldr	x8, [sp, #40]
  40fb14:	ldr	x9, [sp, #24]
  40fb18:	add	x8, x8, x9
  40fb1c:	strb	w10, [x8]
  40fb20:	b	40fb3c <ferror@plt+0xd40c>
  40fb24:	b	40fb4c <ferror@plt+0xd41c>
  40fb28:	ldrb	w8, [sp, #23]
  40fb2c:	ldr	x9, [sp, #40]
  40fb30:	ldr	x10, [sp, #24]
  40fb34:	add	x9, x9, x10
  40fb38:	strb	w8, [x9]
  40fb3c:	ldr	x8, [sp, #24]
  40fb40:	add	x8, x8, #0x1
  40fb44:	str	x8, [sp, #24]
  40fb48:	b	40f9ec <ferror@plt+0xd2bc>
  40fb4c:	ldr	x8, [sp, #40]
  40fb50:	ldr	x9, [sp, #24]
  40fb54:	add	x8, x8, x9
  40fb58:	mov	w10, #0x0                   	// #0
  40fb5c:	strb	w10, [x8]
  40fb60:	ldr	x8, [sp, #32]
  40fb64:	cbz	x8, 40fb74 <ferror@plt+0xd444>
  40fb68:	ldr	x8, [sp, #24]
  40fb6c:	ldr	x9, [sp, #32]
  40fb70:	str	x8, [x9]
  40fb74:	str	wzr, [sp, #60]
  40fb78:	ldr	w0, [sp, #60]
  40fb7c:	add	sp, sp, #0x40
  40fb80:	ret
  40fb84:	sub	sp, sp, #0x30
  40fb88:	stp	x29, x30, [sp, #32]
  40fb8c:	add	x29, sp, #0x20
  40fb90:	str	x0, [sp, #16]
  40fb94:	ldr	x8, [sp, #16]
  40fb98:	cbnz	x8, 40fba8 <ferror@plt+0xd478>
  40fb9c:	mov	w8, #0xffffffea            	// #-22
  40fba0:	stur	w8, [x29, #-4]
  40fba4:	b	40fc90 <ferror@plt+0xd560>
  40fba8:	str	wzr, [sp, #12]
  40fbac:	ldr	x8, [sp, #16]
  40fbb0:	ldr	w9, [sp, #12]
  40fbb4:	mov	w10, w9
  40fbb8:	add	x8, x8, x10
  40fbbc:	ldrb	w9, [x8]
  40fbc0:	cbz	w9, 40fc8c <ferror@plt+0xd55c>
  40fbc4:	ldr	x8, [sp, #16]
  40fbc8:	ldr	w9, [sp, #12]
  40fbcc:	mov	w10, w9
  40fbd0:	ldrb	w9, [x8, x10]
  40fbd4:	cmp	w9, #0x2d
  40fbd8:	str	w9, [sp, #8]
  40fbdc:	b.eq	40fc04 <ferror@plt+0xd4d4>  // b.none
  40fbe0:	b	40fbe4 <ferror@plt+0xd4b4>
  40fbe4:	ldr	w8, [sp, #8]
  40fbe8:	cmp	w8, #0x5b
  40fbec:	b.eq	40fc2c <ferror@plt+0xd4fc>  // b.none
  40fbf0:	b	40fbf4 <ferror@plt+0xd4c4>
  40fbf4:	ldr	w8, [sp, #8]
  40fbf8:	cmp	w8, #0x5d
  40fbfc:	b.eq	40fc20 <ferror@plt+0xd4f0>  // b.none
  40fc00:	b	40fc7c <ferror@plt+0xd54c>
  40fc04:	ldr	x8, [sp, #16]
  40fc08:	ldr	w9, [sp, #12]
  40fc0c:	mov	w10, w9
  40fc10:	add	x8, x8, x10
  40fc14:	mov	w9, #0x5f                  	// #95
  40fc18:	strb	w9, [x8]
  40fc1c:	b	40fc7c <ferror@plt+0xd54c>
  40fc20:	mov	w8, #0xffffffea            	// #-22
  40fc24:	stur	w8, [x29, #-4]
  40fc28:	b	40fc90 <ferror@plt+0xd560>
  40fc2c:	ldr	x8, [sp, #16]
  40fc30:	ldr	w9, [sp, #12]
  40fc34:	mov	w10, w9
  40fc38:	add	x0, x8, x10
  40fc3c:	adrp	x1, 424000 <ferror@plt+0x218d0>
  40fc40:	add	x1, x1, #0x938
  40fc44:	bl	402630 <strcspn@plt>
  40fc48:	ldr	w9, [sp, #12]
  40fc4c:	mov	w8, w9
  40fc50:	add	x8, x8, x0
  40fc54:	str	w8, [sp, #12]
  40fc58:	ldr	x10, [sp, #16]
  40fc5c:	ldr	w8, [sp, #12]
  40fc60:	mov	w11, w8
  40fc64:	add	x10, x10, x11
  40fc68:	ldrb	w8, [x10]
  40fc6c:	cbnz	w8, 40fc7c <ferror@plt+0xd54c>
  40fc70:	mov	w8, #0xffffffea            	// #-22
  40fc74:	stur	w8, [x29, #-4]
  40fc78:	b	40fc90 <ferror@plt+0xd560>
  40fc7c:	ldr	w8, [sp, #12]
  40fc80:	add	w8, w8, #0x1
  40fc84:	str	w8, [sp, #12]
  40fc88:	b	40fbac <ferror@plt+0xd47c>
  40fc8c:	stur	wzr, [x29, #-4]
  40fc90:	ldur	w0, [x29, #-4]
  40fc94:	ldp	x29, x30, [sp, #32]
  40fc98:	add	sp, sp, #0x30
  40fc9c:	ret
  40fca0:	sub	sp, sp, #0x30
  40fca4:	str	x0, [sp, #40]
  40fca8:	str	x1, [sp, #32]
  40fcac:	str	x2, [sp, #24]
  40fcb0:	str	xzr, [sp, #16]
  40fcb4:	ldr	x8, [sp, #16]
  40fcb8:	cmp	x8, #0xfff
  40fcbc:	b.cs	40fd34 <ferror@plt+0xd604>  // b.hs, b.nlast
  40fcc0:	ldr	x8, [sp, #40]
  40fcc4:	ldr	x9, [sp, #16]
  40fcc8:	add	x8, x8, x9
  40fccc:	ldrb	w10, [x8]
  40fcd0:	strb	w10, [sp, #15]
  40fcd4:	ldrb	w10, [sp, #15]
  40fcd8:	cmp	w10, #0x2d
  40fcdc:	b.ne	40fcf8 <ferror@plt+0xd5c8>  // b.any
  40fce0:	ldr	x8, [sp, #32]
  40fce4:	ldr	x9, [sp, #16]
  40fce8:	add	x8, x8, x9
  40fcec:	mov	w10, #0x5f                  	// #95
  40fcf0:	strb	w10, [x8]
  40fcf4:	b	40fd24 <ferror@plt+0xd5f4>
  40fcf8:	ldrb	w8, [sp, #15]
  40fcfc:	cbz	w8, 40fd0c <ferror@plt+0xd5dc>
  40fd00:	ldrb	w8, [sp, #15]
  40fd04:	cmp	w8, #0x2e
  40fd08:	b.ne	40fd10 <ferror@plt+0xd5e0>  // b.any
  40fd0c:	b	40fd34 <ferror@plt+0xd604>
  40fd10:	ldrb	w8, [sp, #15]
  40fd14:	ldr	x9, [sp, #32]
  40fd18:	ldr	x10, [sp, #16]
  40fd1c:	add	x9, x9, x10
  40fd20:	strb	w8, [x9]
  40fd24:	ldr	x8, [sp, #16]
  40fd28:	add	x8, x8, #0x1
  40fd2c:	str	x8, [sp, #16]
  40fd30:	b	40fcb4 <ferror@plt+0xd584>
  40fd34:	ldr	x8, [sp, #32]
  40fd38:	ldr	x9, [sp, #16]
  40fd3c:	add	x8, x8, x9
  40fd40:	mov	w10, #0x0                   	// #0
  40fd44:	strb	w10, [x8]
  40fd48:	ldr	x8, [sp, #24]
  40fd4c:	cbz	x8, 40fd5c <ferror@plt+0xd62c>
  40fd50:	ldr	x8, [sp, #16]
  40fd54:	ldr	x9, [sp, #24]
  40fd58:	str	x8, [x9]
  40fd5c:	ldr	x0, [sp, #32]
  40fd60:	add	sp, sp, #0x30
  40fd64:	ret
  40fd68:	sub	sp, sp, #0x40
  40fd6c:	stp	x29, x30, [sp, #48]
  40fd70:	add	x29, sp, #0x30
  40fd74:	stur	x0, [x29, #-16]
  40fd78:	str	x1, [sp, #24]
  40fd7c:	str	x2, [sp, #16]
  40fd80:	ldur	x0, [x29, #-16]
  40fd84:	bl	402480 <basename@plt>
  40fd88:	str	x0, [sp, #8]
  40fd8c:	ldr	x8, [sp, #8]
  40fd90:	cbz	x8, 40fda0 <ferror@plt+0xd670>
  40fd94:	ldr	x8, [sp, #8]
  40fd98:	ldrb	w9, [x8]
  40fd9c:	cbnz	w9, 40fdac <ferror@plt+0xd67c>
  40fda0:	mov	x8, xzr
  40fda4:	stur	x8, [x29, #-8]
  40fda8:	b	40fdc0 <ferror@plt+0xd690>
  40fdac:	ldr	x0, [sp, #8]
  40fdb0:	ldr	x1, [sp, #24]
  40fdb4:	ldr	x2, [sp, #16]
  40fdb8:	bl	40fca0 <ferror@plt+0xd570>
  40fdbc:	stur	x0, [x29, #-8]
  40fdc0:	ldur	x0, [x29, #-8]
  40fdc4:	ldp	x29, x30, [sp, #48]
  40fdc8:	add	sp, sp, #0x40
  40fdcc:	ret
  40fdd0:	sub	sp, sp, #0x30
  40fdd4:	stp	x29, x30, [sp, #32]
  40fdd8:	add	x29, sp, #0x20
  40fddc:	adrp	x8, 436000 <ferror@plt+0x338d0>
  40fde0:	add	x8, x8, #0xcb8
  40fde4:	str	x0, [sp, #16]
  40fde8:	str	x1, [sp, #8]
  40fdec:	str	x8, [sp]
  40fdf0:	ldr	x8, [sp]
  40fdf4:	ldr	x8, [x8]
  40fdf8:	cbz	x8, 40fe64 <ferror@plt+0xd734>
  40fdfc:	ldr	x8, [sp, #8]
  40fe00:	ldr	x9, [sp]
  40fe04:	ldr	x9, [x9, #8]
  40fe08:	cmp	x8, x9
  40fe0c:	b.hi	40fe14 <ferror@plt+0xd6e4>  // b.pmore
  40fe10:	b	40fe54 <ferror@plt+0xd724>
  40fe14:	ldr	x8, [sp, #16]
  40fe18:	ldr	x9, [sp, #8]
  40fe1c:	add	x8, x8, x9
  40fe20:	ldr	x9, [sp]
  40fe24:	ldr	x9, [x9, #8]
  40fe28:	mov	x10, xzr
  40fe2c:	subs	x9, x10, x9
  40fe30:	add	x0, x8, x9
  40fe34:	ldr	x8, [sp]
  40fe38:	ldr	x1, [x8]
  40fe3c:	bl	402470 <strcmp@plt>
  40fe40:	cbnz	w0, 40fe54 <ferror@plt+0xd724>
  40fe44:	mov	w8, #0x1                   	// #1
  40fe48:	and	w8, w8, #0x1
  40fe4c:	sturb	w8, [x29, #-1]
  40fe50:	b	40fe70 <ferror@plt+0xd740>
  40fe54:	ldr	x8, [sp]
  40fe58:	add	x8, x8, #0x10
  40fe5c:	str	x8, [sp]
  40fe60:	b	40fdf0 <ferror@plt+0xd6c0>
  40fe64:	mov	w8, wzr
  40fe68:	and	w8, w8, #0x1
  40fe6c:	sturb	w8, [x29, #-1]
  40fe70:	ldurb	w8, [x29, #-1]
  40fe74:	and	w0, w8, #0x1
  40fe78:	ldp	x29, x30, [sp, #32]
  40fe7c:	add	sp, sp, #0x30
  40fe80:	ret
  40fe84:	sub	sp, sp, #0x50
  40fe88:	stp	x29, x30, [sp, #64]
  40fe8c:	add	x29, sp, #0x40
  40fe90:	stur	w0, [x29, #-12]
  40fe94:	stur	x1, [x29, #-24]
  40fe98:	str	x2, [sp, #32]
  40fe9c:	ldr	x8, [sp, #32]
  40fea0:	subs	x8, x8, #0x1
  40fea4:	str	x8, [sp, #24]
  40fea8:	str	xzr, [sp, #16]
  40feac:	ldur	w0, [x29, #-12]
  40feb0:	ldur	x8, [x29, #-24]
  40feb4:	ldr	x9, [sp, #16]
  40feb8:	add	x1, x8, x9
  40febc:	ldr	x2, [sp, #24]
  40fec0:	bl	4025c0 <read@plt>
  40fec4:	str	x0, [sp, #8]
  40fec8:	ldr	x8, [sp, #8]
  40fecc:	cbnz	x8, 40fed4 <ferror@plt+0xd7a4>
  40fed0:	b	40ff5c <ferror@plt+0xd82c>
  40fed4:	ldr	x8, [sp, #8]
  40fed8:	cmp	x8, #0x0
  40fedc:	cset	w9, le
  40fee0:	tbnz	w9, #0, 40ff08 <ferror@plt+0xd7d8>
  40fee4:	ldr	x8, [sp, #8]
  40fee8:	ldr	x9, [sp, #24]
  40feec:	subs	x8, x9, x8
  40fef0:	str	x8, [sp, #24]
  40fef4:	ldr	x8, [sp, #8]
  40fef8:	ldr	x9, [sp, #16]
  40fefc:	add	x8, x9, x8
  40ff00:	str	x8, [sp, #16]
  40ff04:	b	40ff4c <ferror@plt+0xd81c>
  40ff08:	bl	402680 <__errno_location@plt>
  40ff0c:	ldr	w8, [x0]
  40ff10:	cmp	w8, #0xb
  40ff14:	b.eq	40ff28 <ferror@plt+0xd7f8>  // b.none
  40ff18:	bl	402680 <__errno_location@plt>
  40ff1c:	ldr	w8, [x0]
  40ff20:	cmp	w8, #0x4
  40ff24:	b.ne	40ff2c <ferror@plt+0xd7fc>  // b.any
  40ff28:	b	40ff4c <ferror@plt+0xd81c>
  40ff2c:	bl	402680 <__errno_location@plt>
  40ff30:	ldr	w8, [x0]
  40ff34:	mov	w9, wzr
  40ff38:	subs	w8, w9, w8
  40ff3c:	mov	w0, w8
  40ff40:	sxtw	x10, w0
  40ff44:	stur	x10, [x29, #-8]
  40ff48:	b	40ff78 <ferror@plt+0xd848>
  40ff4c:	ldr	x8, [sp, #24]
  40ff50:	cmp	x8, #0x0
  40ff54:	cset	w9, hi  // hi = pmore
  40ff58:	tbnz	w9, #0, 40feac <ferror@plt+0xd77c>
  40ff5c:	ldur	x8, [x29, #-24]
  40ff60:	ldr	x9, [sp, #16]
  40ff64:	add	x8, x8, x9
  40ff68:	mov	w10, #0x0                   	// #0
  40ff6c:	strb	w10, [x8]
  40ff70:	ldr	x8, [sp, #16]
  40ff74:	stur	x8, [x29, #-8]
  40ff78:	ldur	x0, [x29, #-8]
  40ff7c:	ldp	x29, x30, [sp, #64]
  40ff80:	add	sp, sp, #0x50
  40ff84:	ret
  40ff88:	sub	sp, sp, #0x50
  40ff8c:	stp	x29, x30, [sp, #64]
  40ff90:	add	x29, sp, #0x40
  40ff94:	stur	w0, [x29, #-12]
  40ff98:	stur	x1, [x29, #-24]
  40ff9c:	str	x2, [sp, #32]
  40ffa0:	ldr	x8, [sp, #32]
  40ffa4:	str	x8, [sp, #24]
  40ffa8:	str	xzr, [sp, #16]
  40ffac:	ldur	w0, [x29, #-12]
  40ffb0:	ldur	x8, [x29, #-24]
  40ffb4:	ldr	x9, [sp, #16]
  40ffb8:	add	x1, x8, x9
  40ffbc:	ldr	x2, [sp, #24]
  40ffc0:	bl	4023d0 <write@plt>
  40ffc4:	str	x0, [sp, #8]
  40ffc8:	ldr	x8, [sp, #8]
  40ffcc:	cbnz	x8, 40ffd4 <ferror@plt+0xd8a4>
  40ffd0:	b	41005c <ferror@plt+0xd92c>
  40ffd4:	ldr	x8, [sp, #8]
  40ffd8:	cmp	x8, #0x0
  40ffdc:	cset	w9, le
  40ffe0:	tbnz	w9, #0, 410008 <ferror@plt+0xd8d8>
  40ffe4:	ldr	x8, [sp, #8]
  40ffe8:	ldr	x9, [sp, #24]
  40ffec:	subs	x8, x9, x8
  40fff0:	str	x8, [sp, #24]
  40fff4:	ldr	x8, [sp, #8]
  40fff8:	ldr	x9, [sp, #16]
  40fffc:	add	x8, x9, x8
  410000:	str	x8, [sp, #16]
  410004:	b	41004c <ferror@plt+0xd91c>
  410008:	bl	402680 <__errno_location@plt>
  41000c:	ldr	w8, [x0]
  410010:	cmp	w8, #0xb
  410014:	b.eq	410028 <ferror@plt+0xd8f8>  // b.none
  410018:	bl	402680 <__errno_location@plt>
  41001c:	ldr	w8, [x0]
  410020:	cmp	w8, #0x4
  410024:	b.ne	41002c <ferror@plt+0xd8fc>  // b.any
  410028:	b	41004c <ferror@plt+0xd91c>
  41002c:	bl	402680 <__errno_location@plt>
  410030:	ldr	w8, [x0]
  410034:	mov	w9, wzr
  410038:	subs	w8, w9, w8
  41003c:	mov	w0, w8
  410040:	sxtw	x10, w0
  410044:	stur	x10, [x29, #-8]
  410048:	b	410064 <ferror@plt+0xd934>
  41004c:	ldr	x8, [sp, #24]
  410050:	cmp	x8, #0x0
  410054:	cset	w9, hi  // hi = pmore
  410058:	tbnz	w9, #0, 40ffac <ferror@plt+0xd87c>
  41005c:	ldr	x8, [sp, #16]
  410060:	stur	x8, [x29, #-8]
  410064:	ldur	x0, [x29, #-8]
  410068:	ldp	x29, x30, [sp, #64]
  41006c:	add	sp, sp, #0x50
  410070:	ret
  410074:	sub	sp, sp, #0x70
  410078:	stp	x29, x30, [sp, #96]
  41007c:	add	x29, sp, #0x60
  410080:	mov	x8, #0x20                  	// #32
  410084:	add	x9, sp, #0x2c
  410088:	stur	w0, [x29, #-8]
  41008c:	stur	x1, [x29, #-16]
  410090:	stur	w2, [x29, #-20]
  410094:	ldur	x10, [x29, #-16]
  410098:	str	xzr, [x10]
  41009c:	ldur	w0, [x29, #-8]
  4100a0:	mov	x1, x9
  4100a4:	mov	x2, x8
  4100a8:	bl	40fe84 <ferror@plt+0xd754>
  4100ac:	str	w0, [sp, #20]
  4100b0:	ldr	w11, [sp, #20]
  4100b4:	cmp	w11, #0x0
  4100b8:	cset	w11, ge  // ge = tcont
  4100bc:	tbnz	w11, #0, 4100cc <ferror@plt+0xd99c>
  4100c0:	ldr	w8, [sp, #20]
  4100c4:	stur	w8, [x29, #-4]
  4100c8:	b	410138 <ferror@plt+0xda08>
  4100cc:	bl	402680 <__errno_location@plt>
  4100d0:	str	wzr, [x0]
  4100d4:	ldur	w2, [x29, #-20]
  4100d8:	add	x8, sp, #0x2c
  4100dc:	mov	x0, x8
  4100e0:	add	x1, sp, #0x20
  4100e4:	str	x8, [sp, #8]
  4100e8:	bl	4024b0 <strtol@plt>
  4100ec:	str	x0, [sp, #24]
  4100f0:	ldr	x8, [sp, #32]
  4100f4:	ldr	x9, [sp, #8]
  4100f8:	cmp	x8, x9
  4100fc:	b.eq	41011c <ferror@plt+0xd9ec>  // b.none
  410100:	bl	402490 <__ctype_b_loc@plt>
  410104:	ldr	x8, [x0]
  410108:	ldr	x9, [sp, #32]
  41010c:	ldrb	w10, [x9]
  410110:	ldrh	w10, [x8, w10, sxtw #1]
  410114:	and	w10, w10, #0x2000
  410118:	cbnz	w10, 410128 <ferror@plt+0xd9f8>
  41011c:	mov	w8, #0xffffffea            	// #-22
  410120:	stur	w8, [x29, #-4]
  410124:	b	410138 <ferror@plt+0xda08>
  410128:	ldr	x8, [sp, #24]
  41012c:	ldur	x9, [x29, #-16]
  410130:	str	x8, [x9]
  410134:	stur	wzr, [x29, #-4]
  410138:	ldur	w0, [x29, #-4]
  41013c:	ldp	x29, x30, [sp, #96]
  410140:	add	sp, sp, #0x70
  410144:	ret
  410148:	sub	sp, sp, #0x60
  41014c:	stp	x29, x30, [sp, #80]
  410150:	add	x29, sp, #0x50
  410154:	mov	w8, #0x100                 	// #256
  410158:	stur	x0, [x29, #-16]
  41015c:	stur	x1, [x29, #-24]
  410160:	stur	w8, [x29, #-28]
  410164:	stur	wzr, [x29, #-32]
  410168:	stur	wzr, [x29, #-36]
  41016c:	ldursw	x0, [x29, #-28]
  410170:	bl	402280 <malloc@plt>
  410174:	str	x0, [sp, #32]
  410178:	ldr	x9, [sp, #32]
  41017c:	cbnz	x9, 410194 <ferror@plt+0xda64>
  410180:	mov	x8, xzr
  410184:	stur	x8, [x29, #-8]
  410188:	mov	w9, #0x1                   	// #1
  41018c:	str	w9, [sp, #28]
  410190:	b	4102f4 <ferror@plt+0xdbc4>
  410194:	ldur	x0, [x29, #-16]
  410198:	bl	402360 <getc_unlocked@plt>
  41019c:	str	w0, [sp, #24]
  4101a0:	ldr	w8, [sp, #24]
  4101a4:	mov	w9, #0xffffffff            	// #-1
  4101a8:	cmp	w8, w9
  4101ac:	str	w8, [sp, #4]
  4101b0:	b.eq	4101d8 <ferror@plt+0xdaa8>  // b.none
  4101b4:	b	4101b8 <ferror@plt+0xda88>
  4101b8:	ldr	w8, [sp, #4]
  4101bc:	cmp	w8, #0xa
  4101c0:	b.eq	4101f4 <ferror@plt+0xdac4>  // b.none
  4101c4:	b	4101c8 <ferror@plt+0xda98>
  4101c8:	ldr	w8, [sp, #4]
  4101cc:	cmp	w8, #0x5c
  4101d0:	b.eq	410254 <ferror@plt+0xdb24>  // b.none
  4101d4:	b	41027c <ferror@plt+0xdb4c>
  4101d8:	ldur	w8, [x29, #-32]
  4101dc:	cbnz	w8, 4101f4 <ferror@plt+0xdac4>
  4101e0:	mov	x8, xzr
  4101e4:	stur	x8, [x29, #-8]
  4101e8:	mov	w9, #0x1                   	// #1
  4101ec:	str	w9, [sp, #28]
  4101f0:	b	4102f4 <ferror@plt+0xdbc4>
  4101f4:	ldur	w8, [x29, #-36]
  4101f8:	add	w8, w8, #0x1
  4101fc:	stur	w8, [x29, #-36]
  410200:	ldr	x9, [sp, #32]
  410204:	str	x9, [sp, #16]
  410208:	ldr	x9, [sp, #16]
  41020c:	ldursw	x10, [x29, #-32]
  410210:	add	x9, x9, x10
  410214:	mov	w8, #0x0                   	// #0
  410218:	strb	w8, [x9]
  41021c:	mov	x9, xzr
  410220:	str	x9, [sp, #32]
  410224:	ldur	x9, [x29, #-24]
  410228:	cbz	x9, 410240 <ferror@plt+0xdb10>
  41022c:	ldur	w8, [x29, #-36]
  410230:	ldur	x9, [x29, #-24]
  410234:	ldr	w10, [x9]
  410238:	add	w8, w10, w8
  41023c:	str	w8, [x9]
  410240:	ldr	x8, [sp, #16]
  410244:	stur	x8, [x29, #-8]
  410248:	mov	w9, #0x1                   	// #1
  41024c:	str	w9, [sp, #28]
  410250:	b	4102f4 <ferror@plt+0xdbc4>
  410254:	ldur	x0, [x29, #-16]
  410258:	bl	402360 <getc_unlocked@plt>
  41025c:	str	w0, [sp, #24]
  410260:	ldr	w8, [sp, #24]
  410264:	cmp	w8, #0xa
  410268:	b.ne	41027c <ferror@plt+0xdb4c>  // b.any
  41026c:	ldur	w8, [x29, #-36]
  410270:	add	w8, w8, #0x1
  410274:	stur	w8, [x29, #-36]
  410278:	b	410194 <ferror@plt+0xda64>
  41027c:	ldr	w8, [sp, #24]
  410280:	ldr	x9, [sp, #32]
  410284:	ldursw	x10, [x29, #-32]
  410288:	mov	w11, w10
  41028c:	add	w11, w11, #0x1
  410290:	stur	w11, [x29, #-32]
  410294:	add	x9, x9, x10
  410298:	strb	w8, [x9]
  41029c:	ldur	w8, [x29, #-32]
  4102a0:	ldur	w11, [x29, #-28]
  4102a4:	cmp	w8, w11
  4102a8:	b.ne	4102f0 <ferror@plt+0xdbc0>  // b.any
  4102ac:	ldur	w8, [x29, #-28]
  4102b0:	mov	w9, #0x2                   	// #2
  4102b4:	mul	w8, w8, w9
  4102b8:	stur	w8, [x29, #-28]
  4102bc:	ldr	x0, [sp, #32]
  4102c0:	ldursw	x1, [x29, #-28]
  4102c4:	bl	402320 <realloc@plt>
  4102c8:	str	x0, [sp, #8]
  4102cc:	ldr	x10, [sp, #8]
  4102d0:	cbnz	x10, 4102e8 <ferror@plt+0xdbb8>
  4102d4:	mov	x8, xzr
  4102d8:	stur	x8, [x29, #-8]
  4102dc:	mov	w9, #0x1                   	// #1
  4102e0:	str	w9, [sp, #28]
  4102e4:	b	4102f4 <ferror@plt+0xdbc4>
  4102e8:	ldr	x8, [sp, #8]
  4102ec:	str	x8, [sp, #32]
  4102f0:	b	410194 <ferror@plt+0xda64>
  4102f4:	add	x0, sp, #0x20
  4102f8:	bl	41030c <ferror@plt+0xdbdc>
  4102fc:	ldur	x0, [x29, #-8]
  410300:	ldp	x29, x30, [sp, #80]
  410304:	add	sp, sp, #0x60
  410308:	ret
  41030c:	sub	sp, sp, #0x20
  410310:	stp	x29, x30, [sp, #16]
  410314:	add	x29, sp, #0x10
  410318:	str	x0, [sp, #8]
  41031c:	ldr	x8, [sp, #8]
  410320:	ldr	x0, [x8]
  410324:	bl	4024e0 <free@plt>
  410328:	ldp	x29, x30, [sp, #16]
  41032c:	add	sp, sp, #0x20
  410330:	ret
  410334:	sub	sp, sp, #0x20
  410338:	stp	x29, x30, [sp, #16]
  41033c:	add	x29, sp, #0x10
  410340:	str	x0, [sp, #8]
  410344:	ldr	x8, [sp, #8]
  410348:	cbz	x8, 410350 <ferror@plt+0xdc20>
  41034c:	b	410370 <ferror@plt+0xdc40>
  410350:	adrp	x0, 424000 <ferror@plt+0x218d0>
  410354:	add	x0, x0, #0x93a
  410358:	adrp	x1, 424000 <ferror@plt+0x218d0>
  41035c:	add	x1, x1, #0x944
  410360:	mov	w2, #0x164                 	// #356
  410364:	adrp	x3, 424000 <ferror@plt+0x218d0>
  410368:	add	x3, x3, #0x952
  41036c:	bl	402670 <__assert_fail@plt>
  410370:	ldr	x8, [sp, #8]
  410374:	ldrb	w9, [x8]
  410378:	cmp	w9, #0x2f
  41037c:	cset	w9, eq  // eq = none
  410380:	and	w0, w9, #0x1
  410384:	ldp	x29, x30, [sp, #16]
  410388:	add	sp, sp, #0x20
  41038c:	ret
  410390:	sub	sp, sp, #0x50
  410394:	stp	x29, x30, [sp, #64]
  410398:	add	x29, sp, #0x40
  41039c:	mov	x8, xzr
  4103a0:	stur	x0, [x29, #-16]
  4103a4:	stur	x8, [x29, #-24]
  4103a8:	ldur	x0, [x29, #-16]
  4103ac:	bl	410334 <ferror@plt+0xdc04>
  4103b0:	tbnz	w0, #0, 4103b8 <ferror@plt+0xdc88>
  4103b4:	b	4103d0 <ferror@plt+0xdca0>
  4103b8:	ldur	x0, [x29, #-16]
  4103bc:	bl	402340 <strdup@plt>
  4103c0:	stur	x0, [x29, #-8]
  4103c4:	mov	w8, #0x1                   	// #1
  4103c8:	str	w8, [sp, #12]
  4103cc:	b	410494 <ferror@plt+0xdd64>
  4103d0:	bl	4025b0 <get_current_dir_name@plt>
  4103d4:	stur	x0, [x29, #-24]
  4103d8:	ldur	x8, [x29, #-24]
  4103dc:	cbnz	x8, 4103f4 <ferror@plt+0xdcc4>
  4103e0:	mov	x8, xzr
  4103e4:	stur	x8, [x29, #-8]
  4103e8:	mov	w9, #0x1                   	// #1
  4103ec:	str	w9, [sp, #12]
  4103f0:	b	410494 <ferror@plt+0xdd64>
  4103f4:	ldur	x0, [x29, #-16]
  4103f8:	bl	4020e0 <strlen@plt>
  4103fc:	str	x0, [sp, #32]
  410400:	ldur	x0, [x29, #-24]
  410404:	bl	4020e0 <strlen@plt>
  410408:	str	x0, [sp, #24]
  41040c:	ldur	x0, [x29, #-24]
  410410:	ldr	x8, [sp, #24]
  410414:	add	x8, x8, #0x1
  410418:	ldr	x9, [sp, #32]
  41041c:	add	x8, x8, x9
  410420:	add	x1, x8, #0x1
  410424:	bl	402320 <realloc@plt>
  410428:	str	x0, [sp, #16]
  41042c:	ldr	x8, [sp, #16]
  410430:	cbnz	x8, 410448 <ferror@plt+0xdd18>
  410434:	mov	x8, xzr
  410438:	stur	x8, [x29, #-8]
  41043c:	mov	w9, #0x1                   	// #1
  410440:	str	w9, [sp, #12]
  410444:	b	410494 <ferror@plt+0xdd64>
  410448:	mov	x8, xzr
  41044c:	stur	x8, [x29, #-24]
  410450:	ldr	x8, [sp, #16]
  410454:	ldr	x9, [sp, #24]
  410458:	add	x8, x8, x9
  41045c:	mov	w10, #0x2f                  	// #47
  410460:	strb	w10, [x8]
  410464:	ldr	x8, [sp, #16]
  410468:	ldr	x9, [sp, #24]
  41046c:	add	x9, x9, #0x1
  410470:	add	x0, x8, x9
  410474:	ldur	x1, [x29, #-16]
  410478:	ldr	x8, [sp, #32]
  41047c:	add	x2, x8, #0x1
  410480:	bl	4020a0 <memcpy@plt>
  410484:	ldr	x8, [sp, #16]
  410488:	stur	x8, [x29, #-8]
  41048c:	mov	w10, #0x1                   	// #1
  410490:	str	w10, [sp, #12]
  410494:	sub	x0, x29, #0x18
  410498:	bl	41030c <ferror@plt+0xdbdc>
  41049c:	ldur	x0, [x29, #-8]
  4104a0:	ldp	x29, x30, [sp, #64]
  4104a4:	add	sp, sp, #0x50
  4104a8:	ret
  4104ac:	stp	x29, x30, [sp, #-16]!
  4104b0:	mov	x29, sp
  4104b4:	sub	sp, sp, #0x70
  4104b8:	mov	x8, #0x1                   	// #1
  4104bc:	mov	w9, #0x0                   	// #0
  4104c0:	stur	x0, [x29, #-16]
  4104c4:	stur	w1, [x29, #-20]
  4104c8:	stur	w2, [x29, #-24]
  4104cc:	ldur	x10, [x29, #-16]
  4104d0:	stur	x10, [x29, #-48]
  4104d4:	ldur	x0, [x29, #-48]
  4104d8:	ldursw	x1, [x29, #-20]
  4104dc:	stur	x8, [x29, #-88]
  4104e0:	stur	w9, [x29, #-92]
  4104e4:	bl	402140 <strnlen@plt>
  4104e8:	stur	x0, [x29, #-56]
  4104ec:	ldur	x8, [x29, #-56]
  4104f0:	add	x8, x8, #0x1
  4104f4:	ldur	x10, [x29, #-88]
  4104f8:	mul	x8, x8, x10
  4104fc:	add	x8, x8, #0xf
  410500:	and	x8, x8, #0xfffffffffffffff0
  410504:	mov	x11, sp
  410508:	subs	x8, x11, x8
  41050c:	mov	sp, x8
  410510:	stur	x8, [x29, #-64]
  410514:	ldur	x8, [x29, #-64]
  410518:	ldur	x11, [x29, #-56]
  41051c:	add	x8, x8, x11
  410520:	ldur	w9, [x29, #-92]
  410524:	strb	w9, [x8]
  410528:	ldur	x8, [x29, #-64]
  41052c:	ldur	x1, [x29, #-48]
  410530:	ldur	x2, [x29, #-56]
  410534:	mov	x0, x8
  410538:	stur	x8, [x29, #-104]
  41053c:	bl	4020a0 <memcpy@plt>
  410540:	ldur	x8, [x29, #-104]
  410544:	stur	x8, [x29, #-72]
  410548:	ldur	x10, [x29, #-72]
  41054c:	stur	x10, [x29, #-32]
  410550:	ldur	x10, [x29, #-32]
  410554:	ldursw	x11, [x29, #-20]
  410558:	add	x10, x10, x11
  41055c:	stur	x10, [x29, #-40]
  410560:	ldur	x0, [x29, #-32]
  410564:	bl	410720 <ferror@plt+0xdff0>
  410568:	stur	w0, [x29, #-76]
  41056c:	ldur	w8, [x29, #-76]
  410570:	cmp	w8, #0x0
  410574:	cset	w8, le
  410578:	tbnz	w8, #0, 4105c0 <ferror@plt+0xde90>
  41057c:	ldur	x0, [x29, #-40]
  410580:	bl	4020e0 <strlen@plt>
  410584:	ldur	x8, [x29, #-40]
  410588:	add	x8, x8, x0
  41058c:	stur	x8, [x29, #-40]
  410590:	ldur	x8, [x29, #-40]
  410594:	ldur	x9, [x29, #-32]
  410598:	ldursw	x10, [x29, #-20]
  41059c:	add	x9, x9, x10
  4105a0:	cmp	x8, x9
  4105a4:	b.ne	4105b0 <ferror@plt+0xde80>  // b.any
  4105a8:	stur	wzr, [x29, #-4]
  4105ac:	b	410710 <ferror@plt+0xdfe0>
  4105b0:	ldur	x8, [x29, #-40]
  4105b4:	mov	w9, #0x2f                  	// #47
  4105b8:	strb	w9, [x8]
  4105bc:	b	410690 <ferror@plt+0xdf60>
  4105c0:	ldur	w8, [x29, #-76]
  4105c4:	cbnz	w8, 4105d4 <ferror@plt+0xdea4>
  4105c8:	mov	w8, #0xffffffec            	// #-20
  4105cc:	stur	w8, [x29, #-4]
  4105d0:	b	410710 <ferror@plt+0xdfe0>
  4105d4:	ldur	x8, [x29, #-40]
  4105d8:	ldur	x9, [x29, #-32]
  4105dc:	cmp	x8, x9
  4105e0:	b.ne	4105e8 <ferror@plt+0xdeb8>  // b.any
  4105e4:	b	410690 <ferror@plt+0xdf60>
  4105e8:	ldur	x8, [x29, #-40]
  4105ec:	mov	w9, #0x0                   	// #0
  4105f0:	strb	w9, [x8]
  4105f4:	ldur	x8, [x29, #-40]
  4105f8:	ldur	x9, [x29, #-32]
  4105fc:	mov	w10, #0x0                   	// #0
  410600:	cmp	x8, x9
  410604:	stur	w10, [x29, #-108]
  410608:	b.ls	410620 <ferror@plt+0xdef0>  // b.plast
  41060c:	ldur	x8, [x29, #-40]
  410610:	ldrb	w9, [x8]
  410614:	cmp	w9, #0x2f
  410618:	cset	w9, ne  // ne = any
  41061c:	stur	w9, [x29, #-108]
  410620:	ldur	w8, [x29, #-108]
  410624:	tbnz	w8, #0, 41062c <ferror@plt+0xdefc>
  410628:	b	410640 <ferror@plt+0xdf10>
  41062c:	ldur	x8, [x29, #-40]
  410630:	mov	x9, #0xffffffffffffffff    	// #-1
  410634:	add	x8, x8, x9
  410638:	stur	x8, [x29, #-40]
  41063c:	b	4105f4 <ferror@plt+0xdec4>
  410640:	ldur	x8, [x29, #-40]
  410644:	ldur	x9, [x29, #-32]
  410648:	mov	w10, #0x0                   	// #0
  41064c:	cmp	x8, x9
  410650:	stur	w10, [x29, #-112]
  410654:	b.ls	41066c <ferror@plt+0xdf3c>  // b.plast
  410658:	ldur	x8, [x29, #-40]
  41065c:	ldurb	w9, [x8, #-1]
  410660:	cmp	w9, #0x2f
  410664:	cset	w9, eq  // eq = none
  410668:	stur	w9, [x29, #-112]
  41066c:	ldur	w8, [x29, #-112]
  410670:	tbnz	w8, #0, 410678 <ferror@plt+0xdf48>
  410674:	b	41068c <ferror@plt+0xdf5c>
  410678:	ldur	x8, [x29, #-40]
  41067c:	mov	x9, #0xffffffffffffffff    	// #-1
  410680:	add	x8, x8, x9
  410684:	stur	x8, [x29, #-40]
  410688:	b	410640 <ferror@plt+0xdf10>
  41068c:	b	410560 <ferror@plt+0xde30>
  410690:	ldur	x8, [x29, #-40]
  410694:	ldur	x9, [x29, #-32]
  410698:	ldursw	x10, [x29, #-20]
  41069c:	add	x9, x9, x10
  4106a0:	cmp	x8, x9
  4106a4:	b.cs	41070c <ferror@plt+0xdfdc>  // b.hs, b.nlast
  4106a8:	ldur	x0, [x29, #-32]
  4106ac:	ldur	w1, [x29, #-24]
  4106b0:	bl	4026e0 <mkdir@plt>
  4106b4:	cmp	w0, #0x0
  4106b8:	cset	w8, ge  // ge = tcont
  4106bc:	tbnz	w8, #0, 4106e8 <ferror@plt+0xdfb8>
  4106c0:	bl	402680 <__errno_location@plt>
  4106c4:	ldr	w8, [x0]
  4106c8:	cmp	w8, #0x11
  4106cc:	b.eq	4106e8 <ferror@plt+0xdfb8>  // b.none
  4106d0:	bl	402680 <__errno_location@plt>
  4106d4:	ldr	w8, [x0]
  4106d8:	mov	w9, wzr
  4106dc:	subs	w8, w9, w8
  4106e0:	stur	w8, [x29, #-4]
  4106e4:	b	410710 <ferror@plt+0xdfe0>
  4106e8:	ldur	x0, [x29, #-40]
  4106ec:	bl	4020e0 <strlen@plt>
  4106f0:	ldur	x8, [x29, #-40]
  4106f4:	add	x8, x8, x0
  4106f8:	stur	x8, [x29, #-40]
  4106fc:	ldur	x8, [x29, #-40]
  410700:	mov	w9, #0x2f                  	// #47
  410704:	strb	w9, [x8]
  410708:	b	410690 <ferror@plt+0xdf60>
  41070c:	stur	wzr, [x29, #-4]
  410710:	ldur	w0, [x29, #-4]
  410714:	mov	sp, x29
  410718:	ldp	x29, x30, [sp], #16
  41071c:	ret
  410720:	sub	sp, sp, #0xa0
  410724:	stp	x29, x30, [sp, #144]
  410728:	add	x29, sp, #0x90
  41072c:	mov	x1, sp
  410730:	stur	x0, [x29, #-16]
  410734:	ldur	x0, [x29, #-16]
  410738:	bl	420640 <ferror@plt+0x1df10>
  41073c:	cmp	w0, #0x0
  410740:	cset	w8, lt  // lt = tstop
  410744:	tbnz	w8, #0, 410764 <ferror@plt+0xe034>
  410748:	ldr	w8, [sp, #16]
  41074c:	and	w8, w8, #0xf000
  410750:	cmp	w8, #0x4, lsl #12
  410754:	cset	w8, eq  // eq = none
  410758:	and	w8, w8, #0x1
  41075c:	stur	w8, [x29, #-4]
  410760:	b	410778 <ferror@plt+0xe048>
  410764:	bl	402680 <__errno_location@plt>
  410768:	ldr	w8, [x0]
  41076c:	mov	w9, wzr
  410770:	subs	w8, w9, w8
  410774:	stur	w8, [x29, #-4]
  410778:	ldur	w0, [x29, #-4]
  41077c:	ldp	x29, x30, [sp, #144]
  410780:	add	sp, sp, #0xa0
  410784:	ret
  410788:	sub	sp, sp, #0x30
  41078c:	stp	x29, x30, [sp, #32]
  410790:	add	x29, sp, #0x20
  410794:	mov	w8, #0x2f                  	// #47
  410798:	str	x0, [sp, #16]
  41079c:	str	w1, [sp, #12]
  4107a0:	ldr	x0, [sp, #16]
  4107a4:	mov	w1, w8
  4107a8:	bl	4023a0 <strrchr@plt>
  4107ac:	str	x0, [sp]
  4107b0:	ldr	x9, [sp]
  4107b4:	cbnz	x9, 4107c0 <ferror@plt+0xe090>
  4107b8:	stur	wzr, [x29, #-4]
  4107bc:	b	4107e0 <ferror@plt+0xe0b0>
  4107c0:	ldr	x0, [sp, #16]
  4107c4:	ldr	x8, [sp]
  4107c8:	ldr	x9, [sp, #16]
  4107cc:	subs	x8, x8, x9
  4107d0:	ldr	w2, [sp, #12]
  4107d4:	mov	w1, w8
  4107d8:	bl	4104ac <ferror@plt+0xdd7c>
  4107dc:	stur	w0, [x29, #-4]
  4107e0:	ldur	w0, [x29, #-4]
  4107e4:	ldp	x29, x30, [sp, #32]
  4107e8:	add	sp, sp, #0x30
  4107ec:	ret
  4107f0:	sub	sp, sp, #0x10
  4107f4:	mov	x8, #0x4240                	// #16960
  4107f8:	movk	x8, #0xf, lsl #16
  4107fc:	mov	x9, #0x3e8                 	// #1000
  410800:	str	x0, [sp, #8]
  410804:	ldr	x10, [sp, #8]
  410808:	ldr	x10, [x10]
  41080c:	mul	x8, x10, x8
  410810:	ldr	x10, [sp, #8]
  410814:	ldr	x10, [x10, #8]
  410818:	udiv	x9, x10, x9
  41081c:	add	x0, x8, x9
  410820:	add	sp, sp, #0x10
  410824:	ret
  410828:	sub	sp, sp, #0x20
  41082c:	stp	x29, x30, [sp, #16]
  410830:	add	x29, sp, #0x10
  410834:	str	x0, [sp, #8]
  410838:	ldr	x8, [sp, #8]
  41083c:	add	x0, x8, #0x58
  410840:	bl	4107f0 <ferror@plt+0xe0c0>
  410844:	ldp	x29, x30, [sp, #16]
  410848:	add	sp, sp, #0x20
  41084c:	ret
  410850:	sub	sp, sp, #0x120
  410854:	stp	x29, x30, [sp, #256]
  410858:	str	x28, [sp, #272]
  41085c:	add	x29, sp, #0x100
  410860:	str	q7, [sp, #112]
  410864:	str	q6, [sp, #96]
  410868:	str	q5, [sp, #80]
  41086c:	str	q4, [sp, #64]
  410870:	str	q3, [sp, #48]
  410874:	str	q2, [sp, #32]
  410878:	str	q1, [sp, #16]
  41087c:	str	q0, [sp]
  410880:	str	x7, [sp, #136]
  410884:	str	x6, [sp, #128]
  410888:	stur	x0, [x29, #-8]
  41088c:	stur	w1, [x29, #-12]
  410890:	stur	x2, [x29, #-24]
  410894:	stur	w3, [x29, #-28]
  410898:	stur	x4, [x29, #-40]
  41089c:	stur	x5, [x29, #-48]
  4108a0:	ldur	x8, [x29, #-8]
  4108a4:	ldr	x8, [x8, #8]
  4108a8:	cbnz	x8, 4108b4 <ferror@plt+0xe184>
  4108ac:	b	4108b0 <ferror@plt+0xe180>
  4108b0:	b	410920 <ferror@plt+0xe1f0>
  4108b4:	mov	w8, #0xffffff80            	// #-128
  4108b8:	stur	w8, [x29, #-52]
  4108bc:	mov	w8, #0xfffffff0            	// #-16
  4108c0:	stur	w8, [x29, #-56]
  4108c4:	add	x9, x29, #0x20
  4108c8:	stur	x9, [x29, #-80]
  4108cc:	mov	x9, sp
  4108d0:	add	x9, x9, #0x80
  4108d4:	stur	x9, [x29, #-64]
  4108d8:	add	x9, sp, #0x80
  4108dc:	add	x9, x9, #0x10
  4108e0:	stur	x9, [x29, #-72]
  4108e4:	ldur	x9, [x29, #-8]
  4108e8:	ldr	x10, [x9, #8]
  4108ec:	ldr	x0, [x9, #16]
  4108f0:	ldur	w1, [x29, #-12]
  4108f4:	ldur	x2, [x29, #-24]
  4108f8:	ldur	w3, [x29, #-28]
  4108fc:	ldur	x4, [x29, #-40]
  410900:	ldur	x5, [x29, #-48]
  410904:	ldur	q0, [x29, #-80]
  410908:	ldur	q1, [x29, #-64]
  41090c:	stur	q1, [x29, #-96]
  410910:	stur	q0, [x29, #-112]
  410914:	sub	x6, x29, #0x70
  410918:	blr	x10
  41091c:	b	410920 <ferror@plt+0xe1f0>
  410920:	ldr	x28, [sp, #272]
  410924:	ldp	x29, x30, [sp, #256]
  410928:	add	sp, sp, #0x120
  41092c:	ret
  410930:	sub	sp, sp, #0x10
  410934:	str	x0, [sp, #8]
  410938:	ldr	x8, [sp, #8]
  41093c:	ldr	x0, [x8, #32]
  410940:	add	sp, sp, #0x10
  410944:	ret
  410948:	sub	sp, sp, #0x70
  41094c:	stp	x29, x30, [sp, #96]
  410950:	add	x29, sp, #0x60
  410954:	mov	x8, #0x1                   	// #1
  410958:	mov	x9, #0x78                  	// #120
  41095c:	adrp	x10, 424000 <ferror@plt+0x218d0>
  410960:	add	x10, x10, #0x992
  410964:	adrp	x11, 424000 <ferror@plt+0x218d0>
  410968:	add	x11, x11, #0x9a4
  41096c:	stur	x0, [x29, #-32]
  410970:	stur	x1, [x29, #-40]
  410974:	mov	x0, x8
  410978:	mov	x1, x9
  41097c:	str	x10, [sp, #24]
  410980:	str	x11, [sp, #16]
  410984:	bl	4022f0 <calloc@plt>
  410988:	str	x0, [sp, #40]
  41098c:	ldr	x8, [sp, #40]
  410990:	cbnz	x8, 4109a0 <ferror@plt+0xe270>
  410994:	mov	x8, xzr
  410998:	stur	x8, [x29, #-24]
  41099c:	b	410b70 <ferror@plt+0xe440>
  4109a0:	ldr	x8, [sp, #40]
  4109a4:	mov	w9, #0x1                   	// #1
  4109a8:	str	w9, [x8]
  4109ac:	ldr	x8, [sp, #40]
  4109b0:	adrp	x10, 410000 <ferror@plt+0xd8d0>
  4109b4:	add	x10, x10, #0xb80
  4109b8:	str	x10, [x8, #8]
  4109bc:	adrp	x8, 436000 <ferror@plt+0x338d0>
  4109c0:	ldr	x8, [x8, #4056]
  4109c4:	ldr	x8, [x8]
  4109c8:	ldr	x10, [sp, #40]
  4109cc:	str	x8, [x10, #16]
  4109d0:	ldr	x8, [sp, #40]
  4109d4:	mov	w9, #0x3                   	// #3
  4109d8:	str	w9, [x8, #4]
  4109dc:	ldur	x0, [x29, #-32]
  4109e0:	bl	410c04 <ferror@plt+0xe4d4>
  4109e4:	ldr	x8, [sp, #40]
  4109e8:	str	x0, [x8, #32]
  4109ec:	adrp	x0, 424000 <ferror@plt+0x218d0>
  4109f0:	add	x0, x0, #0x989
  4109f4:	bl	402150 <secure_getenv@plt>
  4109f8:	str	x0, [sp, #48]
  4109fc:	ldr	x8, [sp, #48]
  410a00:	cbz	x8, 410a2c <ferror@plt+0xe2fc>
  410a04:	ldr	x0, [sp, #40]
  410a08:	ldr	x8, [sp, #48]
  410a0c:	str	x0, [sp, #8]
  410a10:	mov	x0, x8
  410a14:	bl	410cd4 <ferror@plt+0xe5a4>
  410a18:	ldr	x8, [sp, #8]
  410a1c:	str	w0, [sp, #4]
  410a20:	mov	x0, x8
  410a24:	ldr	w1, [sp, #4]
  410a28:	bl	410ca8 <ferror@plt+0xe578>
  410a2c:	ldur	x8, [x29, #-40]
  410a30:	cbnz	x8, 410a40 <ferror@plt+0xe310>
  410a34:	adrp	x8, 437000 <ferror@plt+0x348d0>
  410a38:	add	x8, x8, #0x3f0
  410a3c:	stur	x8, [x29, #-40]
  410a40:	ldr	x0, [sp, #40]
  410a44:	ldr	x8, [sp, #40]
  410a48:	add	x1, x8, #0x28
  410a4c:	ldur	x2, [x29, #-40]
  410a50:	bl	412d64 <ferror@plt+0x10634>
  410a54:	str	w0, [sp, #36]
  410a58:	ldr	w9, [sp, #36]
  410a5c:	cmp	w9, #0x0
  410a60:	cset	w9, ge  // ge = tcont
  410a64:	tbnz	w9, #0, 410a9c <ferror@plt+0xe36c>
  410a68:	ldr	x0, [sp, #40]
  410a6c:	bl	410dac <ferror@plt+0xe67c>
  410a70:	cmp	w0, #0x3
  410a74:	b.lt	410a98 <ferror@plt+0xe368>  // b.tstop
  410a78:	ldr	x0, [sp, #40]
  410a7c:	mov	w1, #0x3                   	// #3
  410a80:	ldr	x2, [sp, #24]
  410a84:	mov	w3, #0x114                 	// #276
  410a88:	ldr	x4, [sp, #16]
  410a8c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  410a90:	add	x5, x5, #0x9ad
  410a94:	bl	410850 <ferror@plt+0xe120>
  410a98:	b	410b48 <ferror@plt+0xe418>
  410a9c:	mov	w0, #0x100                 	// #256
  410aa0:	mov	x8, xzr
  410aa4:	mov	x1, x8
  410aa8:	bl	40ea78 <ferror@plt+0xc348>
  410aac:	ldr	x8, [sp, #40]
  410ab0:	str	x0, [x8, #48]
  410ab4:	ldr	x8, [sp, #40]
  410ab8:	ldr	x8, [x8, #48]
  410abc:	cbnz	x8, 410af4 <ferror@plt+0xe3c4>
  410ac0:	ldr	x0, [sp, #40]
  410ac4:	bl	410dac <ferror@plt+0xe67c>
  410ac8:	cmp	w0, #0x3
  410acc:	b.lt	410af0 <ferror@plt+0xe3c0>  // b.tstop
  410ad0:	ldr	x0, [sp, #40]
  410ad4:	mov	w1, #0x3                   	// #3
  410ad8:	ldr	x2, [sp, #24]
  410adc:	mov	w3, #0x11a                 	// #282
  410ae0:	ldr	x4, [sp, #16]
  410ae4:	adrp	x5, 424000 <ferror@plt+0x218d0>
  410ae8:	add	x5, x5, #0x9c6
  410aec:	bl	410850 <ferror@plt+0xe120>
  410af0:	b	410b48 <ferror@plt+0xe418>
  410af4:	ldr	x0, [sp, #40]
  410af8:	bl	410dac <ferror@plt+0xe67c>
  410afc:	cmp	w0, #0x6
  410b00:	b.lt	410b28 <ferror@plt+0xe3f8>  // b.tstop
  410b04:	ldr	x0, [sp, #40]
  410b08:	ldr	x6, [sp, #40]
  410b0c:	mov	w1, #0x6                   	// #6
  410b10:	ldr	x2, [sp, #24]
  410b14:	mov	w3, #0x11e                 	// #286
  410b18:	ldr	x4, [sp, #16]
  410b1c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  410b20:	add	x5, x5, #0x9e5
  410b24:	bl	410850 <ferror@plt+0xe120>
  410b28:	ldr	x8, [sp, #40]
  410b2c:	stur	x8, [x29, #-8]
  410b30:	adrp	x8, 424000 <ferror@plt+0x218d0>
  410b34:	add	x8, x8, #0x9f5
  410b38:	stur	x8, [x29, #-16]
  410b3c:	ldr	x8, [sp, #40]
  410b40:	stur	x8, [x29, #-24]
  410b44:	b	410b70 <ferror@plt+0xe440>
  410b48:	ldr	x8, [sp, #40]
  410b4c:	ldr	x0, [x8, #48]
  410b50:	bl	4024e0 <free@plt>
  410b54:	ldr	x8, [sp, #40]
  410b58:	ldr	x0, [x8, #32]
  410b5c:	bl	4024e0 <free@plt>
  410b60:	ldr	x0, [sp, #40]
  410b64:	bl	4024e0 <free@plt>
  410b68:	mov	x8, xzr
  410b6c:	stur	x8, [x29, #-24]
  410b70:	ldur	x0, [x29, #-24]
  410b74:	ldp	x29, x30, [sp, #96]
  410b78:	add	sp, sp, #0x70
  410b7c:	ret
  410b80:	sub	sp, sp, #0x80
  410b84:	stp	x29, x30, [sp, #112]
  410b88:	add	x29, sp, #0x70
  410b8c:	adrp	x8, 424000 <ferror@plt+0x218d0>
  410b90:	add	x8, x8, #0xc8e
  410b94:	add	x9, sp, #0x10
  410b98:	stur	x0, [x29, #-8]
  410b9c:	stur	w1, [x29, #-12]
  410ba0:	stur	x2, [x29, #-24]
  410ba4:	stur	w3, [x29, #-28]
  410ba8:	stur	x4, [x29, #-40]
  410bac:	stur	x5, [x29, #-48]
  410bb0:	ldur	x10, [x29, #-8]
  410bb4:	str	x10, [sp, #56]
  410bb8:	ldr	x0, [sp, #56]
  410bbc:	ldur	x2, [x29, #-40]
  410bc0:	mov	x1, x8
  410bc4:	str	x6, [sp, #8]
  410bc8:	str	x9, [sp]
  410bcc:	bl	4026f0 <fprintf@plt>
  410bd0:	ldr	x8, [sp, #56]
  410bd4:	ldur	x1, [x29, #-48]
  410bd8:	ldr	x9, [sp, #8]
  410bdc:	ldr	q0, [x9]
  410be0:	str	q0, [sp, #16]
  410be4:	ldr	q0, [x9, #16]
  410be8:	str	q0, [sp, #32]
  410bec:	mov	x0, x8
  410bf0:	ldr	x2, [sp]
  410bf4:	bl	402640 <vfprintf@plt>
  410bf8:	ldp	x29, x30, [sp, #112]
  410bfc:	add	sp, sp, #0x80
  410c00:	ret
  410c04:	sub	sp, sp, #0x1c0
  410c08:	stp	x29, x30, [sp, #416]
  410c0c:	str	x28, [sp, #432]
  410c10:	add	x29, sp, #0x1a0
  410c14:	stur	x0, [x29, #-16]
  410c18:	ldur	x8, [x29, #-16]
  410c1c:	cbz	x8, 410c30 <ferror@plt+0xe500>
  410c20:	ldur	x0, [x29, #-16]
  410c24:	bl	410390 <ferror@plt+0xdc60>
  410c28:	stur	x0, [x29, #-8]
  410c2c:	b	410c94 <ferror@plt+0xe564>
  410c30:	add	x0, sp, #0xa
  410c34:	bl	402690 <uname@plt>
  410c38:	cmp	w0, #0x0
  410c3c:	cset	w8, ge  // ge = tcont
  410c40:	tbnz	w8, #0, 410c50 <ferror@plt+0xe520>
  410c44:	mov	x8, xzr
  410c48:	stur	x8, [x29, #-8]
  410c4c:	b	410c94 <ferror@plt+0xe564>
  410c50:	adrp	x8, 437000 <ferror@plt+0x348d0>
  410c54:	add	x8, x8, #0x450
  410c58:	ldr	x2, [x8]
  410c5c:	add	x8, sp, #0xa
  410c60:	add	x3, x8, #0x82
  410c64:	mov	x0, sp
  410c68:	adrp	x1, 424000 <ferror@plt+0x218d0>
  410c6c:	add	x1, x1, #0xc9c
  410c70:	bl	402200 <asprintf@plt>
  410c74:	cmp	w0, #0x0
  410c78:	cset	w9, ge  // ge = tcont
  410c7c:	tbnz	w9, #0, 410c8c <ferror@plt+0xe55c>
  410c80:	mov	x8, xzr
  410c84:	stur	x8, [x29, #-8]
  410c88:	b	410c94 <ferror@plt+0xe564>
  410c8c:	ldr	x8, [sp]
  410c90:	stur	x8, [x29, #-8]
  410c94:	ldur	x0, [x29, #-8]
  410c98:	ldr	x28, [sp, #432]
  410c9c:	ldp	x29, x30, [sp, #416]
  410ca0:	add	sp, sp, #0x1c0
  410ca4:	ret
  410ca8:	sub	sp, sp, #0x10
  410cac:	str	x0, [sp, #8]
  410cb0:	str	w1, [sp, #4]
  410cb4:	ldr	x8, [sp, #8]
  410cb8:	cbnz	x8, 410cc0 <ferror@plt+0xe590>
  410cbc:	b	410ccc <ferror@plt+0xe59c>
  410cc0:	ldr	w8, [sp, #4]
  410cc4:	ldr	x9, [sp, #8]
  410cc8:	str	w8, [x9, #4]
  410ccc:	add	sp, sp, #0x10
  410cd0:	ret
  410cd4:	sub	sp, sp, #0x30
  410cd8:	stp	x29, x30, [sp, #32]
  410cdc:	add	x29, sp, #0x20
  410ce0:	mov	w2, #0xa                   	// #10
  410ce4:	add	x1, sp, #0x8
  410ce8:	str	x0, [sp, #16]
  410cec:	ldr	x0, [sp, #16]
  410cf0:	bl	4024b0 <strtol@plt>
  410cf4:	str	w0, [sp, #4]
  410cf8:	ldr	x8, [sp, #8]
  410cfc:	ldrb	w9, [x8]
  410d00:	cbz	w9, 410d20 <ferror@plt+0xe5f0>
  410d04:	bl	402490 <__ctype_b_loc@plt>
  410d08:	ldr	x8, [x0]
  410d0c:	ldr	x9, [sp, #8]
  410d10:	ldrb	w10, [x9]
  410d14:	ldrh	w10, [x8, w10, sxtw #1]
  410d18:	and	w10, w10, #0x2000
  410d1c:	cbz	w10, 410d2c <ferror@plt+0xe5fc>
  410d20:	ldr	w8, [sp, #4]
  410d24:	stur	w8, [x29, #-4]
  410d28:	b	410d9c <ferror@plt+0xe66c>
  410d2c:	ldr	x0, [sp, #16]
  410d30:	adrp	x1, 424000 <ferror@plt+0x218d0>
  410d34:	add	x1, x1, #0xcaf
  410d38:	mov	x2, #0x3                   	// #3
  410d3c:	bl	4022a0 <strncmp@plt>
  410d40:	cbnz	w0, 410d50 <ferror@plt+0xe620>
  410d44:	mov	w8, #0x3                   	// #3
  410d48:	stur	w8, [x29, #-4]
  410d4c:	b	410d9c <ferror@plt+0xe66c>
  410d50:	ldr	x0, [sp, #16]
  410d54:	adrp	x1, 425000 <ferror@plt+0x228d0>
  410d58:	add	x1, x1, #0x926
  410d5c:	mov	x2, #0x4                   	// #4
  410d60:	bl	4022a0 <strncmp@plt>
  410d64:	cbnz	w0, 410d74 <ferror@plt+0xe644>
  410d68:	mov	w8, #0x6                   	// #6
  410d6c:	stur	w8, [x29, #-4]
  410d70:	b	410d9c <ferror@plt+0xe66c>
  410d74:	ldr	x0, [sp, #16]
  410d78:	adrp	x1, 424000 <ferror@plt+0x218d0>
  410d7c:	add	x1, x1, #0xcb3
  410d80:	mov	x2, #0x5                   	// #5
  410d84:	bl	4022a0 <strncmp@plt>
  410d88:	cbnz	w0, 410d98 <ferror@plt+0xe668>
  410d8c:	mov	w8, #0x7                   	// #7
  410d90:	stur	w8, [x29, #-4]
  410d94:	b	410d9c <ferror@plt+0xe66c>
  410d98:	stur	wzr, [x29, #-4]
  410d9c:	ldur	w0, [x29, #-4]
  410da0:	ldp	x29, x30, [sp, #32]
  410da4:	add	sp, sp, #0x30
  410da8:	ret
  410dac:	sub	sp, sp, #0x10
  410db0:	str	x0, [sp]
  410db4:	ldr	x8, [sp]
  410db8:	cbnz	x8, 410dc8 <ferror@plt+0xe698>
  410dbc:	mov	w8, #0xffffffff            	// #-1
  410dc0:	str	w8, [sp, #12]
  410dc4:	b	410dd4 <ferror@plt+0xe6a4>
  410dc8:	ldr	x8, [sp]
  410dcc:	ldr	w9, [x8, #4]
  410dd0:	str	w9, [sp, #12]
  410dd4:	ldr	w0, [sp, #12]
  410dd8:	add	sp, sp, #0x10
  410ddc:	ret
  410de0:	sub	sp, sp, #0x10
  410de4:	str	x0, [sp]
  410de8:	ldr	x8, [sp]
  410dec:	cbnz	x8, 410dfc <ferror@plt+0xe6cc>
  410df0:	mov	x8, xzr
  410df4:	str	x8, [sp, #8]
  410df8:	b	410e14 <ferror@plt+0xe6e4>
  410dfc:	ldr	x8, [sp]
  410e00:	ldr	w9, [x8]
  410e04:	add	w9, w9, #0x1
  410e08:	str	w9, [x8]
  410e0c:	ldr	x8, [sp]
  410e10:	str	x8, [sp, #8]
  410e14:	ldr	x0, [sp, #8]
  410e18:	add	sp, sp, #0x10
  410e1c:	ret
  410e20:	sub	sp, sp, #0x20
  410e24:	stp	x29, x30, [sp, #16]
  410e28:	add	x29, sp, #0x10
  410e2c:	str	x0, [sp]
  410e30:	ldr	x8, [sp]
  410e34:	cbnz	x8, 410e44 <ferror@plt+0xe714>
  410e38:	mov	x8, xzr
  410e3c:	str	x8, [sp, #8]
  410e40:	b	410ef0 <ferror@plt+0xe7c0>
  410e44:	ldr	x8, [sp]
  410e48:	ldr	w9, [x8]
  410e4c:	subs	w9, w9, #0x1
  410e50:	str	w9, [x8]
  410e54:	cmp	w9, #0x0
  410e58:	cset	w9, le
  410e5c:	tbnz	w9, #0, 410e6c <ferror@plt+0xe73c>
  410e60:	ldr	x8, [sp]
  410e64:	str	x8, [sp, #8]
  410e68:	b	410ef0 <ferror@plt+0xe7c0>
  410e6c:	ldr	x0, [sp]
  410e70:	bl	410dac <ferror@plt+0xe67c>
  410e74:	cmp	w0, #0x6
  410e78:	b.lt	410ea8 <ferror@plt+0xe778>  // b.tstop
  410e7c:	ldr	x0, [sp]
  410e80:	ldr	x6, [sp]
  410e84:	mov	w1, #0x6                   	// #6
  410e88:	adrp	x2, 424000 <ferror@plt+0x218d0>
  410e8c:	add	x2, x2, #0x992
  410e90:	mov	w3, #0x14b                 	// #331
  410e94:	adrp	x4, 424000 <ferror@plt+0x218d0>
  410e98:	add	x4, x4, #0xa06
  410e9c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  410ea0:	add	x5, x5, #0xa11
  410ea4:	bl	410850 <ferror@plt+0xe120>
  410ea8:	ldr	x0, [sp]
  410eac:	bl	410f00 <ferror@plt+0xe7d0>
  410eb0:	ldr	x8, [sp]
  410eb4:	ldr	x0, [x8, #48]
  410eb8:	bl	40eb68 <ferror@plt+0xc438>
  410ebc:	ldr	x8, [sp]
  410ec0:	ldr	x0, [x8, #32]
  410ec4:	bl	4024e0 <free@plt>
  410ec8:	ldr	x8, [sp]
  410ecc:	ldr	x8, [x8, #40]
  410ed0:	cbz	x8, 410ee0 <ferror@plt+0xe7b0>
  410ed4:	ldr	x8, [sp]
  410ed8:	ldr	x0, [x8, #40]
  410edc:	bl	412af4 <ferror@plt+0x103c4>
  410ee0:	ldr	x0, [sp]
  410ee4:	bl	4024e0 <free@plt>
  410ee8:	mov	x8, xzr
  410eec:	str	x8, [sp, #8]
  410ef0:	ldr	x0, [sp, #8]
  410ef4:	ldp	x29, x30, [sp, #16]
  410ef8:	add	sp, sp, #0x20
  410efc:	ret
  410f00:	sub	sp, sp, #0x30
  410f04:	stp	x29, x30, [sp, #32]
  410f08:	add	x29, sp, #0x20
  410f0c:	stur	x0, [x29, #-8]
  410f10:	ldur	x8, [x29, #-8]
  410f14:	cbnz	x8, 410f1c <ferror@plt+0xe7ec>
  410f18:	b	410fb0 <ferror@plt+0xe880>
  410f1c:	str	xzr, [sp, #16]
  410f20:	ldr	x8, [sp, #16]
  410f24:	cmp	x8, #0x4
  410f28:	b.cs	410fb0 <ferror@plt+0xe880>  // b.hs, b.nlast
  410f2c:	ldur	x8, [x29, #-8]
  410f30:	add	x8, x8, #0x38
  410f34:	ldr	x9, [sp, #16]
  410f38:	mov	x10, #0x8                   	// #8
  410f3c:	mul	x9, x10, x9
  410f40:	add	x8, x8, x9
  410f44:	ldr	x8, [x8]
  410f48:	cbz	x8, 410fa0 <ferror@plt+0xe870>
  410f4c:	ldur	x8, [x29, #-8]
  410f50:	add	x8, x8, #0x38
  410f54:	ldr	x9, [sp, #16]
  410f58:	mov	x10, #0x8                   	// #8
  410f5c:	mul	x9, x10, x9
  410f60:	add	x8, x8, x9
  410f64:	ldr	x0, [x8]
  410f68:	str	x10, [sp, #8]
  410f6c:	bl	415dc4 <ferror@plt+0x13694>
  410f70:	ldur	x8, [x29, #-8]
  410f74:	add	x8, x8, #0x38
  410f78:	ldr	x9, [sp, #16]
  410f7c:	ldr	x10, [sp, #8]
  410f80:	mul	x9, x10, x9
  410f84:	add	x8, x8, x9
  410f88:	mov	x9, xzr
  410f8c:	str	x9, [x8]
  410f90:	ldur	x8, [x29, #-8]
  410f94:	add	x8, x8, #0x58
  410f98:	ldr	x11, [sp, #16]
  410f9c:	str	x9, [x8, x11, lsl #3]
  410fa0:	ldr	x8, [sp, #16]
  410fa4:	add	x8, x8, #0x1
  410fa8:	str	x8, [sp, #16]
  410fac:	b	410f20 <ferror@plt+0xe7f0>
  410fb0:	ldp	x29, x30, [sp, #32]
  410fb4:	add	sp, sp, #0x30
  410fb8:	ret
  410fbc:	sub	sp, sp, #0x30
  410fc0:	stp	x29, x30, [sp, #32]
  410fc4:	add	x29, sp, #0x20
  410fc8:	stur	x0, [x29, #-8]
  410fcc:	str	x1, [sp, #16]
  410fd0:	str	x2, [sp, #8]
  410fd4:	ldur	x8, [x29, #-8]
  410fd8:	cbnz	x8, 410fe0 <ferror@plt+0xe8b0>
  410fdc:	b	411034 <ferror@plt+0xe904>
  410fe0:	ldr	x8, [sp, #16]
  410fe4:	ldur	x9, [x29, #-8]
  410fe8:	str	x8, [x9, #8]
  410fec:	ldr	x8, [sp, #8]
  410ff0:	ldur	x9, [x29, #-8]
  410ff4:	str	x8, [x9, #16]
  410ff8:	ldur	x0, [x29, #-8]
  410ffc:	bl	410dac <ferror@plt+0xe67c>
  411000:	cmp	w0, #0x6
  411004:	b.lt	411034 <ferror@plt+0xe904>  // b.tstop
  411008:	ldur	x0, [x29, #-8]
  41100c:	ldr	x6, [sp, #16]
  411010:	mov	w1, #0x6                   	// #6
  411014:	adrp	x2, 424000 <ferror@plt+0x218d0>
  411018:	add	x2, x2, #0x992
  41101c:	mov	w3, #0x16c                 	// #364
  411020:	adrp	x4, 424000 <ferror@plt+0x218d0>
  411024:	add	x4, x4, #0xa26
  411028:	adrp	x5, 424000 <ferror@plt+0x218d0>
  41102c:	add	x5, x5, #0xa36
  411030:	bl	410850 <ferror@plt+0xe120>
  411034:	ldp	x29, x30, [sp, #32]
  411038:	add	sp, sp, #0x30
  41103c:	ret
  411040:	sub	sp, sp, #0x40
  411044:	stp	x29, x30, [sp, #48]
  411048:	add	x29, sp, #0x30
  41104c:	adrp	x8, 424000 <ferror@plt+0x218d0>
  411050:	add	x8, x8, #0xa5d
  411054:	str	x0, [sp, #24]
  411058:	str	x1, [sp, #16]
  41105c:	ldr	x9, [sp, #24]
  411060:	ldr	x0, [x9, #48]
  411064:	ldr	x1, [sp, #16]
  411068:	str	x8, [sp]
  41106c:	bl	40f2d0 <ferror@plt+0xcba0>
  411070:	str	x0, [sp, #8]
  411074:	ldr	x8, [sp, #24]
  411078:	stur	x8, [x29, #-8]
  41107c:	ldr	x8, [sp]
  411080:	stur	x8, [x29, #-16]
  411084:	ldr	x0, [sp, #8]
  411088:	ldp	x29, x30, [sp, #48]
  41108c:	add	sp, sp, #0x40
  411090:	ret
  411094:	sub	sp, sp, #0x40
  411098:	stp	x29, x30, [sp, #48]
  41109c:	add	x29, sp, #0x30
  4110a0:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4110a4:	add	x8, x8, #0xa7c
  4110a8:	str	x0, [sp, #24]
  4110ac:	str	x1, [sp, #16]
  4110b0:	str	x2, [sp, #8]
  4110b4:	ldr	x9, [sp, #24]
  4110b8:	stur	x9, [x29, #-8]
  4110bc:	stur	x8, [x29, #-16]
  4110c0:	ldr	x8, [sp, #24]
  4110c4:	ldr	x0, [x8, #48]
  4110c8:	ldr	x1, [sp, #8]
  4110cc:	ldr	x2, [sp, #16]
  4110d0:	bl	40ec5c <ferror@plt+0xc52c>
  4110d4:	ldp	x29, x30, [sp, #48]
  4110d8:	add	sp, sp, #0x40
  4110dc:	ret
  4110e0:	sub	sp, sp, #0x40
  4110e4:	stp	x29, x30, [sp, #48]
  4110e8:	add	x29, sp, #0x30
  4110ec:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4110f0:	add	x8, x8, #0xa8d
  4110f4:	str	x0, [sp, #24]
  4110f8:	str	x1, [sp, #16]
  4110fc:	str	x2, [sp, #8]
  411100:	ldr	x9, [sp, #24]
  411104:	stur	x9, [x29, #-8]
  411108:	stur	x8, [x29, #-16]
  41110c:	ldr	x8, [sp, #24]
  411110:	ldr	x0, [x8, #48]
  411114:	ldr	x1, [sp, #8]
  411118:	bl	40f40c <ferror@plt+0xccdc>
  41111c:	ldp	x29, x30, [sp, #48]
  411120:	add	sp, sp, #0x40
  411124:	ret
  411128:	sub	sp, sp, #0x30
  41112c:	stp	x29, x30, [sp, #32]
  411130:	add	x29, sp, #0x20
  411134:	adrp	x8, 423000 <ferror@plt+0x208d0>
  411138:	add	x8, x8, #0xf1d
  41113c:	mov	x9, #0x7                   	// #7
  411140:	str	x0, [sp, #16]
  411144:	str	x1, [sp, #8]
  411148:	str	x2, [sp]
  41114c:	ldr	x0, [sp, #8]
  411150:	mov	x1, x8
  411154:	mov	x2, x9
  411158:	bl	4022a0 <strncmp@plt>
  41115c:	cbz	w0, 411168 <ferror@plt+0xea38>
  411160:	stur	wzr, [x29, #-4]
  411164:	b	411180 <ferror@plt+0xea50>
  411168:	ldr	x0, [sp, #16]
  41116c:	ldr	x2, [sp, #8]
  411170:	ldr	x3, [sp]
  411174:	mov	w1, #0x2                   	// #2
  411178:	bl	411190 <ferror@plt+0xea60>
  41117c:	stur	w0, [x29, #-4]
  411180:	ldur	w0, [x29, #-4]
  411184:	ldp	x29, x30, [sp, #32]
  411188:	add	sp, sp, #0x30
  41118c:	ret
  411190:	stp	x29, x30, [sp, #-32]!
  411194:	str	x28, [sp, #16]
  411198:	mov	x29, sp
  41119c:	sub	sp, sp, #0x1, lsl #12
  4111a0:	sub	sp, sp, #0xa0
  4111a4:	stur	x0, [x29, #-48]
  4111a8:	stur	w1, [x29, #-52]
  4111ac:	stur	x2, [x29, #-64]
  4111b0:	stur	x3, [x29, #-72]
  4111b4:	stur	wzr, [x29, #-80]
  4111b8:	ldur	x8, [x29, #-48]
  4111bc:	add	x8, x8, #0x38
  4111c0:	ldur	w9, [x29, #-52]
  4111c4:	mov	w10, w9
  4111c8:	mov	x11, #0x8                   	// #8
  4111cc:	mul	x10, x11, x10
  4111d0:	add	x8, x8, x10
  4111d4:	ldr	x8, [x8]
  4111d8:	cbz	x8, 411220 <ferror@plt+0xeaf0>
  4111dc:	ldur	x8, [x29, #-48]
  4111e0:	stur	x8, [x29, #-24]
  4111e4:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4111e8:	add	x8, x8, #0xce9
  4111ec:	stur	x8, [x29, #-32]
  4111f0:	ldur	x8, [x29, #-48]
  4111f4:	add	x8, x8, #0x38
  4111f8:	ldur	w9, [x29, #-52]
  4111fc:	mov	w10, w9
  411200:	mov	x11, #0x8                   	// #8
  411204:	mul	x10, x11, x10
  411208:	add	x8, x8, x10
  41120c:	ldr	x0, [x8]
  411210:	ldur	x1, [x29, #-64]
  411214:	bl	4161c4 <ferror@plt+0x13a94>
  411218:	stur	x0, [x29, #-96]
  41121c:	b	4112b4 <ferror@plt+0xeb84>
  411220:	ldur	x8, [x29, #-48]
  411224:	ldr	x3, [x8, #32]
  411228:	ldur	w9, [x29, #-52]
  41122c:	mov	w8, w9
  411230:	mov	x10, #0x10                  	// #16
  411234:	mul	x8, x10, x8
  411238:	adrp	x10, 437000 <ferror@plt+0x348d0>
  41123c:	add	x10, x10, #0x410
  411240:	add	x8, x10, x8
  411244:	ldr	x4, [x8]
  411248:	add	x8, sp, #0x38
  41124c:	mov	x0, x8
  411250:	mov	x1, #0x1000                	// #4096
  411254:	adrp	x2, 424000 <ferror@plt+0x218d0>
  411258:	add	x2, x2, #0xb6c
  41125c:	str	x8, [sp, #40]
  411260:	bl	402230 <snprintf@plt>
  411264:	ldur	x8, [x29, #-48]
  411268:	stur	x8, [x29, #-8]
  41126c:	adrp	x8, 424000 <ferror@plt+0x218d0>
  411270:	add	x8, x8, #0xd0c
  411274:	stur	x8, [x29, #-16]
  411278:	ldr	x8, [sp, #40]
  41127c:	mov	x0, x8
  411280:	bl	415270 <ferror@plt+0x12b40>
  411284:	stur	x0, [x29, #-88]
  411288:	ldur	x8, [x29, #-88]
  41128c:	cbnz	x8, 41129c <ferror@plt+0xeb6c>
  411290:	mov	w8, #0xffffffda            	// #-38
  411294:	stur	w8, [x29, #-36]
  411298:	b	4113e8 <ferror@plt+0xecb8>
  41129c:	ldur	x0, [x29, #-88]
  4112a0:	ldur	x1, [x29, #-64]
  4112a4:	bl	4157b0 <ferror@plt+0x13080>
  4112a8:	stur	x0, [x29, #-96]
  4112ac:	ldur	x0, [x29, #-88]
  4112b0:	bl	4153c8 <ferror@plt+0x12c98>
  4112b4:	ldur	x8, [x29, #-96]
  4112b8:	stur	x8, [x29, #-104]
  4112bc:	ldur	x8, [x29, #-104]
  4112c0:	cbz	x8, 4113ac <ferror@plt+0xec7c>
  4112c4:	ldur	x0, [x29, #-48]
  4112c8:	ldur	x1, [x29, #-64]
  4112cc:	ldur	x8, [x29, #-104]
  4112d0:	add	x2, x8, #0x10
  4112d4:	add	x3, sp, #0x30
  4112d8:	bl	417be0 <ferror@plt+0x154b0>
  4112dc:	stur	w0, [x29, #-76]
  4112e0:	ldur	w9, [x29, #-76]
  4112e4:	cmp	w9, #0x0
  4112e8:	cset	w9, ge  // ge = tcont
  4112ec:	tbnz	w9, #0, 411378 <ferror@plt+0xec48>
  4112f0:	ldur	x0, [x29, #-48]
  4112f4:	bl	410dac <ferror@plt+0xe67c>
  4112f8:	cmp	w0, #0x3
  4112fc:	b.lt	411374 <ferror@plt+0xec44>  // b.tstop
  411300:	ldur	x0, [x29, #-48]
  411304:	ldur	x6, [x29, #-64]
  411308:	ldur	x8, [x29, #-104]
  41130c:	add	x7, x8, #0x10
  411310:	ldur	w9, [x29, #-76]
  411314:	mov	w10, wzr
  411318:	subs	w9, w10, w9
  41131c:	str	x0, [sp, #32]
  411320:	mov	w0, w9
  411324:	str	x6, [sp, #24]
  411328:	str	x7, [sp, #16]
  41132c:	bl	402370 <strerror@plt>
  411330:	ldr	x8, [sp, #32]
  411334:	str	x0, [sp, #8]
  411338:	mov	x0, x8
  41133c:	mov	w1, #0x3                   	// #3
  411340:	adrp	x2, 424000 <ferror@plt+0x218d0>
  411344:	add	x2, x2, #0x992
  411348:	mov	w3, #0x1cb                 	// #459
  41134c:	adrp	x4, 424000 <ferror@plt+0x218d0>
  411350:	add	x4, x4, #0xd1d
  411354:	adrp	x5, 424000 <ferror@plt+0x218d0>
  411358:	add	x5, x5, #0xd3e
  41135c:	ldr	x6, [sp, #24]
  411360:	ldr	x7, [sp, #16]
  411364:	mov	x11, sp
  411368:	ldr	x12, [sp, #8]
  41136c:	str	x12, [x11]
  411370:	bl	410850 <ferror@plt+0xe120>
  411374:	b	4113c0 <ferror@plt+0xec90>
  411378:	ldur	x8, [x29, #-72]
  41137c:	ldr	x0, [x8]
  411380:	ldr	x1, [sp, #48]
  411384:	bl	412308 <ferror@plt+0xfbd8>
  411388:	ldur	x8, [x29, #-72]
  41138c:	str	x0, [x8]
  411390:	ldur	w9, [x29, #-80]
  411394:	add	w9, w9, #0x1
  411398:	stur	w9, [x29, #-80]
  41139c:	ldur	x8, [x29, #-104]
  4113a0:	ldr	x8, [x8]
  4113a4:	stur	x8, [x29, #-104]
  4113a8:	b	4112bc <ferror@plt+0xeb8c>
  4113ac:	ldur	x0, [x29, #-96]
  4113b0:	bl	41522c <ferror@plt+0x12afc>
  4113b4:	ldur	w8, [x29, #-80]
  4113b8:	stur	w8, [x29, #-36]
  4113bc:	b	4113e8 <ferror@plt+0xecb8>
  4113c0:	ldur	x8, [x29, #-72]
  4113c4:	ldr	x0, [x8]
  4113c8:	ldur	w1, [x29, #-80]
  4113cc:	bl	41284c <ferror@plt+0x1011c>
  4113d0:	ldur	x8, [x29, #-72]
  4113d4:	str	x0, [x8]
  4113d8:	ldur	x0, [x29, #-96]
  4113dc:	bl	41522c <ferror@plt+0x12afc>
  4113e0:	ldur	w9, [x29, #-76]
  4113e4:	stur	w9, [x29, #-36]
  4113e8:	ldur	w0, [x29, #-36]
  4113ec:	add	sp, sp, #0x1, lsl #12
  4113f0:	add	sp, sp, #0xa0
  4113f4:	ldr	x28, [sp, #16]
  4113f8:	ldp	x29, x30, [sp], #32
  4113fc:	ret
  411400:	sub	sp, sp, #0x30
  411404:	stp	x29, x30, [sp, #32]
  411408:	add	x29, sp, #0x20
  41140c:	mov	w8, #0x1                   	// #1
  411410:	stur	x0, [x29, #-8]
  411414:	str	x1, [sp, #16]
  411418:	str	x2, [sp, #8]
  41141c:	ldur	x0, [x29, #-8]
  411420:	ldr	x2, [sp, #16]
  411424:	ldr	x3, [sp, #8]
  411428:	mov	w1, w8
  41142c:	bl	411190 <ferror@plt+0xea60>
  411430:	ldp	x29, x30, [sp, #32]
  411434:	add	sp, sp, #0x30
  411438:	ret
  41143c:	sub	sp, sp, #0x60
  411440:	stp	x29, x30, [sp, #80]
  411444:	add	x29, sp, #0x50
  411448:	stur	x0, [x29, #-8]
  41144c:	stur	x1, [x29, #-16]
  411450:	stur	x2, [x29, #-24]
  411454:	stur	wzr, [x29, #-36]
  411458:	ldur	x8, [x29, #-24]
  41145c:	ldr	x8, [x8]
  411460:	cbnz	x8, 411468 <ferror@plt+0xed38>
  411464:	b	411488 <ferror@plt+0xed58>
  411468:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41146c:	add	x0, x0, #0xab8
  411470:	adrp	x1, 424000 <ferror@plt+0x218d0>
  411474:	add	x1, x1, #0x992
  411478:	mov	w2, #0x213                 	// #531
  41147c:	adrp	x3, 424000 <ferror@plt+0x218d0>
  411480:	add	x3, x3, #0xa9e
  411484:	bl	402670 <__assert_fail@plt>
  411488:	ldur	x0, [x29, #-8]
  41148c:	ldur	x1, [x29, #-16]
  411490:	bl	411588 <ferror@plt+0xee58>
  411494:	stur	x0, [x29, #-32]
  411498:	ldur	x8, [x29, #-32]
  41149c:	cbz	x8, 411570 <ferror@plt+0xee40>
  4114a0:	ldur	x0, [x29, #-8]
  4114a4:	ldur	x1, [x29, #-16]
  4114a8:	add	x2, sp, #0x20
  4114ac:	bl	41795c <ferror@plt+0x1522c>
  4114b0:	stur	w0, [x29, #-36]
  4114b4:	ldur	w8, [x29, #-36]
  4114b8:	cmp	w8, #0x0
  4114bc:	cset	w8, ge  // ge = tcont
  4114c0:	tbnz	w8, #0, 411534 <ferror@plt+0xee04>
  4114c4:	ldur	x0, [x29, #-8]
  4114c8:	bl	410dac <ferror@plt+0xe67c>
  4114cc:	cmp	w0, #0x3
  4114d0:	b.lt	411530 <ferror@plt+0xee00>  // b.tstop
  4114d4:	ldur	x0, [x29, #-8]
  4114d8:	ldur	x6, [x29, #-16]
  4114dc:	ldur	w8, [x29, #-36]
  4114e0:	mov	w9, wzr
  4114e4:	subs	w8, w9, w8
  4114e8:	str	x0, [sp, #24]
  4114ec:	mov	w0, w8
  4114f0:	str	x6, [sp, #16]
  4114f4:	bl	402370 <strerror@plt>
  4114f8:	ldr	x10, [sp, #24]
  4114fc:	str	x0, [sp, #8]
  411500:	mov	x0, x10
  411504:	mov	w1, #0x3                   	// #3
  411508:	adrp	x2, 424000 <ferror@plt+0x218d0>
  41150c:	add	x2, x2, #0x992
  411510:	mov	w3, #0x21c                 	// #540
  411514:	adrp	x4, 424000 <ferror@plt+0x218d0>
  411518:	add	x4, x4, #0xafc
  41151c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  411520:	add	x5, x5, #0xb20
  411524:	ldr	x6, [sp, #16]
  411528:	ldr	x7, [sp, #8]
  41152c:	bl	410850 <ferror@plt+0xe120>
  411530:	b	411570 <ferror@plt+0xee40>
  411534:	ldr	x0, [sp, #32]
  411538:	mov	w8, #0x1                   	// #1
  41153c:	and	w1, w8, #0x1
  411540:	bl	417878 <ferror@plt+0x15148>
  411544:	ldur	x9, [x29, #-24]
  411548:	ldr	x0, [x9]
  41154c:	ldr	x1, [sp, #32]
  411550:	bl	412308 <ferror@plt+0xfbd8>
  411554:	ldur	x9, [x29, #-24]
  411558:	str	x0, [x9]
  41155c:	ldur	x9, [x29, #-24]
  411560:	ldr	x9, [x9]
  411564:	cbnz	x9, 411570 <ferror@plt+0xee40>
  411568:	mov	w8, #0xfffffff4            	// #-12
  41156c:	stur	w8, [x29, #-36]
  411570:	ldur	x0, [x29, #-32]
  411574:	bl	4024e0 <free@plt>
  411578:	ldur	w0, [x29, #-36]
  41157c:	ldp	x29, x30, [sp, #80]
  411580:	add	sp, sp, #0x60
  411584:	ret
  411588:	stp	x29, x30, [sp, #-32]!
  41158c:	str	x28, [sp, #16]
  411590:	mov	x29, sp
  411594:	sub	sp, sp, #0x1, lsl #12
  411598:	sub	sp, sp, #0x70
  41159c:	adrp	x8, 437000 <ferror@plt+0x348d0>
  4115a0:	add	x8, x8, #0x410
  4115a4:	stur	x0, [x29, #-64]
  4115a8:	stur	x1, [x29, #-72]
  4115ac:	ldur	x9, [x29, #-64]
  4115b0:	ldr	x9, [x9, #80]
  4115b4:	str	x8, [sp, #16]
  4115b8:	cbz	x9, 4115e8 <ferror@plt+0xeeb8>
  4115bc:	ldur	x8, [x29, #-64]
  4115c0:	stur	x8, [x29, #-40]
  4115c4:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4115c8:	add	x8, x8, #0xb4a
  4115cc:	stur	x8, [x29, #-48]
  4115d0:	ldur	x8, [x29, #-64]
  4115d4:	ldr	x0, [x8, #80]
  4115d8:	ldur	x1, [x29, #-72]
  4115dc:	bl	416024 <ferror@plt+0x138f4>
  4115e0:	stur	x0, [x29, #-80]
  4115e4:	b	411678 <ferror@plt+0xef48>
  4115e8:	ldur	x8, [x29, #-64]
  4115ec:	ldr	x3, [x8, #32]
  4115f0:	ldr	x8, [sp, #16]
  4115f4:	ldr	x4, [x8, #48]
  4115f8:	add	x9, sp, #0x18
  4115fc:	mov	x0, x9
  411600:	mov	x1, #0x1000                	// #4096
  411604:	adrp	x2, 424000 <ferror@plt+0x218d0>
  411608:	add	x2, x2, #0xb6c
  41160c:	str	x9, [sp, #8]
  411610:	bl	402230 <snprintf@plt>
  411614:	ldur	x8, [x29, #-64]
  411618:	stur	x8, [x29, #-8]
  41161c:	adrp	x8, 424000 <ferror@plt+0x218d0>
  411620:	add	x8, x8, #0xb76
  411624:	stur	x8, [x29, #-16]
  411628:	ldr	x8, [sp, #8]
  41162c:	mov	x0, x8
  411630:	bl	415270 <ferror@plt+0x12b40>
  411634:	stur	x0, [x29, #-88]
  411638:	ldur	x8, [x29, #-88]
  41163c:	cbnz	x8, 411660 <ferror@plt+0xef30>
  411640:	ldur	x8, [x29, #-64]
  411644:	stur	x8, [x29, #-24]
  411648:	adrp	x8, 424000 <ferror@plt+0x218d0>
  41164c:	add	x8, x8, #0xd74
  411650:	stur	x8, [x29, #-32]
  411654:	mov	x8, xzr
  411658:	stur	x8, [x29, #-56]
  41165c:	b	411680 <ferror@plt+0xef50>
  411660:	ldur	x0, [x29, #-88]
  411664:	ldur	x1, [x29, #-72]
  411668:	bl	415618 <ferror@plt+0x12ee8>
  41166c:	stur	x0, [x29, #-80]
  411670:	ldur	x0, [x29, #-88]
  411674:	bl	4153c8 <ferror@plt+0x12c98>
  411678:	ldur	x8, [x29, #-80]
  41167c:	stur	x8, [x29, #-56]
  411680:	ldur	x0, [x29, #-56]
  411684:	add	sp, sp, #0x1, lsl #12
  411688:	add	sp, sp, #0x70
  41168c:	ldr	x28, [sp, #16]
  411690:	ldp	x29, x30, [sp], #32
  411694:	ret
  411698:	sub	sp, sp, #0x40
  41169c:	stp	x29, x30, [sp, #48]
  4116a0:	add	x29, sp, #0x30
  4116a4:	add	x8, sp, #0x18
  4116a8:	stur	x0, [x29, #-8]
  4116ac:	stur	x1, [x29, #-16]
  4116b0:	ldur	x0, [x29, #-8]
  4116b4:	ldur	x1, [x29, #-16]
  4116b8:	str	x8, [sp, #16]
  4116bc:	bl	411588 <ferror@plt+0xee58>
  4116c0:	str	x0, [sp, #24]
  4116c4:	ldr	x8, [sp, #24]
  4116c8:	cmp	x8, #0x0
  4116cc:	cset	w9, ne  // ne = any
  4116d0:	ldr	x0, [sp, #16]
  4116d4:	str	w9, [sp, #12]
  4116d8:	bl	4116f0 <ferror@plt+0xefc0>
  4116dc:	ldr	w9, [sp, #12]
  4116e0:	and	w0, w9, #0x1
  4116e4:	ldp	x29, x30, [sp, #48]
  4116e8:	add	sp, sp, #0x40
  4116ec:	ret
  4116f0:	sub	sp, sp, #0x20
  4116f4:	stp	x29, x30, [sp, #16]
  4116f8:	add	x29, sp, #0x10
  4116fc:	str	x0, [sp, #8]
  411700:	ldr	x8, [sp, #8]
  411704:	ldr	x0, [x8]
  411708:	bl	4024e0 <free@plt>
  41170c:	ldp	x29, x30, [sp, #16]
  411710:	add	sp, sp, #0x20
  411714:	ret
  411718:	stp	x29, x30, [sp, #-32]!
  41171c:	str	x28, [sp, #16]
  411720:	mov	x29, sp
  411724:	sub	sp, sp, #0x1, lsl #12
  411728:	sub	sp, sp, #0x60
  41172c:	stur	x0, [x29, #-64]
  411730:	stur	x1, [x29, #-72]
  411734:	ldur	x8, [x29, #-64]
  411738:	ldr	x8, [x8, #56]
  41173c:	cbz	x8, 41176c <ferror@plt+0xf03c>
  411740:	ldur	x8, [x29, #-64]
  411744:	stur	x8, [x29, #-40]
  411748:	adrp	x8, 424000 <ferror@plt+0x218d0>
  41174c:	add	x8, x8, #0xb4a
  411750:	stur	x8, [x29, #-48]
  411754:	ldur	x8, [x29, #-64]
  411758:	ldr	x0, [x8, #56]
  41175c:	ldur	x1, [x29, #-72]
  411760:	bl	416024 <ferror@plt+0x138f4>
  411764:	stur	x0, [x29, #-56]
  411768:	b	411808 <ferror@plt+0xf0d8>
  41176c:	ldur	x8, [x29, #-64]
  411770:	ldr	x3, [x8, #32]
  411774:	adrp	x8, 437000 <ferror@plt+0x348d0>
  411778:	add	x8, x8, #0x410
  41177c:	ldr	x4, [x8]
  411780:	add	x8, sp, #0x10
  411784:	mov	x0, x8
  411788:	mov	x1, #0x1000                	// #4096
  41178c:	adrp	x2, 424000 <ferror@plt+0x218d0>
  411790:	add	x2, x2, #0xb6c
  411794:	str	x8, [sp]
  411798:	bl	402230 <snprintf@plt>
  41179c:	ldur	x8, [x29, #-64]
  4117a0:	stur	x8, [x29, #-8]
  4117a4:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4117a8:	add	x8, x8, #0xb76
  4117ac:	stur	x8, [x29, #-16]
  4117b0:	ldr	x8, [sp]
  4117b4:	mov	x0, x8
  4117b8:	bl	415270 <ferror@plt+0x12b40>
  4117bc:	stur	x0, [x29, #-80]
  4117c0:	ldur	x8, [x29, #-80]
  4117c4:	cbnz	x8, 4117e8 <ferror@plt+0xf0b8>
  4117c8:	ldur	x8, [x29, #-64]
  4117cc:	stur	x8, [x29, #-24]
  4117d0:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4117d4:	add	x8, x8, #0xb8a
  4117d8:	stur	x8, [x29, #-32]
  4117dc:	mov	x8, xzr
  4117e0:	stur	x8, [x29, #-56]
  4117e4:	b	411808 <ferror@plt+0xf0d8>
  4117e8:	ldur	x0, [x29, #-80]
  4117ec:	ldur	x1, [x29, #-72]
  4117f0:	bl	415618 <ferror@plt+0x12ee8>
  4117f4:	str	x0, [sp, #8]
  4117f8:	ldur	x0, [x29, #-80]
  4117fc:	bl	4153c8 <ferror@plt+0x12c98>
  411800:	ldr	x8, [sp, #8]
  411804:	stur	x8, [x29, #-56]
  411808:	ldur	x0, [x29, #-56]
  41180c:	add	sp, sp, #0x1, lsl #12
  411810:	add	sp, sp, #0x60
  411814:	ldr	x28, [sp, #16]
  411818:	ldp	x29, x30, [sp], #32
  41181c:	ret
  411820:	sub	sp, sp, #0x60
  411824:	stp	x29, x30, [sp, #80]
  411828:	add	x29, sp, #0x50
  41182c:	mov	w8, #0x3a                  	// #58
  411830:	stur	x0, [x29, #-16]
  411834:	stur	x1, [x29, #-24]
  411838:	stur	x2, [x29, #-32]
  41183c:	str	wzr, [sp, #36]
  411840:	ldur	x0, [x29, #-24]
  411844:	mov	w1, w8
  411848:	bl	402510 <strchr@plt>
  41184c:	cbz	x0, 411858 <ferror@plt+0xf128>
  411850:	stur	wzr, [x29, #-4]
  411854:	b	411938 <ferror@plt+0xf208>
  411858:	ldur	x0, [x29, #-16]
  41185c:	ldur	x1, [x29, #-24]
  411860:	bl	411718 <ferror@plt+0xefe8>
  411864:	str	x0, [sp, #40]
  411868:	ldr	x8, [sp, #40]
  41186c:	cbz	x8, 411928 <ferror@plt+0xf1f8>
  411870:	ldur	x0, [x29, #-16]
  411874:	ldur	x1, [x29, #-24]
  411878:	add	x2, sp, #0x18
  41187c:	bl	41795c <ferror@plt+0x1522c>
  411880:	str	w0, [sp, #36]
  411884:	ldr	w8, [sp, #36]
  411888:	cmp	w8, #0x0
  41188c:	cset	w8, ge  // ge = tcont
  411890:	tbnz	w8, #0, 411904 <ferror@plt+0xf1d4>
  411894:	ldur	x0, [x29, #-16]
  411898:	bl	410dac <ferror@plt+0xe67c>
  41189c:	cmp	w0, #0x3
  4118a0:	b.lt	411900 <ferror@plt+0xf1d0>  // b.tstop
  4118a4:	ldur	x0, [x29, #-16]
  4118a8:	ldur	x6, [x29, #-24]
  4118ac:	ldr	w8, [sp, #36]
  4118b0:	mov	w9, wzr
  4118b4:	subs	w8, w9, w8
  4118b8:	str	x0, [sp, #16]
  4118bc:	mov	w0, w8
  4118c0:	str	x6, [sp, #8]
  4118c4:	bl	402370 <strerror@plt>
  4118c8:	ldr	x10, [sp, #16]
  4118cc:	str	x0, [sp]
  4118d0:	mov	x0, x10
  4118d4:	mov	w1, #0x3                   	// #3
  4118d8:	adrp	x2, 424000 <ferror@plt+0x218d0>
  4118dc:	add	x2, x2, #0x992
  4118e0:	mov	w3, #0x268                 	// #616
  4118e4:	adrp	x4, 424000 <ferror@plt+0x218d0>
  4118e8:	add	x4, x4, #0xbab
  4118ec:	adrp	x5, 424000 <ferror@plt+0x218d0>
  4118f0:	add	x5, x5, #0xb20
  4118f4:	ldr	x6, [sp, #8]
  4118f8:	ldr	x7, [sp]
  4118fc:	bl	410850 <ferror@plt+0xe120>
  411900:	b	411928 <ferror@plt+0xf1f8>
  411904:	ldur	x8, [x29, #-32]
  411908:	ldr	x0, [x8]
  41190c:	ldr	x1, [sp, #24]
  411910:	bl	412308 <ferror@plt+0xfbd8>
  411914:	ldur	x8, [x29, #-32]
  411918:	str	x0, [x8]
  41191c:	ldr	x0, [sp, #24]
  411920:	ldr	x1, [sp, #40]
  411924:	bl	417148 <ferror@plt+0x14a18>
  411928:	ldr	x0, [sp, #40]
  41192c:	bl	4024e0 <free@plt>
  411930:	ldr	w8, [sp, #36]
  411934:	stur	w8, [x29, #-4]
  411938:	ldur	w0, [x29, #-4]
  41193c:	ldp	x29, x30, [sp, #80]
  411940:	add	sp, sp, #0x60
  411944:	ret
  411948:	sub	sp, sp, #0xa0
  41194c:	stp	x29, x30, [sp, #144]
  411950:	add	x29, sp, #0x90
  411954:	stur	x0, [x29, #-16]
  411958:	stur	x1, [x29, #-24]
  41195c:	stur	x2, [x29, #-32]
  411960:	ldur	x8, [x29, #-16]
  411964:	ldr	x8, [x8, #40]
  411968:	stur	x8, [x29, #-40]
  41196c:	stur	wzr, [x29, #-56]
  411970:	ldur	x8, [x29, #-40]
  411974:	ldr	x8, [x8, #8]
  411978:	cbnz	x8, 411988 <ferror@plt+0xf258>
  41197c:	mov	x8, xzr
  411980:	str	x8, [sp, #56]
  411984:	b	411994 <ferror@plt+0xf264>
  411988:	ldur	x8, [x29, #-40]
  41198c:	ldr	x8, [x8, #8]
  411990:	str	x8, [sp, #56]
  411994:	ldr	x8, [sp, #56]
  411998:	stur	x8, [x29, #-48]
  41199c:	ldur	x8, [x29, #-48]
  4119a0:	cbz	x8, 411ae0 <ferror@plt+0xf3b0>
  4119a4:	ldur	x0, [x29, #-48]
  4119a8:	bl	412988 <ferror@plt+0x10258>
  4119ac:	stur	x0, [x29, #-64]
  4119b0:	ldur	x0, [x29, #-48]
  4119b4:	bl	4129ac <ferror@plt+0x1027c>
  4119b8:	str	x0, [sp, #72]
  4119bc:	ldur	x0, [x29, #-64]
  4119c0:	ldur	x1, [x29, #-24]
  4119c4:	mov	w8, wzr
  4119c8:	mov	w2, w8
  4119cc:	bl	402550 <fnmatch@plt>
  4119d0:	cbnz	w0, 411aa4 <ferror@plt+0xf374>
  4119d4:	ldur	x0, [x29, #-16]
  4119d8:	ldur	x1, [x29, #-64]
  4119dc:	ldr	x2, [sp, #72]
  4119e0:	add	x3, sp, #0x40
  4119e4:	bl	417be0 <ferror@plt+0x154b0>
  4119e8:	stur	w0, [x29, #-52]
  4119ec:	ldur	w8, [x29, #-52]
  4119f0:	cmp	w8, #0x0
  4119f4:	cset	w8, ge  // ge = tcont
  4119f8:	tbnz	w8, #0, 411a80 <ferror@plt+0xf350>
  4119fc:	ldur	x0, [x29, #-16]
  411a00:	bl	410dac <ferror@plt+0xe67c>
  411a04:	cmp	w0, #0x3
  411a08:	b.lt	411a7c <ferror@plt+0xf34c>  // b.tstop
  411a0c:	ldur	x0, [x29, #-16]
  411a10:	ldur	x6, [x29, #-24]
  411a14:	ldr	x7, [sp, #72]
  411a18:	ldur	w8, [x29, #-52]
  411a1c:	mov	w9, wzr
  411a20:	subs	w8, w9, w8
  411a24:	str	x0, [sp, #48]
  411a28:	mov	w0, w8
  411a2c:	str	x6, [sp, #40]
  411a30:	str	x7, [sp, #32]
  411a34:	bl	402370 <strerror@plt>
  411a38:	ldr	x10, [sp, #48]
  411a3c:	str	x0, [sp, #24]
  411a40:	mov	x0, x10
  411a44:	mov	w1, #0x3                   	// #3
  411a48:	adrp	x2, 424000 <ferror@plt+0x218d0>
  411a4c:	add	x2, x2, #0x992
  411a50:	mov	w3, #0x288                 	// #648
  411a54:	adrp	x4, 424000 <ferror@plt+0x218d0>
  411a58:	add	x4, x4, #0xbce
  411a5c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  411a60:	add	x5, x5, #0xbec
  411a64:	ldr	x6, [sp, #40]
  411a68:	ldr	x7, [sp, #32]
  411a6c:	mov	x11, sp
  411a70:	ldr	x12, [sp, #24]
  411a74:	str	x12, [x11]
  411a78:	bl	410850 <ferror@plt+0xe120>
  411a7c:	b	411aec <ferror@plt+0xf3bc>
  411a80:	ldur	x8, [x29, #-32]
  411a84:	ldr	x0, [x8]
  411a88:	ldr	x1, [sp, #64]
  411a8c:	bl	412308 <ferror@plt+0xfbd8>
  411a90:	ldur	x8, [x29, #-32]
  411a94:	str	x0, [x8]
  411a98:	ldur	w9, [x29, #-56]
  411a9c:	add	w9, w9, #0x1
  411aa0:	stur	w9, [x29, #-56]
  411aa4:	ldur	x8, [x29, #-48]
  411aa8:	ldr	x8, [x8]
  411aac:	ldur	x9, [x29, #-40]
  411ab0:	ldr	x9, [x9, #8]
  411ab4:	cmp	x8, x9
  411ab8:	b.ne	411ac8 <ferror@plt+0xf398>  // b.any
  411abc:	mov	x8, xzr
  411ac0:	str	x8, [sp, #16]
  411ac4:	b	411ad4 <ferror@plt+0xf3a4>
  411ac8:	ldur	x8, [x29, #-48]
  411acc:	ldr	x8, [x8]
  411ad0:	str	x8, [sp, #16]
  411ad4:	ldr	x8, [sp, #16]
  411ad8:	stur	x8, [x29, #-48]
  411adc:	b	41199c <ferror@plt+0xf26c>
  411ae0:	ldur	w8, [x29, #-56]
  411ae4:	stur	w8, [x29, #-4]
  411ae8:	b	411b0c <ferror@plt+0xf3dc>
  411aec:	ldur	x8, [x29, #-32]
  411af0:	ldr	x0, [x8]
  411af4:	ldur	w1, [x29, #-56]
  411af8:	bl	41284c <ferror@plt+0x1011c>
  411afc:	ldur	x8, [x29, #-32]
  411b00:	str	x0, [x8]
  411b04:	ldur	w9, [x29, #-52]
  411b08:	stur	w9, [x29, #-4]
  411b0c:	ldur	w0, [x29, #-4]
  411b10:	ldp	x29, x30, [sp, #144]
  411b14:	add	sp, sp, #0xa0
  411b18:	ret
  411b1c:	sub	sp, sp, #0xe0
  411b20:	stp	x29, x30, [sp, #208]
  411b24:	add	x29, sp, #0xd0
  411b28:	adrp	x8, 424000 <ferror@plt+0x218d0>
  411b2c:	add	x8, x8, #0x992
  411b30:	adrp	x9, 424000 <ferror@plt+0x218d0>
  411b34:	add	x9, x9, #0xc21
  411b38:	stur	x0, [x29, #-16]
  411b3c:	stur	x1, [x29, #-24]
  411b40:	stur	x2, [x29, #-32]
  411b44:	ldur	x10, [x29, #-16]
  411b48:	ldr	x10, [x10, #40]
  411b4c:	stur	x10, [x29, #-40]
  411b50:	stur	wzr, [x29, #-64]
  411b54:	ldur	x10, [x29, #-40]
  411b58:	ldr	x10, [x10, #40]
  411b5c:	str	x8, [sp, #88]
  411b60:	str	x9, [sp, #80]
  411b64:	cbnz	x10, 411b74 <ferror@plt+0xf444>
  411b68:	mov	x8, xzr
  411b6c:	str	x8, [sp, #72]
  411b70:	b	411b80 <ferror@plt+0xf450>
  411b74:	ldur	x8, [x29, #-40]
  411b78:	ldr	x8, [x8, #40]
  411b7c:	str	x8, [sp, #72]
  411b80:	ldr	x8, [sp, #72]
  411b84:	stur	x8, [x29, #-48]
  411b88:	ldur	x8, [x29, #-48]
  411b8c:	cbz	x8, 411d04 <ferror@plt+0xf5d4>
  411b90:	ldur	x0, [x29, #-48]
  411b94:	bl	412a3c <ferror@plt+0x1030c>
  411b98:	stur	x0, [x29, #-72]
  411b9c:	ldur	x0, [x29, #-72]
  411ba0:	ldur	x1, [x29, #-24]
  411ba4:	bl	402470 <strcmp@plt>
  411ba8:	cbnz	w0, 411cc8 <ferror@plt+0xf598>
  411bac:	ldur	x0, [x29, #-48]
  411bb0:	bl	412a18 <ferror@plt+0x102e8>
  411bb4:	stur	x0, [x29, #-80]
  411bb8:	ldur	x0, [x29, #-16]
  411bbc:	ldur	x1, [x29, #-72]
  411bc0:	sub	x2, x29, #0x58
  411bc4:	bl	41795c <ferror@plt+0x1522c>
  411bc8:	stur	w0, [x29, #-60]
  411bcc:	ldur	w8, [x29, #-60]
  411bd0:	cmp	w8, #0x0
  411bd4:	cset	w8, ge  // ge = tcont
  411bd8:	tbnz	w8, #0, 411c4c <ferror@plt+0xf51c>
  411bdc:	ldur	x0, [x29, #-16]
  411be0:	bl	410dac <ferror@plt+0xe67c>
  411be4:	cmp	w0, #0x3
  411be8:	b.lt	411c40 <ferror@plt+0xf510>  // b.tstop
  411bec:	ldur	x0, [x29, #-16]
  411bf0:	ldur	x6, [x29, #-72]
  411bf4:	ldur	w8, [x29, #-60]
  411bf8:	mov	w9, wzr
  411bfc:	subs	w8, w9, w8
  411c00:	str	x0, [sp, #64]
  411c04:	mov	w0, w8
  411c08:	str	x6, [sp, #56]
  411c0c:	bl	402370 <strerror@plt>
  411c10:	ldr	x10, [sp, #64]
  411c14:	str	x0, [sp, #48]
  411c18:	mov	x0, x10
  411c1c:	mov	w1, #0x3                   	// #3
  411c20:	ldr	x2, [sp, #88]
  411c24:	mov	w3, #0x2a9                 	// #681
  411c28:	ldr	x4, [sp, #80]
  411c2c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  411c30:	add	x5, x5, #0xb20
  411c34:	ldr	x6, [sp, #56]
  411c38:	ldr	x7, [sp, #48]
  411c3c:	bl	410850 <ferror@plt+0xe120>
  411c40:	ldur	w8, [x29, #-60]
  411c44:	stur	w8, [x29, #-4]
  411c48:	b	411ec8 <ferror@plt+0xf798>
  411c4c:	ldur	x8, [x29, #-32]
  411c50:	ldr	x0, [x8]
  411c54:	ldur	x1, [x29, #-88]
  411c58:	bl	412308 <ferror@plt+0xfbd8>
  411c5c:	stur	x0, [x29, #-56]
  411c60:	ldur	x8, [x29, #-56]
  411c64:	cbnz	x8, 411ca4 <ferror@plt+0xf574>
  411c68:	ldur	x0, [x29, #-16]
  411c6c:	bl	410dac <ferror@plt+0xe67c>
  411c70:	cmp	w0, #0x3
  411c74:	b.lt	411c98 <ferror@plt+0xf568>  // b.tstop
  411c78:	ldur	x0, [x29, #-16]
  411c7c:	mov	w1, #0x3                   	// #3
  411c80:	ldr	x2, [sp, #88]
  411c84:	mov	w3, #0x2af                 	// #687
  411c88:	ldr	x4, [sp, #80]
  411c8c:	adrp	x5, 423000 <ferror@plt+0x208d0>
  411c90:	add	x5, x5, #0x5a6
  411c94:	bl	410850 <ferror@plt+0xe120>
  411c98:	mov	w8, #0xfffffff4            	// #-12
  411c9c:	stur	w8, [x29, #-4]
  411ca0:	b	411ec8 <ferror@plt+0xf798>
  411ca4:	ldur	x8, [x29, #-56]
  411ca8:	ldur	x9, [x29, #-32]
  411cac:	str	x8, [x9]
  411cb0:	mov	w10, #0x1                   	// #1
  411cb4:	stur	w10, [x29, #-64]
  411cb8:	ldur	x0, [x29, #-88]
  411cbc:	ldur	x1, [x29, #-80]
  411cc0:	bl	4198d0 <ferror@plt+0x171a0>
  411cc4:	b	411d04 <ferror@plt+0xf5d4>
  411cc8:	ldur	x8, [x29, #-48]
  411ccc:	ldr	x8, [x8]
  411cd0:	ldur	x9, [x29, #-40]
  411cd4:	ldr	x9, [x9, #40]
  411cd8:	cmp	x8, x9
  411cdc:	b.ne	411cec <ferror@plt+0xf5bc>  // b.any
  411ce0:	mov	x8, xzr
  411ce4:	str	x8, [sp, #40]
  411ce8:	b	411cf8 <ferror@plt+0xf5c8>
  411cec:	ldur	x8, [x29, #-48]
  411cf0:	ldr	x8, [x8]
  411cf4:	str	x8, [sp, #40]
  411cf8:	ldr	x8, [sp, #40]
  411cfc:	stur	x8, [x29, #-48]
  411d00:	b	411b88 <ferror@plt+0xf458>
  411d04:	ldur	w8, [x29, #-64]
  411d08:	cbz	w8, 411d18 <ferror@plt+0xf5e8>
  411d0c:	ldur	w8, [x29, #-64]
  411d10:	stur	w8, [x29, #-4]
  411d14:	b	411ec8 <ferror@plt+0xf798>
  411d18:	ldur	x8, [x29, #-40]
  411d1c:	ldr	x8, [x8, #32]
  411d20:	cbnz	x8, 411d30 <ferror@plt+0xf600>
  411d24:	mov	x8, xzr
  411d28:	str	x8, [sp, #32]
  411d2c:	b	411d3c <ferror@plt+0xf60c>
  411d30:	ldur	x8, [x29, #-40]
  411d34:	ldr	x8, [x8, #32]
  411d38:	str	x8, [sp, #32]
  411d3c:	ldr	x8, [sp, #32]
  411d40:	stur	x8, [x29, #-48]
  411d44:	ldur	x8, [x29, #-48]
  411d48:	cbz	x8, 411ec0 <ferror@plt+0xf790>
  411d4c:	ldur	x0, [x29, #-48]
  411d50:	bl	412a3c <ferror@plt+0x1030c>
  411d54:	stur	x0, [x29, #-96]
  411d58:	ldur	x0, [x29, #-96]
  411d5c:	ldur	x1, [x29, #-24]
  411d60:	bl	402470 <strcmp@plt>
  411d64:	cbnz	w0, 411e84 <ferror@plt+0xf754>
  411d68:	ldur	x0, [x29, #-48]
  411d6c:	bl	412a18 <ferror@plt+0x102e8>
  411d70:	str	x0, [sp, #104]
  411d74:	ldur	x0, [x29, #-16]
  411d78:	ldur	x1, [x29, #-96]
  411d7c:	add	x2, sp, #0x60
  411d80:	bl	41795c <ferror@plt+0x1522c>
  411d84:	stur	w0, [x29, #-60]
  411d88:	ldur	w8, [x29, #-60]
  411d8c:	cmp	w8, #0x0
  411d90:	cset	w8, ge  // ge = tcont
  411d94:	tbnz	w8, #0, 411e08 <ferror@plt+0xf6d8>
  411d98:	ldur	x0, [x29, #-16]
  411d9c:	bl	410dac <ferror@plt+0xe67c>
  411da0:	cmp	w0, #0x3
  411da4:	b.lt	411dfc <ferror@plt+0xf6cc>  // b.tstop
  411da8:	ldur	x0, [x29, #-16]
  411dac:	ldur	x6, [x29, #-96]
  411db0:	ldur	w8, [x29, #-60]
  411db4:	mov	w9, wzr
  411db8:	subs	w8, w9, w8
  411dbc:	str	x0, [sp, #24]
  411dc0:	mov	w0, w8
  411dc4:	str	x6, [sp, #16]
  411dc8:	bl	402370 <strerror@plt>
  411dcc:	ldr	x10, [sp, #24]
  411dd0:	str	x0, [sp, #8]
  411dd4:	mov	x0, x10
  411dd8:	mov	w1, #0x3                   	// #3
  411ddc:	ldr	x2, [sp, #88]
  411de0:	mov	w3, #0x2cd                 	// #717
  411de4:	ldr	x4, [sp, #80]
  411de8:	adrp	x5, 424000 <ferror@plt+0x218d0>
  411dec:	add	x5, x5, #0xb20
  411df0:	ldr	x6, [sp, #16]
  411df4:	ldr	x7, [sp, #8]
  411df8:	bl	410850 <ferror@plt+0xe120>
  411dfc:	ldur	w8, [x29, #-60]
  411e00:	stur	w8, [x29, #-4]
  411e04:	b	411ec8 <ferror@plt+0xf798>
  411e08:	ldur	x8, [x29, #-32]
  411e0c:	ldr	x0, [x8]
  411e10:	ldr	x1, [sp, #96]
  411e14:	bl	412308 <ferror@plt+0xfbd8>
  411e18:	stur	x0, [x29, #-56]
  411e1c:	ldur	x8, [x29, #-56]
  411e20:	cbnz	x8, 411e60 <ferror@plt+0xf730>
  411e24:	ldur	x0, [x29, #-16]
  411e28:	bl	410dac <ferror@plt+0xe67c>
  411e2c:	cmp	w0, #0x3
  411e30:	b.lt	411e54 <ferror@plt+0xf724>  // b.tstop
  411e34:	ldur	x0, [x29, #-16]
  411e38:	mov	w1, #0x3                   	// #3
  411e3c:	ldr	x2, [sp, #88]
  411e40:	mov	w3, #0x2d3                 	// #723
  411e44:	ldr	x4, [sp, #80]
  411e48:	adrp	x5, 423000 <ferror@plt+0x208d0>
  411e4c:	add	x5, x5, #0x5a6
  411e50:	bl	410850 <ferror@plt+0xe120>
  411e54:	mov	w8, #0xfffffff4            	// #-12
  411e58:	stur	w8, [x29, #-4]
  411e5c:	b	411ec8 <ferror@plt+0xf798>
  411e60:	ldur	x8, [x29, #-56]
  411e64:	ldur	x9, [x29, #-32]
  411e68:	str	x8, [x9]
  411e6c:	mov	w10, #0x1                   	// #1
  411e70:	stur	w10, [x29, #-64]
  411e74:	ldr	x0, [sp, #96]
  411e78:	ldr	x1, [sp, #104]
  411e7c:	bl	419cf0 <ferror@plt+0x175c0>
  411e80:	b	411ec0 <ferror@plt+0xf790>
  411e84:	ldur	x8, [x29, #-48]
  411e88:	ldr	x8, [x8]
  411e8c:	ldur	x9, [x29, #-40]
  411e90:	ldr	x9, [x9, #32]
  411e94:	cmp	x8, x9
  411e98:	b.ne	411ea8 <ferror@plt+0xf778>  // b.any
  411e9c:	mov	x8, xzr
  411ea0:	str	x8, [sp]
  411ea4:	b	411eb4 <ferror@plt+0xf784>
  411ea8:	ldur	x8, [x29, #-48]
  411eac:	ldr	x8, [x8]
  411eb0:	str	x8, [sp]
  411eb4:	ldr	x8, [sp]
  411eb8:	stur	x8, [x29, #-48]
  411ebc:	b	411d44 <ferror@plt+0xf614>
  411ec0:	ldur	w8, [x29, #-64]
  411ec4:	stur	w8, [x29, #-4]
  411ec8:	ldur	w0, [x29, #-4]
  411ecc:	ldp	x29, x30, [sp, #208]
  411ed0:	add	sp, sp, #0xe0
  411ed4:	ret
  411ed8:	sub	sp, sp, #0x40
  411edc:	stp	x29, x30, [sp, #48]
  411ee0:	add	x29, sp, #0x30
  411ee4:	add	x8, sp, #0x10
  411ee8:	stur	x0, [x29, #-8]
  411eec:	and	w9, w1, #0x1
  411ef0:	sturb	w9, [x29, #-9]
  411ef4:	ldur	x10, [x29, #-8]
  411ef8:	ldr	x0, [x10, #48]
  411efc:	mov	x1, x8
  411f00:	bl	40f648 <ferror@plt+0xcf18>
  411f04:	add	x0, sp, #0x10
  411f08:	mov	x8, xzr
  411f0c:	mov	x1, x8
  411f10:	add	x2, sp, #0x8
  411f14:	bl	40f67c <ferror@plt+0xcf4c>
  411f18:	tbnz	w0, #0, 411f20 <ferror@plt+0xf7f0>
  411f1c:	b	411f34 <ferror@plt+0xf804>
  411f20:	ldr	x0, [sp, #8]
  411f24:	ldurb	w8, [x29, #-9]
  411f28:	and	w1, w8, #0x1
  411f2c:	bl	417840 <ferror@plt+0x15110>
  411f30:	b	411f04 <ferror@plt+0xf7d4>
  411f34:	ldp	x29, x30, [sp, #48]
  411f38:	add	sp, sp, #0x40
  411f3c:	ret
  411f40:	sub	sp, sp, #0x40
  411f44:	stp	x29, x30, [sp, #48]
  411f48:	add	x29, sp, #0x30
  411f4c:	add	x8, sp, #0x10
  411f50:	stur	x0, [x29, #-8]
  411f54:	and	w9, w1, #0x1
  411f58:	sturb	w9, [x29, #-9]
  411f5c:	ldur	x10, [x29, #-8]
  411f60:	ldr	x0, [x10, #48]
  411f64:	mov	x1, x8
  411f68:	bl	40f648 <ferror@plt+0xcf18>
  411f6c:	add	x0, sp, #0x10
  411f70:	mov	x8, xzr
  411f74:	mov	x1, x8
  411f78:	add	x2, sp, #0x8
  411f7c:	bl	40f67c <ferror@plt+0xcf4c>
  411f80:	tbnz	w0, #0, 411f88 <ferror@plt+0xf858>
  411f84:	b	411f9c <ferror@plt+0xf86c>
  411f88:	ldr	x0, [sp, #8]
  411f8c:	ldurb	w8, [x29, #-9]
  411f90:	and	w1, w8, #0x1
  411f94:	bl	4178ac <ferror@plt+0x1517c>
  411f98:	b	411f6c <ferror@plt+0xf83c>
  411f9c:	ldp	x29, x30, [sp, #48]
  411fa0:	add	sp, sp, #0x40
  411fa4:	ret
  411fa8:	stp	x29, x30, [sp, #-32]!
  411fac:	str	x28, [sp, #16]
  411fb0:	mov	x29, sp
  411fb4:	sub	sp, sp, #0x1, lsl #12
  411fb8:	sub	sp, sp, #0x30
  411fbc:	stur	x0, [x29, #-16]
  411fc0:	ldur	x8, [x29, #-16]
  411fc4:	cbnz	x8, 411fd4 <ferror@plt+0xf8a4>
  411fc8:	mov	w8, #0xfffffffe            	// #-2
  411fcc:	stur	w8, [x29, #-4]
  411fd0:	b	41212c <ferror@plt+0xf9fc>
  411fd4:	stur	xzr, [x29, #-24]
  411fd8:	ldur	x8, [x29, #-24]
  411fdc:	cmp	x8, #0x4
  411fe0:	b.cs	412114 <ferror@plt+0xf9e4>  // b.hs, b.nlast
  411fe4:	ldur	x8, [x29, #-16]
  411fe8:	add	x8, x8, #0x38
  411fec:	ldur	x9, [x29, #-24]
  411ff0:	mov	x10, #0x8                   	// #8
  411ff4:	mul	x9, x10, x9
  411ff8:	add	x8, x8, x9
  411ffc:	ldr	x8, [x8]
  412000:	cbz	x8, 41205c <ferror@plt+0xf92c>
  412004:	ldur	x0, [x29, #-16]
  412008:	bl	410dac <ferror@plt+0xe67c>
  41200c:	cmp	w0, #0x6
  412010:	b.lt	412058 <ferror@plt+0xf928>  // b.tstop
  412014:	ldur	x0, [x29, #-16]
  412018:	ldur	x8, [x29, #-24]
  41201c:	mov	x9, #0x10                  	// #16
  412020:	mul	x8, x9, x8
  412024:	adrp	x9, 437000 <ferror@plt+0x348d0>
  412028:	add	x9, x9, #0x410
  41202c:	add	x8, x9, x8
  412030:	ldr	x6, [x8]
  412034:	mov	w1, #0x6                   	// #6
  412038:	adrp	x2, 424000 <ferror@plt+0x218d0>
  41203c:	add	x2, x2, #0x992
  412040:	mov	w3, #0x34e                 	// #846
  412044:	adrp	x4, 424000 <ferror@plt+0x218d0>
  412048:	add	x4, x4, #0xc41
  41204c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  412050:	add	x5, x5, #0xc55
  412054:	bl	410850 <ferror@plt+0xe120>
  412058:	b	412104 <ferror@plt+0xf9d4>
  41205c:	ldur	x8, [x29, #-16]
  412060:	ldr	x3, [x8, #32]
  412064:	ldur	x8, [x29, #-24]
  412068:	mov	x9, #0x10                  	// #16
  41206c:	mul	x8, x9, x8
  412070:	adrp	x9, 437000 <ferror@plt+0x348d0>
  412074:	add	x9, x9, #0x410
  412078:	add	x8, x9, x8
  41207c:	ldr	x4, [x8]
  412080:	add	x8, sp, #0x18
  412084:	mov	x0, x8
  412088:	mov	x1, #0x1000                	// #4096
  41208c:	adrp	x2, 424000 <ferror@plt+0x218d0>
  412090:	add	x2, x2, #0xb6c
  412094:	str	x8, [sp, #16]
  412098:	bl	402230 <snprintf@plt>
  41209c:	ldur	x8, [x29, #-16]
  4120a0:	ldur	x9, [x29, #-16]
  4120a4:	add	x9, x9, #0x58
  4120a8:	ldur	x10, [x29, #-24]
  4120ac:	mov	x11, #0x8                   	// #8
  4120b0:	mul	x10, x11, x10
  4120b4:	add	x2, x9, x10
  4120b8:	mov	x0, x8
  4120bc:	ldr	x1, [sp, #16]
  4120c0:	str	x11, [sp, #8]
  4120c4:	bl	415a8c <ferror@plt+0x1335c>
  4120c8:	ldur	x8, [x29, #-16]
  4120cc:	add	x8, x8, #0x38
  4120d0:	ldur	x9, [x29, #-24]
  4120d4:	ldr	x10, [sp, #8]
  4120d8:	mul	x9, x10, x9
  4120dc:	add	x8, x8, x9
  4120e0:	str	x0, [x8]
  4120e4:	ldur	x8, [x29, #-16]
  4120e8:	add	x8, x8, #0x38
  4120ec:	ldur	x9, [x29, #-24]
  4120f0:	mul	x9, x10, x9
  4120f4:	add	x8, x8, x9
  4120f8:	ldr	x8, [x8]
  4120fc:	cbnz	x8, 412104 <ferror@plt+0xf9d4>
  412100:	b	41211c <ferror@plt+0xf9ec>
  412104:	ldur	x8, [x29, #-24]
  412108:	add	x8, x8, #0x1
  41210c:	stur	x8, [x29, #-24]
  412110:	b	411fd8 <ferror@plt+0xf8a8>
  412114:	stur	wzr, [x29, #-4]
  412118:	b	41212c <ferror@plt+0xf9fc>
  41211c:	ldur	x0, [x29, #-16]
  412120:	bl	410f00 <ferror@plt+0xe7d0>
  412124:	mov	w8, #0xfffffff4            	// #-12
  412128:	stur	w8, [x29, #-4]
  41212c:	ldur	w0, [x29, #-4]
  412130:	add	sp, sp, #0x1, lsl #12
  412134:	add	sp, sp, #0x30
  412138:	ldr	x28, [sp, #16]
  41213c:	ldp	x29, x30, [sp], #32
  412140:	ret
  412144:	stp	x29, x30, [sp, #-32]!
  412148:	str	x28, [sp, #16]
  41214c:	mov	x29, sp
  412150:	sub	sp, sp, #0x1, lsl #12
  412154:	sub	sp, sp, #0x50
  412158:	adrp	x8, 437000 <ferror@plt+0x348d0>
  41215c:	add	x8, x8, #0x410
  412160:	stur	x0, [x29, #-48]
  412164:	stur	w1, [x29, #-52]
  412168:	stur	w2, [x29, #-56]
  41216c:	ldur	x9, [x29, #-48]
  412170:	str	x8, [sp, #8]
  412174:	cbnz	x9, 412184 <ferror@plt+0xfa54>
  412178:	mov	w8, #0xffffffda            	// #-38
  41217c:	stur	w8, [x29, #-36]
  412180:	b	4122d8 <ferror@plt+0xfba8>
  412184:	ldur	w8, [x29, #-52]
  412188:	cmp	w8, #0x0
  41218c:	cset	w8, cc  // cc = lo, ul, last
  412190:	tbnz	w8, #0, 4121a0 <ferror@plt+0xfa70>
  412194:	ldur	w8, [x29, #-52]
  412198:	cmp	w8, #0x4
  41219c:	b.cc	4121ac <ferror@plt+0xfa7c>  // b.lo, b.ul, b.last
  4121a0:	mov	w8, #0xfffffffe            	// #-2
  4121a4:	stur	w8, [x29, #-36]
  4121a8:	b	4122d8 <ferror@plt+0xfba8>
  4121ac:	ldur	x8, [x29, #-48]
  4121b0:	add	x8, x8, #0x38
  4121b4:	ldur	w9, [x29, #-52]
  4121b8:	mov	w10, w9
  4121bc:	mov	x11, #0x8                   	// #8
  4121c0:	mul	x10, x11, x10
  4121c4:	add	x8, x8, x10
  4121c8:	ldr	x8, [x8]
  4121cc:	cbz	x8, 41222c <ferror@plt+0xfafc>
  4121d0:	ldur	x8, [x29, #-48]
  4121d4:	mov	x9, #0x10                  	// #16
  4121d8:	stur	x8, [x29, #-24]
  4121dc:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4121e0:	add	x8, x8, #0xc6e
  4121e4:	stur	x8, [x29, #-32]
  4121e8:	ldur	x8, [x29, #-48]
  4121ec:	add	x8, x8, #0x38
  4121f0:	ldur	w10, [x29, #-52]
  4121f4:	mov	w11, w10
  4121f8:	mov	x12, #0x8                   	// #8
  4121fc:	mul	x11, x12, x11
  412200:	add	x8, x8, x11
  412204:	ldr	x0, [x8]
  412208:	ldur	w1, [x29, #-56]
  41220c:	ldur	w10, [x29, #-52]
  412210:	mov	w8, w10
  412214:	mul	x8, x9, x8
  412218:	ldr	x9, [sp, #8]
  41221c:	add	x8, x9, x8
  412220:	ldr	x2, [x8, #8]
  412224:	bl	415e00 <ferror@plt+0x136d0>
  412228:	b	4122d4 <ferror@plt+0xfba4>
  41222c:	ldur	x8, [x29, #-48]
  412230:	ldr	x3, [x8, #32]
  412234:	ldur	w9, [x29, #-52]
  412238:	mov	w8, w9
  41223c:	mov	x10, #0x10                  	// #16
  412240:	mul	x8, x10, x8
  412244:	ldr	x10, [sp, #8]
  412248:	add	x8, x10, x8
  41224c:	ldr	x4, [x8]
  412250:	add	x8, sp, #0x18
  412254:	mov	x0, x8
  412258:	mov	x1, #0x1000                	// #4096
  41225c:	adrp	x2, 424000 <ferror@plt+0x218d0>
  412260:	add	x2, x2, #0xb6c
  412264:	str	x8, [sp]
  412268:	bl	402230 <snprintf@plt>
  41226c:	ldur	x8, [x29, #-48]
  412270:	stur	x8, [x29, #-8]
  412274:	adrp	x8, 424000 <ferror@plt+0x218d0>
  412278:	add	x8, x8, #0xc85
  41227c:	stur	x8, [x29, #-16]
  412280:	ldr	x8, [sp]
  412284:	mov	x0, x8
  412288:	bl	415270 <ferror@plt+0x12b40>
  41228c:	str	x0, [sp, #16]
  412290:	ldr	x8, [sp, #16]
  412294:	cbnz	x8, 4122a4 <ferror@plt+0xfb74>
  412298:	mov	w8, #0xffffffda            	// #-38
  41229c:	stur	w8, [x29, #-36]
  4122a0:	b	4122d8 <ferror@plt+0xfba8>
  4122a4:	ldr	x0, [sp, #16]
  4122a8:	ldur	w1, [x29, #-56]
  4122ac:	ldur	w8, [x29, #-52]
  4122b0:	mov	w9, w8
  4122b4:	mov	x10, #0x10                  	// #16
  4122b8:	mul	x9, x10, x9
  4122bc:	ldr	x10, [sp, #8]
  4122c0:	add	x9, x10, x9
  4122c4:	ldr	x2, [x9, #8]
  4122c8:	bl	4153fc <ferror@plt+0x12ccc>
  4122cc:	ldr	x0, [sp, #16]
  4122d0:	bl	4153c8 <ferror@plt+0x12c98>
  4122d4:	stur	wzr, [x29, #-36]
  4122d8:	ldur	w0, [x29, #-36]
  4122dc:	add	sp, sp, #0x1, lsl #12
  4122e0:	add	sp, sp, #0x50
  4122e4:	ldr	x28, [sp, #16]
  4122e8:	ldp	x29, x30, [sp], #32
  4122ec:	ret
  4122f0:	sub	sp, sp, #0x10
  4122f4:	str	x0, [sp, #8]
  4122f8:	ldr	x8, [sp, #8]
  4122fc:	ldr	x0, [x8, #40]
  412300:	add	sp, sp, #0x10
  412304:	ret
  412308:	sub	sp, sp, #0x40
  41230c:	stp	x29, x30, [sp, #48]
  412310:	add	x29, sp, #0x30
  412314:	mov	x8, #0x18                  	// #24
  412318:	stur	x0, [x29, #-16]
  41231c:	str	x1, [sp, #24]
  412320:	mov	x0, x8
  412324:	bl	402280 <malloc@plt>
  412328:	str	x0, [sp, #16]
  41232c:	ldr	x8, [sp, #16]
  412330:	cbnz	x8, 412340 <ferror@plt+0xfc10>
  412334:	mov	x8, xzr
  412338:	stur	x8, [x29, #-8]
  41233c:	b	41239c <ferror@plt+0xfc6c>
  412340:	ldr	x8, [sp, #24]
  412344:	ldr	x9, [sp, #16]
  412348:	str	x8, [x9, #16]
  41234c:	ldur	x8, [x29, #-16]
  412350:	cbz	x8, 412360 <ferror@plt+0xfc30>
  412354:	ldur	x8, [x29, #-16]
  412358:	str	x8, [sp, #8]
  41235c:	b	412368 <ferror@plt+0xfc38>
  412360:	mov	x8, xzr
  412364:	str	x8, [sp, #8]
  412368:	ldr	x8, [sp, #8]
  41236c:	ldr	x1, [sp, #16]
  412370:	mov	x0, x8
  412374:	bl	4123ac <ferror@plt+0xfc7c>
  412378:	ldur	x8, [x29, #-16]
  41237c:	cbz	x8, 41238c <ferror@plt+0xfc5c>
  412380:	ldur	x8, [x29, #-16]
  412384:	str	x8, [sp]
  412388:	b	412394 <ferror@plt+0xfc64>
  41238c:	ldr	x8, [sp, #16]
  412390:	str	x8, [sp]
  412394:	ldr	x8, [sp]
  412398:	stur	x8, [x29, #-8]
  41239c:	ldur	x0, [x29, #-8]
  4123a0:	ldp	x29, x30, [sp, #48]
  4123a4:	add	sp, sp, #0x40
  4123a8:	ret
  4123ac:	sub	sp, sp, #0x20
  4123b0:	stp	x29, x30, [sp, #16]
  4123b4:	add	x29, sp, #0x10
  4123b8:	str	x0, [sp, #8]
  4123bc:	str	x1, [sp]
  4123c0:	ldr	x8, [sp, #8]
  4123c4:	cbnz	x8, 4123d4 <ferror@plt+0xfca4>
  4123c8:	ldr	x0, [sp]
  4123cc:	bl	412944 <ferror@plt+0x10214>
  4123d0:	b	41240c <ferror@plt+0xfcdc>
  4123d4:	ldr	x8, [sp, #8]
  4123d8:	ldr	x8, [x8, #8]
  4123dc:	ldr	x9, [sp]
  4123e0:	str	x8, [x9, #8]
  4123e4:	ldr	x8, [sp]
  4123e8:	ldr	x9, [sp, #8]
  4123ec:	ldr	x9, [x9, #8]
  4123f0:	str	x8, [x9]
  4123f4:	ldr	x8, [sp]
  4123f8:	ldr	x9, [sp, #8]
  4123fc:	str	x8, [x9, #8]
  412400:	ldr	x8, [sp, #8]
  412404:	ldr	x9, [sp]
  412408:	str	x8, [x9]
  41240c:	ldp	x29, x30, [sp, #16]
  412410:	add	sp, sp, #0x20
  412414:	ret
  412418:	sub	sp, sp, #0x30
  41241c:	stp	x29, x30, [sp, #32]
  412420:	add	x29, sp, #0x20
  412424:	str	x0, [sp, #16]
  412428:	str	x1, [sp, #8]
  41242c:	ldr	x8, [sp, #16]
  412430:	cbnz	x8, 412448 <ferror@plt+0xfd18>
  412434:	ldr	x0, [sp, #16]
  412438:	ldr	x1, [sp, #8]
  41243c:	bl	412308 <ferror@plt+0xfbd8>
  412440:	stur	x0, [x29, #-8]
  412444:	b	412488 <ferror@plt+0xfd58>
  412448:	mov	x0, #0x18                  	// #24
  41244c:	bl	402280 <malloc@plt>
  412450:	str	x0, [sp]
  412454:	ldr	x8, [sp]
  412458:	cbnz	x8, 412468 <ferror@plt+0xfd38>
  41245c:	mov	x8, xzr
  412460:	stur	x8, [x29, #-8]
  412464:	b	412488 <ferror@plt+0xfd58>
  412468:	ldr	x8, [sp, #8]
  41246c:	ldr	x9, [sp]
  412470:	str	x8, [x9, #16]
  412474:	ldr	x0, [sp, #16]
  412478:	ldr	x1, [sp]
  41247c:	bl	412498 <ferror@plt+0xfd68>
  412480:	ldr	x8, [sp]
  412484:	stur	x8, [x29, #-8]
  412488:	ldur	x0, [x29, #-8]
  41248c:	ldp	x29, x30, [sp, #32]
  412490:	add	sp, sp, #0x30
  412494:	ret
  412498:	sub	sp, sp, #0x20
  41249c:	stp	x29, x30, [sp, #16]
  4124a0:	add	x29, sp, #0x10
  4124a4:	str	x0, [sp, #8]
  4124a8:	str	x1, [sp]
  4124ac:	ldr	x8, [sp, #8]
  4124b0:	cbnz	x8, 4124c0 <ferror@plt+0xfd90>
  4124b4:	ldr	x0, [sp]
  4124b8:	bl	412944 <ferror@plt+0x10214>
  4124bc:	b	4124f8 <ferror@plt+0xfdc8>
  4124c0:	ldr	x8, [sp, #8]
  4124c4:	ldr	x9, [sp]
  4124c8:	str	x8, [x9]
  4124cc:	ldr	x8, [sp, #8]
  4124d0:	ldr	x8, [x8, #8]
  4124d4:	ldr	x9, [sp]
  4124d8:	str	x8, [x9, #8]
  4124dc:	ldr	x8, [sp]
  4124e0:	ldr	x9, [sp, #8]
  4124e4:	ldr	x9, [x9, #8]
  4124e8:	str	x8, [x9]
  4124ec:	ldr	x8, [sp]
  4124f0:	ldr	x9, [sp, #8]
  4124f4:	str	x8, [x9, #8]
  4124f8:	ldp	x29, x30, [sp, #16]
  4124fc:	add	sp, sp, #0x20
  412500:	ret
  412504:	sub	sp, sp, #0x30
  412508:	stp	x29, x30, [sp, #32]
  41250c:	add	x29, sp, #0x20
  412510:	str	x0, [sp, #16]
  412514:	str	x1, [sp, #8]
  412518:	ldr	x8, [sp, #16]
  41251c:	cbnz	x8, 41252c <ferror@plt+0xfdfc>
  412520:	ldr	x8, [sp, #8]
  412524:	stur	x8, [x29, #-8]
  412528:	b	412554 <ferror@plt+0xfe24>
  41252c:	ldr	x8, [sp, #8]
  412530:	cbnz	x8, 412540 <ferror@plt+0xfe10>
  412534:	ldr	x8, [sp, #16]
  412538:	stur	x8, [x29, #-8]
  41253c:	b	412554 <ferror@plt+0xfe24>
  412540:	ldr	x0, [sp, #16]
  412544:	ldr	x1, [sp, #8]
  412548:	bl	412564 <ferror@plt+0xfe34>
  41254c:	ldr	x8, [sp, #16]
  412550:	stur	x8, [x29, #-8]
  412554:	ldur	x0, [x29, #-8]
  412558:	ldp	x29, x30, [sp, #32]
  41255c:	add	sp, sp, #0x30
  412560:	ret
  412564:	sub	sp, sp, #0x30
  412568:	stp	x29, x30, [sp, #32]
  41256c:	add	x29, sp, #0x20
  412570:	stur	x0, [x29, #-8]
  412574:	str	x1, [sp, #16]
  412578:	ldur	x8, [x29, #-8]
  41257c:	cbnz	x8, 41258c <ferror@plt+0xfe5c>
  412580:	ldr	x0, [sp, #16]
  412584:	bl	412944 <ferror@plt+0x10214>
  412588:	b	4125d4 <ferror@plt+0xfea4>
  41258c:	ldr	x8, [sp, #16]
  412590:	ldur	x9, [x29, #-8]
  412594:	ldr	x9, [x9, #8]
  412598:	str	x8, [x9]
  41259c:	ldur	x8, [x29, #-8]
  4125a0:	ldr	x9, [sp, #16]
  4125a4:	ldr	x9, [x9, #8]
  4125a8:	str	x8, [x9]
  4125ac:	ldur	x8, [x29, #-8]
  4125b0:	ldr	x8, [x8, #8]
  4125b4:	str	x8, [sp, #8]
  4125b8:	ldr	x8, [sp, #16]
  4125bc:	ldr	x8, [x8, #8]
  4125c0:	ldur	x9, [x29, #-8]
  4125c4:	str	x8, [x9, #8]
  4125c8:	ldr	x8, [sp, #8]
  4125cc:	ldr	x9, [sp, #16]
  4125d0:	str	x8, [x9, #8]
  4125d4:	ldp	x29, x30, [sp, #32]
  4125d8:	add	sp, sp, #0x30
  4125dc:	ret
  4125e0:	sub	sp, sp, #0x40
  4125e4:	stp	x29, x30, [sp, #48]
  4125e8:	add	x29, sp, #0x30
  4125ec:	mov	x8, #0x18                  	// #24
  4125f0:	stur	x0, [x29, #-16]
  4125f4:	str	x1, [sp, #24]
  4125f8:	mov	x0, x8
  4125fc:	bl	402280 <malloc@plt>
  412600:	str	x0, [sp, #16]
  412604:	ldr	x8, [sp, #16]
  412608:	cbnz	x8, 412618 <ferror@plt+0xfee8>
  41260c:	mov	x8, xzr
  412610:	stur	x8, [x29, #-8]
  412614:	b	412658 <ferror@plt+0xff28>
  412618:	ldr	x8, [sp, #24]
  41261c:	ldr	x9, [sp, #16]
  412620:	str	x8, [x9, #16]
  412624:	ldur	x8, [x29, #-16]
  412628:	cbz	x8, 412638 <ferror@plt+0xff08>
  41262c:	ldur	x8, [x29, #-16]
  412630:	str	x8, [sp, #8]
  412634:	b	412640 <ferror@plt+0xff10>
  412638:	mov	x8, xzr
  41263c:	str	x8, [sp, #8]
  412640:	ldr	x8, [sp, #8]
  412644:	ldr	x1, [sp, #16]
  412648:	mov	x0, x8
  41264c:	bl	4123ac <ferror@plt+0xfc7c>
  412650:	ldr	x8, [sp, #16]
  412654:	stur	x8, [x29, #-8]
  412658:	ldur	x0, [x29, #-8]
  41265c:	ldp	x29, x30, [sp, #48]
  412660:	add	sp, sp, #0x40
  412664:	ret
  412668:	sub	sp, sp, #0x30
  41266c:	stp	x29, x30, [sp, #32]
  412670:	add	x29, sp, #0x20
  412674:	str	x0, [sp, #16]
  412678:	ldr	x8, [sp, #16]
  41267c:	cbnz	x8, 41268c <ferror@plt+0xff5c>
  412680:	mov	x8, xzr
  412684:	stur	x8, [x29, #-8]
  412688:	b	4126bc <ferror@plt+0xff8c>
  41268c:	ldr	x0, [sp, #16]
  412690:	bl	4126cc <ferror@plt+0xff9c>
  412694:	str	x0, [sp, #8]
  412698:	ldr	x0, [sp, #16]
  41269c:	bl	4024e0 <free@plt>
  4126a0:	ldr	x8, [sp, #8]
  4126a4:	cbnz	x8, 4126b4 <ferror@plt+0xff84>
  4126a8:	mov	x8, xzr
  4126ac:	stur	x8, [x29, #-8]
  4126b0:	b	4126bc <ferror@plt+0xff8c>
  4126b4:	ldr	x8, [sp, #8]
  4126b8:	stur	x8, [x29, #-8]
  4126bc:	ldur	x0, [x29, #-8]
  4126c0:	ldp	x29, x30, [sp, #32]
  4126c4:	add	sp, sp, #0x30
  4126c8:	ret
  4126cc:	sub	sp, sp, #0x10
  4126d0:	str	x0, [sp]
  4126d4:	ldr	x8, [sp]
  4126d8:	ldr	x8, [x8, #8]
  4126dc:	ldr	x9, [sp]
  4126e0:	cmp	x8, x9
  4126e4:	b.eq	4126fc <ferror@plt+0xffcc>  // b.none
  4126e8:	ldr	x8, [sp]
  4126ec:	ldr	x8, [x8]
  4126f0:	ldr	x9, [sp]
  4126f4:	cmp	x8, x9
  4126f8:	b.ne	412708 <ferror@plt+0xffd8>  // b.any
  4126fc:	mov	x8, xzr
  412700:	str	x8, [sp, #8]
  412704:	b	41273c <ferror@plt+0x1000c>
  412708:	ldr	x8, [sp]
  41270c:	ldr	x8, [x8]
  412710:	ldr	x9, [sp]
  412714:	ldr	x9, [x9, #8]
  412718:	str	x8, [x9]
  41271c:	ldr	x8, [sp]
  412720:	ldr	x8, [x8, #8]
  412724:	ldr	x9, [sp]
  412728:	ldr	x9, [x9]
  41272c:	str	x8, [x9, #8]
  412730:	ldr	x8, [sp]
  412734:	ldr	x8, [x8]
  412738:	str	x8, [sp, #8]
  41273c:	ldr	x0, [sp, #8]
  412740:	add	sp, sp, #0x10
  412744:	ret
  412748:	sub	sp, sp, #0x40
  41274c:	stp	x29, x30, [sp, #48]
  412750:	add	x29, sp, #0x30
  412754:	stur	x0, [x29, #-16]
  412758:	str	x1, [sp, #24]
  41275c:	ldur	x8, [x29, #-16]
  412760:	str	x8, [sp, #16]
  412764:	ldr	x8, [sp, #16]
  412768:	cbz	x8, 412798 <ferror@plt+0x10068>
  41276c:	ldr	x8, [sp, #16]
  412770:	ldr	x8, [x8, #16]
  412774:	ldr	x9, [sp, #24]
  412778:	cmp	x8, x9
  41277c:	b.ne	412784 <ferror@plt+0x10054>  // b.any
  412780:	b	412798 <ferror@plt+0x10068>
  412784:	ldur	x0, [x29, #-16]
  412788:	ldr	x1, [sp, #16]
  41278c:	bl	4127ec <ferror@plt+0x100bc>
  412790:	str	x0, [sp, #16]
  412794:	b	412764 <ferror@plt+0x10034>
  412798:	ldr	x8, [sp, #16]
  41279c:	cbnz	x8, 4127ac <ferror@plt+0x1007c>
  4127a0:	ldur	x8, [x29, #-16]
  4127a4:	stur	x8, [x29, #-8]
  4127a8:	b	4127dc <ferror@plt+0x100ac>
  4127ac:	ldr	x0, [sp, #16]
  4127b0:	bl	4126cc <ferror@plt+0xff9c>
  4127b4:	str	x0, [sp, #8]
  4127b8:	ldr	x0, [sp, #16]
  4127bc:	bl	4024e0 <free@plt>
  4127c0:	ldr	x8, [sp, #8]
  4127c4:	cbnz	x8, 4127d4 <ferror@plt+0x100a4>
  4127c8:	mov	x8, xzr
  4127cc:	stur	x8, [x29, #-8]
  4127d0:	b	4127dc <ferror@plt+0x100ac>
  4127d4:	ldr	x8, [sp, #8]
  4127d8:	stur	x8, [x29, #-8]
  4127dc:	ldur	x0, [x29, #-8]
  4127e0:	ldp	x29, x30, [sp, #48]
  4127e4:	add	sp, sp, #0x40
  4127e8:	ret
  4127ec:	sub	sp, sp, #0x20
  4127f0:	str	x0, [sp, #16]
  4127f4:	str	x1, [sp, #8]
  4127f8:	ldr	x8, [sp, #16]
  4127fc:	cbz	x8, 412808 <ferror@plt+0x100d8>
  412800:	ldr	x8, [sp, #8]
  412804:	cbnz	x8, 412814 <ferror@plt+0x100e4>
  412808:	mov	x8, xzr
  41280c:	str	x8, [sp, #24]
  412810:	b	412840 <ferror@plt+0x10110>
  412814:	ldr	x8, [sp, #8]
  412818:	ldr	x8, [x8]
  41281c:	ldr	x9, [sp, #16]
  412820:	cmp	x8, x9
  412824:	b.ne	412834 <ferror@plt+0x10104>  // b.any
  412828:	mov	x8, xzr
  41282c:	str	x8, [sp, #24]
  412830:	b	412840 <ferror@plt+0x10110>
  412834:	ldr	x8, [sp, #8]
  412838:	ldr	x8, [x8]
  41283c:	str	x8, [sp, #24]
  412840:	ldr	x0, [sp, #24]
  412844:	add	sp, sp, #0x20
  412848:	ret
  41284c:	sub	sp, sp, #0x30
  412850:	stp	x29, x30, [sp, #32]
  412854:	add	x29, sp, #0x20
  412858:	stur	x0, [x29, #-8]
  41285c:	stur	w1, [x29, #-12]
  412860:	ldur	x8, [x29, #-8]
  412864:	str	x8, [sp, #8]
  412868:	str	wzr, [sp, #4]
  41286c:	ldr	w8, [sp, #4]
  412870:	ldur	w9, [x29, #-12]
  412874:	cmp	w8, w9
  412878:	b.cs	4128a4 <ferror@plt+0x10174>  // b.hs, b.nlast
  41287c:	ldr	x0, [sp, #8]
  412880:	bl	4128b4 <ferror@plt+0x10184>
  412884:	str	x0, [sp, #8]
  412888:	ldr	x0, [sp, #8]
  41288c:	bl	412668 <ferror@plt+0xff38>
  412890:	str	x0, [sp, #8]
  412894:	ldr	w8, [sp, #4]
  412898:	add	w8, w8, #0x1
  41289c:	str	w8, [sp, #4]
  4128a0:	b	41286c <ferror@plt+0x1013c>
  4128a4:	ldr	x0, [sp, #8]
  4128a8:	ldp	x29, x30, [sp, #32]
  4128ac:	add	sp, sp, #0x30
  4128b0:	ret
  4128b4:	sub	sp, sp, #0x10
  4128b8:	str	x0, [sp]
  4128bc:	ldr	x8, [sp]
  4128c0:	cbnz	x8, 4128d0 <ferror@plt+0x101a0>
  4128c4:	mov	x8, xzr
  4128c8:	str	x8, [sp, #8]
  4128cc:	b	4128dc <ferror@plt+0x101ac>
  4128d0:	ldr	x8, [sp]
  4128d4:	ldr	x8, [x8, #8]
  4128d8:	str	x8, [sp, #8]
  4128dc:	ldr	x0, [sp, #8]
  4128e0:	add	sp, sp, #0x10
  4128e4:	ret
  4128e8:	sub	sp, sp, #0x20
  4128ec:	str	x0, [sp, #16]
  4128f0:	str	x1, [sp, #8]
  4128f4:	ldr	x8, [sp, #16]
  4128f8:	cbz	x8, 412904 <ferror@plt+0x101d4>
  4128fc:	ldr	x8, [sp, #8]
  412900:	cbnz	x8, 412910 <ferror@plt+0x101e0>
  412904:	mov	x8, xzr
  412908:	str	x8, [sp, #24]
  41290c:	b	412938 <ferror@plt+0x10208>
  412910:	ldr	x8, [sp, #16]
  412914:	ldr	x9, [sp, #8]
  412918:	cmp	x8, x9
  41291c:	b.ne	41292c <ferror@plt+0x101fc>  // b.any
  412920:	mov	x8, xzr
  412924:	str	x8, [sp, #24]
  412928:	b	412938 <ferror@plt+0x10208>
  41292c:	ldr	x8, [sp, #8]
  412930:	ldr	x8, [x8, #8]
  412934:	str	x8, [sp, #24]
  412938:	ldr	x0, [sp, #24]
  41293c:	add	sp, sp, #0x20
  412940:	ret
  412944:	sub	sp, sp, #0x10
  412948:	str	x0, [sp, #8]
  41294c:	ldr	x8, [sp, #8]
  412950:	ldr	x9, [sp, #8]
  412954:	str	x8, [x9]
  412958:	ldr	x8, [sp, #8]
  41295c:	ldr	x9, [sp, #8]
  412960:	str	x8, [x9, #8]
  412964:	ldr	x0, [sp, #8]
  412968:	add	sp, sp, #0x10
  41296c:	ret
  412970:	sub	sp, sp, #0x10
  412974:	str	x0, [sp, #8]
  412978:	ldr	x8, [sp, #8]
  41297c:	ldr	x0, [x8, #16]
  412980:	add	sp, sp, #0x10
  412984:	ret
  412988:	sub	sp, sp, #0x10
  41298c:	str	x0, [sp, #8]
  412990:	ldr	x8, [sp, #8]
  412994:	ldr	x8, [x8, #16]
  412998:	str	x8, [sp]
  41299c:	ldr	x8, [sp]
  4129a0:	ldr	x0, [x8]
  4129a4:	add	sp, sp, #0x10
  4129a8:	ret
  4129ac:	sub	sp, sp, #0x10
  4129b0:	str	x0, [sp, #8]
  4129b4:	ldr	x8, [sp, #8]
  4129b8:	ldr	x8, [x8, #16]
  4129bc:	str	x8, [sp]
  4129c0:	ldr	x8, [sp]
  4129c4:	add	x0, x8, #0x8
  4129c8:	add	sp, sp, #0x10
  4129cc:	ret
  4129d0:	sub	sp, sp, #0x10
  4129d4:	str	x0, [sp, #8]
  4129d8:	ldr	x8, [sp, #8]
  4129dc:	ldr	x8, [x8, #16]
  4129e0:	str	x8, [sp]
  4129e4:	ldr	x8, [sp]
  4129e8:	ldr	x0, [x8]
  4129ec:	add	sp, sp, #0x10
  4129f0:	ret
  4129f4:	sub	sp, sp, #0x10
  4129f8:	str	x0, [sp, #8]
  4129fc:	ldr	x8, [sp, #8]
  412a00:	ldr	x8, [x8, #16]
  412a04:	str	x8, [sp]
  412a08:	ldr	x8, [sp]
  412a0c:	add	x0, x8, #0x8
  412a10:	add	sp, sp, #0x10
  412a14:	ret
  412a18:	sub	sp, sp, #0x10
  412a1c:	str	x0, [sp, #8]
  412a20:	ldr	x8, [sp, #8]
  412a24:	ldr	x8, [x8, #16]
  412a28:	str	x8, [sp]
  412a2c:	ldr	x8, [sp]
  412a30:	ldr	x0, [x8]
  412a34:	add	sp, sp, #0x10
  412a38:	ret
  412a3c:	sub	sp, sp, #0x10
  412a40:	str	x0, [sp, #8]
  412a44:	ldr	x8, [sp, #8]
  412a48:	ldr	x8, [x8, #16]
  412a4c:	str	x8, [sp]
  412a50:	ldr	x8, [sp]
  412a54:	add	x0, x8, #0x8
  412a58:	add	sp, sp, #0x10
  412a5c:	ret
  412a60:	sub	sp, sp, #0x10
  412a64:	str	x0, [sp, #8]
  412a68:	ldr	x8, [sp, #8]
  412a6c:	ldr	x8, [x8, #16]
  412a70:	str	x8, [sp]
  412a74:	ldr	x8, [sp]
  412a78:	ldr	x0, [x8]
  412a7c:	add	sp, sp, #0x10
  412a80:	ret
  412a84:	sub	sp, sp, #0x20
  412a88:	str	x0, [sp, #24]
  412a8c:	str	x1, [sp, #16]
  412a90:	ldr	x8, [sp, #24]
  412a94:	ldr	x8, [x8, #16]
  412a98:	str	x8, [sp, #8]
  412a9c:	ldr	x8, [sp, #8]
  412aa0:	ldr	w9, [x8, #24]
  412aa4:	ldr	x8, [sp, #16]
  412aa8:	str	w9, [x8]
  412aac:	ldr	x8, [sp, #8]
  412ab0:	ldr	x0, [x8, #8]
  412ab4:	add	sp, sp, #0x20
  412ab8:	ret
  412abc:	sub	sp, sp, #0x20
  412ac0:	str	x0, [sp, #24]
  412ac4:	str	x1, [sp, #16]
  412ac8:	ldr	x8, [sp, #24]
  412acc:	ldr	x8, [x8, #16]
  412ad0:	str	x8, [sp, #8]
  412ad4:	ldr	x8, [sp, #8]
  412ad8:	ldr	w9, [x8, #28]
  412adc:	ldr	x8, [sp, #16]
  412ae0:	str	w9, [x8]
  412ae4:	ldr	x8, [sp, #8]
  412ae8:	ldr	x0, [x8, #16]
  412aec:	add	sp, sp, #0x20
  412af0:	ret
  412af4:	sub	sp, sp, #0x20
  412af8:	stp	x29, x30, [sp, #16]
  412afc:	add	x29, sp, #0x10
  412b00:	str	x0, [sp, #8]
  412b04:	ldr	x8, [sp, #8]
  412b08:	ldr	x8, [x8, #8]
  412b0c:	cbz	x8, 412b24 <ferror@plt+0x103f4>
  412b10:	ldr	x0, [sp, #8]
  412b14:	ldr	x8, [sp, #8]
  412b18:	ldr	x1, [x8, #8]
  412b1c:	bl	412c1c <ferror@plt+0x104ec>
  412b20:	b	412b04 <ferror@plt+0x103d4>
  412b24:	ldr	x8, [sp, #8]
  412b28:	ldr	x8, [x8, #16]
  412b2c:	cbz	x8, 412b44 <ferror@plt+0x10414>
  412b30:	ldr	x0, [sp, #8]
  412b34:	ldr	x8, [sp, #8]
  412b38:	ldr	x1, [x8, #16]
  412b3c:	bl	412c60 <ferror@plt+0x10530>
  412b40:	b	412b24 <ferror@plt+0x103f4>
  412b44:	ldr	x8, [sp, #8]
  412b48:	ldr	x8, [x8, #24]
  412b4c:	cbz	x8, 412b64 <ferror@plt+0x10434>
  412b50:	ldr	x0, [sp, #8]
  412b54:	ldr	x8, [sp, #8]
  412b58:	ldr	x1, [x8, #24]
  412b5c:	bl	412c9c <ferror@plt+0x1056c>
  412b60:	b	412b44 <ferror@plt+0x10414>
  412b64:	ldr	x8, [sp, #8]
  412b68:	ldr	x8, [x8, #40]
  412b6c:	cbz	x8, 412b8c <ferror@plt+0x1045c>
  412b70:	ldr	x0, [sp, #8]
  412b74:	ldr	x8, [sp, #8]
  412b78:	ldr	x1, [x8, #40]
  412b7c:	ldr	x8, [sp, #8]
  412b80:	add	x2, x8, #0x28
  412b84:	bl	412ce0 <ferror@plt+0x105b0>
  412b88:	b	412b64 <ferror@plt+0x10434>
  412b8c:	ldr	x8, [sp, #8]
  412b90:	ldr	x8, [x8, #32]
  412b94:	cbz	x8, 412bb4 <ferror@plt+0x10484>
  412b98:	ldr	x0, [sp, #8]
  412b9c:	ldr	x8, [sp, #8]
  412ba0:	ldr	x1, [x8, #32]
  412ba4:	ldr	x8, [sp, #8]
  412ba8:	add	x2, x8, #0x20
  412bac:	bl	412ce0 <ferror@plt+0x105b0>
  412bb0:	b	412b8c <ferror@plt+0x1045c>
  412bb4:	ldr	x8, [sp, #8]
  412bb8:	ldr	x8, [x8, #48]
  412bbc:	cbz	x8, 412bd4 <ferror@plt+0x104a4>
  412bc0:	ldr	x0, [sp, #8]
  412bc4:	ldr	x8, [sp, #8]
  412bc8:	ldr	x1, [x8, #48]
  412bcc:	bl	412d28 <ferror@plt+0x105f8>
  412bd0:	b	412bb4 <ferror@plt+0x10484>
  412bd4:	ldr	x8, [sp, #8]
  412bd8:	ldr	x8, [x8, #56]
  412bdc:	cbz	x8, 412c08 <ferror@plt+0x104d8>
  412be0:	ldr	x8, [sp, #8]
  412be4:	ldr	x8, [x8, #56]
  412be8:	ldr	x0, [x8, #16]
  412bec:	bl	4024e0 <free@plt>
  412bf0:	ldr	x8, [sp, #8]
  412bf4:	ldr	x0, [x8, #56]
  412bf8:	bl	412668 <ferror@plt+0xff38>
  412bfc:	ldr	x8, [sp, #8]
  412c00:	str	x0, [x8, #56]
  412c04:	b	412bd4 <ferror@plt+0x104a4>
  412c08:	ldr	x0, [sp, #8]
  412c0c:	bl	4024e0 <free@plt>
  412c10:	ldp	x29, x30, [sp, #16]
  412c14:	add	sp, sp, #0x20
  412c18:	ret
  412c1c:	sub	sp, sp, #0x30
  412c20:	stp	x29, x30, [sp, #32]
  412c24:	add	x29, sp, #0x20
  412c28:	stur	x0, [x29, #-8]
  412c2c:	str	x1, [sp, #16]
  412c30:	ldr	x8, [sp, #16]
  412c34:	ldr	x8, [x8, #16]
  412c38:	str	x8, [sp, #8]
  412c3c:	ldr	x0, [sp, #8]
  412c40:	bl	4024e0 <free@plt>
  412c44:	ldr	x0, [sp, #16]
  412c48:	bl	412668 <ferror@plt+0xff38>
  412c4c:	ldur	x8, [x29, #-8]
  412c50:	str	x0, [x8, #8]
  412c54:	ldp	x29, x30, [sp, #32]
  412c58:	add	sp, sp, #0x30
  412c5c:	ret
  412c60:	sub	sp, sp, #0x20
  412c64:	stp	x29, x30, [sp, #16]
  412c68:	add	x29, sp, #0x10
  412c6c:	str	x0, [sp, #8]
  412c70:	str	x1, [sp]
  412c74:	ldr	x8, [sp]
  412c78:	ldr	x0, [x8, #16]
  412c7c:	bl	4024e0 <free@plt>
  412c80:	ldr	x0, [sp]
  412c84:	bl	412668 <ferror@plt+0xff38>
  412c88:	ldr	x8, [sp, #8]
  412c8c:	str	x0, [x8, #16]
  412c90:	ldp	x29, x30, [sp, #16]
  412c94:	add	sp, sp, #0x20
  412c98:	ret
  412c9c:	sub	sp, sp, #0x30
  412ca0:	stp	x29, x30, [sp, #32]
  412ca4:	add	x29, sp, #0x20
  412ca8:	stur	x0, [x29, #-8]
  412cac:	str	x1, [sp, #16]
  412cb0:	ldr	x8, [sp, #16]
  412cb4:	ldr	x8, [x8, #16]
  412cb8:	str	x8, [sp, #8]
  412cbc:	ldr	x0, [sp, #8]
  412cc0:	bl	4024e0 <free@plt>
  412cc4:	ldr	x0, [sp, #16]
  412cc8:	bl	412668 <ferror@plt+0xff38>
  412ccc:	ldur	x8, [x29, #-8]
  412cd0:	str	x0, [x8, #24]
  412cd4:	ldp	x29, x30, [sp, #32]
  412cd8:	add	sp, sp, #0x30
  412cdc:	ret
  412ce0:	sub	sp, sp, #0x30
  412ce4:	stp	x29, x30, [sp, #32]
  412ce8:	add	x29, sp, #0x20
  412cec:	stur	x0, [x29, #-8]
  412cf0:	str	x1, [sp, #16]
  412cf4:	str	x2, [sp, #8]
  412cf8:	ldr	x8, [sp, #16]
  412cfc:	ldr	x8, [x8, #16]
  412d00:	str	x8, [sp]
  412d04:	ldr	x0, [sp]
  412d08:	bl	4024e0 <free@plt>
  412d0c:	ldr	x0, [sp, #16]
  412d10:	bl	412668 <ferror@plt+0xff38>
  412d14:	ldr	x8, [sp, #8]
  412d18:	str	x0, [x8]
  412d1c:	ldp	x29, x30, [sp, #32]
  412d20:	add	sp, sp, #0x30
  412d24:	ret
  412d28:	sub	sp, sp, #0x20
  412d2c:	stp	x29, x30, [sp, #16]
  412d30:	add	x29, sp, #0x10
  412d34:	str	x0, [sp, #8]
  412d38:	str	x1, [sp]
  412d3c:	ldr	x8, [sp]
  412d40:	ldr	x0, [x8, #16]
  412d44:	bl	4024e0 <free@plt>
  412d48:	ldr	x0, [sp]
  412d4c:	bl	412668 <ferror@plt+0xff38>
  412d50:	ldr	x8, [sp, #8]
  412d54:	str	x0, [x8, #48]
  412d58:	ldp	x29, x30, [sp, #16]
  412d5c:	add	sp, sp, #0x20
  412d60:	ret
  412d64:	stp	x29, x30, [sp, #-32]!
  412d68:	str	x28, [sp, #16]
  412d6c:	mov	x29, sp
  412d70:	sub	sp, sp, #0x1, lsl #12
  412d74:	sub	sp, sp, #0xc0
  412d78:	sub	x8, x29, #0x78
  412d7c:	mov	x9, xzr
  412d80:	adrp	x3, 423000 <ferror@plt+0x208d0>
  412d84:	add	x3, x3, #0xbf6
  412d88:	sub	x10, x29, #0x40
  412d8c:	str	x0, [x8, #88]
  412d90:	str	x1, [x8, #80]
  412d94:	str	x2, [x8, #72]
  412d98:	str	x9, [x8, #56]
  412d9c:	str	x9, [x8, #48]
  412da0:	ldr	x0, [x8, #88]
  412da4:	ldr	x9, [x8, #88]
  412da8:	str	x0, [sp, #40]
  412dac:	mov	x0, x9
  412db0:	str	x8, [sp, #32]
  412db4:	str	x3, [sp, #24]
  412db8:	str	x10, [sp, #16]
  412dbc:	bl	410930 <ferror@plt+0xe200>
  412dc0:	ldr	x8, [sp, #40]
  412dc4:	str	x0, [sp, #8]
  412dc8:	mov	x0, x8
  412dcc:	ldr	x1, [sp, #16]
  412dd0:	ldr	x2, [sp, #8]
  412dd4:	ldr	x3, [sp, #24]
  412dd8:	bl	413104 <ferror@plt+0x109d4>
  412ddc:	ldr	x8, [sp, #32]
  412de0:	str	xzr, [x8, #40]
  412de4:	ldr	x8, [sp, #32]
  412de8:	ldr	x9, [x8, #72]
  412dec:	ldr	x10, [x8, #40]
  412df0:	mov	x11, #0x8                   	// #8
  412df4:	mul	x10, x11, x10
  412df8:	add	x9, x9, x10
  412dfc:	ldr	x9, [x9]
  412e00:	cbz	x9, 412eec <ferror@plt+0x107bc>
  412e04:	ldr	x8, [sp, #32]
  412e08:	ldr	x9, [x8, #72]
  412e0c:	ldr	x10, [x8, #40]
  412e10:	mov	x11, #0x8                   	// #8
  412e14:	mul	x10, x11, x10
  412e18:	add	x9, x9, x10
  412e1c:	ldr	x9, [x9]
  412e20:	str	x9, [x8, #32]
  412e24:	sub	x3, x29, #0x60
  412e28:	str	xzr, [x8, #24]
  412e2c:	ldr	x0, [x8, #88]
  412e30:	ldr	x2, [x8, #32]
  412e34:	sub	x1, x29, #0x40
  412e38:	bl	413330 <ferror@plt+0x10c00>
  412e3c:	cmp	w0, #0x0
  412e40:	cset	w12, ge  // ge = tcont
  412e44:	tbnz	w12, #0, 412e4c <ferror@plt+0x1071c>
  412e48:	b	412ed8 <ferror@plt+0x107a8>
  412e4c:	ldr	x8, [sp, #32]
  412e50:	ldr	x0, [x8, #32]
  412e54:	bl	4020e0 <strlen@plt>
  412e58:	add	x8, x0, #0x1
  412e5c:	ldr	x9, [sp, #32]
  412e60:	str	x8, [x9, #16]
  412e64:	ldr	x8, [x9, #16]
  412e68:	add	x0, x8, #0x8
  412e6c:	bl	402280 <malloc@plt>
  412e70:	ldr	x8, [sp, #32]
  412e74:	str	x0, [x8]
  412e78:	ldr	x9, [x8]
  412e7c:	cbnz	x9, 412e84 <ferror@plt+0x10754>
  412e80:	b	41307c <ferror@plt+0x1094c>
  412e84:	ldr	x8, [sp, #32]
  412e88:	ldr	x9, [x8, #24]
  412e8c:	ldr	x10, [x8]
  412e90:	str	x9, [x10]
  412e94:	ldr	x9, [x8]
  412e98:	add	x0, x9, #0x8
  412e9c:	ldr	x1, [x8, #32]
  412ea0:	ldr	x2, [x8, #16]
  412ea4:	bl	4020a0 <memcpy@plt>
  412ea8:	ldr	x8, [sp, #32]
  412eac:	ldr	x0, [x8, #48]
  412eb0:	ldr	x1, [x8]
  412eb4:	bl	412308 <ferror@plt+0xfbd8>
  412eb8:	ldr	x8, [sp, #32]
  412ebc:	str	x0, [x8, #8]
  412ec0:	ldr	x9, [x8, #8]
  412ec4:	cbnz	x9, 412ecc <ferror@plt+0x1079c>
  412ec8:	b	41307c <ferror@plt+0x1094c>
  412ecc:	ldr	x8, [sp, #32]
  412ed0:	ldr	x9, [x8, #8]
  412ed4:	str	x9, [x8, #48]
  412ed8:	ldr	x8, [sp, #32]
  412edc:	ldr	x9, [x8, #40]
  412ee0:	add	x9, x9, #0x1
  412ee4:	str	x9, [x8, #40]
  412ee8:	b	412de4 <ferror@plt+0x106b4>
  412eec:	mov	x0, #0x1                   	// #1
  412ef0:	mov	x1, #0x40                  	// #64
  412ef4:	bl	4022f0 <calloc@plt>
  412ef8:	ldr	x8, [sp, #32]
  412efc:	str	x0, [x8, #64]
  412f00:	ldr	x9, [x8, #80]
  412f04:	str	x0, [x9]
  412f08:	ldr	x9, [x8, #64]
  412f0c:	cbnz	x9, 412f14 <ferror@plt+0x107e4>
  412f10:	b	41307c <ferror@plt+0x1094c>
  412f14:	ldr	x8, [sp, #32]
  412f18:	ldr	x9, [x8, #48]
  412f1c:	ldr	x10, [x8, #64]
  412f20:	str	x9, [x10, #56]
  412f24:	ldr	x9, [x8, #88]
  412f28:	ldr	x10, [x8, #64]
  412f2c:	str	x9, [x10]
  412f30:	ldr	x8, [sp, #32]
  412f34:	ldr	x9, [x8, #56]
  412f38:	cbz	x9, 413068 <ferror@plt+0x10938>
  412f3c:	add	x8, sp, #0x48
  412f40:	str	x8, [sp, #64]
  412f44:	ldr	x8, [sp, #32]
  412f48:	ldr	x9, [x8, #56]
  412f4c:	ldr	x9, [x9, #16]
  412f50:	str	x9, [sp, #56]
  412f54:	ldr	x9, [sp, #56]
  412f58:	ldrb	w10, [x9, #8]
  412f5c:	tbnz	w10, #0, 412f64 <ferror@plt+0x10834>
  412f60:	b	412f74 <ferror@plt+0x10844>
  412f64:	ldr	x8, [sp, #56]
  412f68:	ldr	x8, [x8]
  412f6c:	str	x8, [sp, #64]
  412f70:	b	412ffc <ferror@plt+0x108cc>
  412f74:	ldr	x8, [sp, #56]
  412f78:	ldr	x3, [x8]
  412f7c:	ldr	x8, [sp, #56]
  412f80:	add	x4, x8, #0x9
  412f84:	add	x0, sp, #0x48
  412f88:	mov	x1, #0x1000                	// #4096
  412f8c:	adrp	x2, 424000 <ferror@plt+0x218d0>
  412f90:	add	x2, x2, #0xc9c
  412f94:	bl	402230 <snprintf@plt>
  412f98:	cmp	w0, #0x1, lsl #12
  412f9c:	b.lt	412ffc <ferror@plt+0x108cc>  // b.tstop
  412fa0:	ldr	x8, [sp, #32]
  412fa4:	ldr	x0, [x8, #88]
  412fa8:	bl	410dac <ferror@plt+0xe67c>
  412fac:	cmp	w0, #0x3
  412fb0:	b.lt	412ff0 <ferror@plt+0x108c0>  // b.tstop
  412fb4:	ldr	x8, [sp, #32]
  412fb8:	ldr	x0, [x8, #88]
  412fbc:	ldr	x9, [sp, #56]
  412fc0:	ldr	x6, [x9]
  412fc4:	ldr	x9, [sp, #56]
  412fc8:	add	x7, x9, #0x9
  412fcc:	mov	w1, #0x3                   	// #3
  412fd0:	adrp	x2, 424000 <ferror@plt+0x218d0>
  412fd4:	add	x2, x2, #0xdb8
  412fd8:	mov	w3, #0x36e                 	// #878
  412fdc:	adrp	x4, 424000 <ferror@plt+0x218d0>
  412fe0:	add	x4, x4, #0xdd1
  412fe4:	adrp	x5, 424000 <ferror@plt+0x218d0>
  412fe8:	add	x5, x5, #0xde1
  412fec:	bl	410850 <ferror@plt+0xe120>
  412ff0:	ldr	x0, [sp, #56]
  412ff4:	bl	4024e0 <free@plt>
  412ff8:	b	413050 <ferror@plt+0x10920>
  412ffc:	ldr	x0, [sp, #64]
  413000:	mov	w1, #0x80000               	// #524288
  413004:	bl	402290 <open@plt>
  413008:	str	w0, [sp, #52]
  41300c:	ldr	x8, [sp, #32]
  413010:	ldr	x9, [x8, #88]
  413014:	str	x9, [x8, #112]
  413018:	adrp	x9, 424000 <ferror@plt+0x218d0>
  41301c:	add	x9, x9, #0xe05
  413020:	str	x9, [x8, #104]
  413024:	ldr	w10, [sp, #52]
  413028:	cmp	w10, #0x0
  41302c:	cset	w10, lt  // lt = tstop
  413030:	tbnz	w10, #0, 413048 <ferror@plt+0x10918>
  413034:	ldr	x8, [sp, #32]
  413038:	ldr	x0, [x8, #64]
  41303c:	ldr	w1, [sp, #52]
  413040:	ldr	x2, [sp, #64]
  413044:	bl	4134ac <ferror@plt+0x10d7c>
  413048:	ldr	x0, [sp, #56]
  41304c:	bl	4024e0 <free@plt>
  413050:	ldr	x8, [sp, #32]
  413054:	ldr	x0, [x8, #56]
  413058:	bl	412668 <ferror@plt+0xff38>
  41305c:	ldr	x8, [sp, #32]
  413060:	str	x0, [x8, #56]
  413064:	b	412f30 <ferror@plt+0x10800>
  413068:	ldr	x8, [sp, #32]
  41306c:	ldr	x0, [x8, #64]
  413070:	bl	4139ac <ferror@plt+0x1127c>
  413074:	stur	wzr, [x29, #-20]
  413078:	b	4130ec <ferror@plt+0x109bc>
  41307c:	ldr	x8, [sp, #32]
  413080:	ldr	x9, [x8, #56]
  413084:	cbz	x9, 4130b0 <ferror@plt+0x10980>
  413088:	ldr	x8, [sp, #32]
  41308c:	ldr	x9, [x8, #56]
  413090:	ldr	x0, [x9, #16]
  413094:	bl	4024e0 <free@plt>
  413098:	ldr	x8, [sp, #32]
  41309c:	ldr	x0, [x8, #56]
  4130a0:	bl	412668 <ferror@plt+0xff38>
  4130a4:	ldr	x8, [sp, #32]
  4130a8:	str	x0, [x8, #56]
  4130ac:	b	41307c <ferror@plt+0x1094c>
  4130b0:	ldr	x8, [sp, #32]
  4130b4:	ldr	x9, [x8, #48]
  4130b8:	cbz	x9, 4130e4 <ferror@plt+0x109b4>
  4130bc:	ldr	x8, [sp, #32]
  4130c0:	ldr	x9, [x8, #48]
  4130c4:	ldr	x0, [x9, #16]
  4130c8:	bl	4024e0 <free@plt>
  4130cc:	ldr	x8, [sp, #32]
  4130d0:	ldr	x0, [x8, #48]
  4130d4:	bl	412668 <ferror@plt+0xff38>
  4130d8:	ldr	x8, [sp, #32]
  4130dc:	str	x0, [x8, #48]
  4130e0:	b	4130b0 <ferror@plt+0x10980>
  4130e4:	mov	w8, #0xfffffff4            	// #-12
  4130e8:	stur	w8, [x29, #-20]
  4130ec:	ldur	w0, [x29, #-20]
  4130f0:	add	sp, sp, #0x1, lsl #12
  4130f4:	add	sp, sp, #0xc0
  4130f8:	ldr	x28, [sp, #16]
  4130fc:	ldp	x29, x30, [sp], #32
  413100:	ret
  413104:	sub	sp, sp, #0x80
  413108:	stp	x29, x30, [sp, #112]
  41310c:	add	x29, sp, #0x70
  413110:	mov	w8, #0xffffffff            	// #-1
  413114:	mov	w9, #0x0                   	// #0
  413118:	stur	x0, [x29, #-32]
  41311c:	stur	x1, [x29, #-40]
  413120:	stur	x2, [x29, #-48]
  413124:	str	x3, [sp, #56]
  413128:	str	w8, [sp, #20]
  41312c:	strb	w9, [sp, #19]
  413130:	ldr	x10, [sp, #56]
  413134:	cbnz	x10, 41314c <ferror@plt+0x10a1c>
  413138:	ldur	x0, [x29, #-48]
  41313c:	bl	402480 <basename@plt>
  413140:	str	x0, [sp, #56]
  413144:	mov	w8, #0x1                   	// #1
  413148:	strb	w8, [sp, #19]
  41314c:	ldur	x8, [x29, #-40]
  413150:	ldr	x8, [x8]
  413154:	cbnz	x8, 413164 <ferror@plt+0x10a34>
  413158:	mov	x8, xzr
  41315c:	str	x8, [sp, #8]
  413160:	b	413170 <ferror@plt+0x10a40>
  413164:	ldur	x8, [x29, #-40]
  413168:	ldr	x8, [x8]
  41316c:	str	x8, [sp, #8]
  413170:	ldr	x8, [sp, #8]
  413174:	str	x8, [sp, #48]
  413178:	ldr	x8, [sp, #48]
  41317c:	cbz	x8, 4131ec <ferror@plt+0x10abc>
  413180:	ldr	x8, [sp, #48]
  413184:	ldr	x8, [x8, #16]
  413188:	str	x8, [sp, #32]
  41318c:	ldr	x0, [sp, #56]
  413190:	ldr	x8, [sp, #32]
  413194:	add	x1, x8, #0x9
  413198:	bl	402470 <strcmp@plt>
  41319c:	str	w0, [sp, #20]
  4131a0:	cmp	w0, #0x0
  4131a4:	cset	w9, gt
  4131a8:	tbnz	w9, #0, 4131b0 <ferror@plt+0x10a80>
  4131ac:	b	4131ec <ferror@plt+0x10abc>
  4131b0:	ldr	x8, [sp, #48]
  4131b4:	ldr	x8, [x8]
  4131b8:	ldur	x9, [x29, #-40]
  4131bc:	ldr	x9, [x9]
  4131c0:	cmp	x8, x9
  4131c4:	b.ne	4131d4 <ferror@plt+0x10aa4>  // b.any
  4131c8:	mov	x8, xzr
  4131cc:	str	x8, [sp]
  4131d0:	b	4131e0 <ferror@plt+0x10ab0>
  4131d4:	ldr	x8, [sp, #48]
  4131d8:	ldr	x8, [x8]
  4131dc:	str	x8, [sp]
  4131e0:	ldr	x8, [sp]
  4131e4:	str	x8, [sp, #48]
  4131e8:	b	413178 <ferror@plt+0x10a48>
  4131ec:	ldr	w8, [sp, #20]
  4131f0:	cbnz	w8, 413214 <ferror@plt+0x10ae4>
  4131f4:	ldur	x8, [x29, #-32]
  4131f8:	stur	x8, [x29, #-8]
  4131fc:	adrp	x8, 424000 <ferror@plt+0x218d0>
  413200:	add	x8, x8, #0xe1e
  413204:	stur	x8, [x29, #-16]
  413208:	mov	w9, #0xffffffef            	// #-17
  41320c:	stur	w9, [x29, #-20]
  413210:	b	413320 <ferror@plt+0x10bf0>
  413214:	ldr	x0, [sp, #56]
  413218:	bl	4020e0 <strlen@plt>
  41321c:	str	x0, [sp, #24]
  413220:	ldr	x8, [sp, #24]
  413224:	add	x8, x8, #0x10
  413228:	add	x0, x8, #0x1
  41322c:	bl	402280 <malloc@plt>
  413230:	str	x0, [sp, #32]
  413234:	ldr	x8, [sp, #32]
  413238:	cbnz	x8, 413248 <ferror@plt+0x10b18>
  41323c:	mov	w8, #0xfffffff4            	// #-12
  413240:	stur	w8, [x29, #-20]
  413244:	b	413320 <ferror@plt+0x10bf0>
  413248:	ldr	x8, [sp, #32]
  41324c:	add	x0, x8, #0x9
  413250:	ldr	x1, [sp, #56]
  413254:	ldr	x8, [sp, #24]
  413258:	add	x2, x8, #0x1
  41325c:	bl	4020a0 <memcpy@plt>
  413260:	ldur	x8, [x29, #-48]
  413264:	ldr	x9, [sp, #32]
  413268:	str	x8, [x9]
  41326c:	ldrb	w10, [sp, #19]
  413270:	ldr	x8, [sp, #32]
  413274:	and	w10, w10, #0x1
  413278:	strb	w10, [x8, #8]
  41327c:	ldr	x8, [sp, #48]
  413280:	cbnz	x8, 41329c <ferror@plt+0x10b6c>
  413284:	ldur	x8, [x29, #-40]
  413288:	ldr	x0, [x8]
  41328c:	ldr	x1, [sp, #32]
  413290:	bl	412308 <ferror@plt+0xfbd8>
  413294:	str	x0, [sp, #40]
  413298:	b	4132d8 <ferror@plt+0x10ba8>
  41329c:	ldr	x8, [sp, #48]
  4132a0:	ldur	x9, [x29, #-40]
  4132a4:	ldr	x9, [x9]
  4132a8:	cmp	x8, x9
  4132ac:	b.ne	4132c8 <ferror@plt+0x10b98>  // b.any
  4132b0:	ldur	x8, [x29, #-40]
  4132b4:	ldr	x0, [x8]
  4132b8:	ldr	x1, [sp, #32]
  4132bc:	bl	4125e0 <ferror@plt+0xfeb0>
  4132c0:	str	x0, [sp, #40]
  4132c4:	b	4132d8 <ferror@plt+0x10ba8>
  4132c8:	ldr	x0, [sp, #48]
  4132cc:	ldr	x1, [sp, #32]
  4132d0:	bl	412418 <ferror@plt+0xfce8>
  4132d4:	str	x0, [sp, #40]
  4132d8:	ldr	x8, [sp, #40]
  4132dc:	cbnz	x8, 4132f4 <ferror@plt+0x10bc4>
  4132e0:	ldr	x0, [sp, #32]
  4132e4:	bl	4024e0 <free@plt>
  4132e8:	mov	w8, #0xfffffff4            	// #-12
  4132ec:	stur	w8, [x29, #-20]
  4132f0:	b	413320 <ferror@plt+0x10bf0>
  4132f4:	ldr	x8, [sp, #48]
  4132f8:	cbz	x8, 413310 <ferror@plt+0x10be0>
  4132fc:	ldr	x8, [sp, #48]
  413300:	ldur	x9, [x29, #-40]
  413304:	ldr	x9, [x9]
  413308:	cmp	x8, x9
  41330c:	b.ne	41331c <ferror@plt+0x10bec>  // b.any
  413310:	ldr	x8, [sp, #40]
  413314:	ldur	x9, [x29, #-40]
  413318:	str	x8, [x9]
  41331c:	stur	wzr, [x29, #-20]
  413320:	ldur	w0, [x29, #-20]
  413324:	ldp	x29, x30, [sp, #112]
  413328:	add	sp, sp, #0x80
  41332c:	ret
  413330:	sub	sp, sp, #0xe0
  413334:	stp	x29, x30, [sp, #208]
  413338:	add	x29, sp, #0xd0
  41333c:	add	x8, sp, #0x8
  413340:	stur	x0, [x29, #-32]
  413344:	stur	x1, [x29, #-40]
  413348:	stur	x2, [x29, #-48]
  41334c:	stur	x3, [x29, #-56]
  413350:	ldur	x0, [x29, #-48]
  413354:	mov	x1, x8
  413358:	bl	420640 <ferror@plt+0x1df10>
  41335c:	cbz	w0, 413394 <ferror@plt+0x10c64>
  413360:	bl	402680 <__errno_location@plt>
  413364:	ldr	w8, [x0]
  413368:	mov	w9, wzr
  41336c:	subs	w8, w9, w8
  413370:	stur	w8, [x29, #-68]
  413374:	ldur	x10, [x29, #-32]
  413378:	stur	x10, [x29, #-8]
  41337c:	adrp	x10, 423000 <ferror@plt+0x208d0>
  413380:	add	x10, x10, #0x3aa
  413384:	stur	x10, [x29, #-16]
  413388:	ldur	w8, [x29, #-68]
  41338c:	stur	w8, [x29, #-20]
  413390:	b	41349c <ferror@plt+0x10d6c>
  413394:	add	x0, sp, #0x8
  413398:	bl	410828 <ferror@plt+0xe0f8>
  41339c:	ldur	x8, [x29, #-56]
  4133a0:	str	x0, [x8]
  4133a4:	ldr	w9, [sp, #24]
  4133a8:	and	w9, w9, #0xf000
  4133ac:	cmp	w9, #0x4, lsl #12
  4133b0:	b.eq	4133d4 <ferror@plt+0x10ca4>  // b.none
  4133b4:	ldur	x0, [x29, #-32]
  4133b8:	ldur	x1, [x29, #-40]
  4133bc:	ldur	x2, [x29, #-48]
  4133c0:	mov	x8, xzr
  4133c4:	mov	x3, x8
  4133c8:	bl	413104 <ferror@plt+0x109d4>
  4133cc:	stur	wzr, [x29, #-20]
  4133d0:	b	41349c <ferror@plt+0x10d6c>
  4133d4:	ldur	x0, [x29, #-48]
  4133d8:	bl	4021b0 <opendir@plt>
  4133dc:	stur	x0, [x29, #-64]
  4133e0:	ldur	x8, [x29, #-64]
  4133e4:	cbnz	x8, 413430 <ferror@plt+0x10d00>
  4133e8:	ldur	x0, [x29, #-32]
  4133ec:	bl	410dac <ferror@plt+0xe67c>
  4133f0:	cmp	w0, #0x3
  4133f4:	b.lt	413424 <ferror@plt+0x10cf4>  // b.tstop
  4133f8:	ldur	x0, [x29, #-32]
  4133fc:	ldur	x6, [x29, #-48]
  413400:	mov	w1, #0x3                   	// #3
  413404:	adrp	x2, 424000 <ferror@plt+0x218d0>
  413408:	add	x2, x2, #0xdb8
  41340c:	mov	w3, #0x32b                 	// #811
  413410:	adrp	x4, 424000 <ferror@plt+0x218d0>
  413414:	add	x4, x4, #0xe45
  413418:	adrp	x5, 424000 <ferror@plt+0x218d0>
  41341c:	add	x5, x5, #0xe55
  413420:	bl	410850 <ferror@plt+0xe120>
  413424:	mov	w8, #0xffffffea            	// #-22
  413428:	stur	w8, [x29, #-20]
  41342c:	b	41349c <ferror@plt+0x10d6c>
  413430:	ldur	x0, [x29, #-64]
  413434:	bl	402310 <readdir@plt>
  413438:	str	x0, [sp]
  41343c:	ldr	x8, [sp]
  413440:	cbz	x8, 413490 <ferror@plt+0x10d60>
  413444:	ldur	x0, [x29, #-32]
  413448:	ldur	x1, [x29, #-64]
  41344c:	ldur	x2, [x29, #-48]
  413450:	ldr	x8, [sp]
  413454:	add	x3, x8, #0x13
  413458:	bl	414234 <ferror@plt+0x11b04>
  41345c:	tbnz	w0, #0, 413464 <ferror@plt+0x10d34>
  413460:	b	413468 <ferror@plt+0x10d38>
  413464:	b	413480 <ferror@plt+0x10d50>
  413468:	ldur	x0, [x29, #-32]
  41346c:	ldur	x1, [x29, #-40]
  413470:	ldur	x2, [x29, #-48]
  413474:	ldr	x8, [sp]
  413478:	add	x3, x8, #0x13
  41347c:	bl	413104 <ferror@plt+0x109d4>
  413480:	ldur	x0, [x29, #-64]
  413484:	bl	402310 <readdir@plt>
  413488:	str	x0, [sp]
  41348c:	b	41343c <ferror@plt+0x10d0c>
  413490:	ldur	x0, [x29, #-64]
  413494:	bl	402350 <closedir@plt>
  413498:	stur	wzr, [x29, #-20]
  41349c:	ldur	w0, [x29, #-20]
  4134a0:	ldp	x29, x30, [sp, #208]
  4134a4:	add	sp, sp, #0xe0
  4134a8:	ret
  4134ac:	sub	sp, sp, #0x140
  4134b0:	stp	x29, x30, [sp, #288]
  4134b4:	str	x28, [sp, #304]
  4134b8:	add	x29, sp, #0x120
  4134bc:	adrp	x8, 423000 <ferror@plt+0x208d0>
  4134c0:	add	x8, x8, #0x7c2
  4134c4:	adrp	x9, 423000 <ferror@plt+0x208d0>
  4134c8:	add	x9, x9, #0x4ba
  4134cc:	adrp	x10, 424000 <ferror@plt+0x218d0>
  4134d0:	add	x10, x10, #0xdb8
  4134d4:	adrp	x11, 424000 <ferror@plt+0x218d0>
  4134d8:	add	x11, x11, #0xe7c
  4134dc:	adrp	x12, 425000 <ferror@plt+0x228d0>
  4134e0:	add	x12, x12, #0x95
  4134e4:	stur	x0, [x29, #-16]
  4134e8:	stur	w1, [x29, #-20]
  4134ec:	stur	x2, [x29, #-32]
  4134f0:	ldur	x13, [x29, #-16]
  4134f4:	ldr	x13, [x13]
  4134f8:	stur	x13, [x29, #-40]
  4134fc:	stur	wzr, [x29, #-60]
  413500:	ldur	w0, [x29, #-20]
  413504:	mov	x1, x8
  413508:	str	x9, [sp, #112]
  41350c:	str	x10, [sp, #104]
  413510:	str	x11, [sp, #96]
  413514:	str	x12, [sp, #88]
  413518:	bl	4022d0 <fdopen@plt>
  41351c:	stur	x0, [x29, #-56]
  413520:	ldur	x8, [x29, #-56]
  413524:	cbnz	x8, 41358c <ferror@plt+0x10e5c>
  413528:	bl	402680 <__errno_location@plt>
  41352c:	ldr	w8, [x0]
  413530:	mov	w9, wzr
  413534:	subs	w8, w9, w8
  413538:	stur	w8, [x29, #-64]
  41353c:	ldur	x8, [x29, #-16]
  413540:	ldr	x0, [x8]
  413544:	bl	410dac <ferror@plt+0xe67c>
  413548:	cmp	w0, #0x3
  41354c:	b.lt	413578 <ferror@plt+0x10e48>  // b.tstop
  413550:	ldur	x8, [x29, #-16]
  413554:	ldr	x0, [x8]
  413558:	ldur	w6, [x29, #-20]
  41355c:	mov	w1, #0x3                   	// #3
  413560:	ldr	x2, [sp, #104]
  413564:	mov	w3, #0x249                 	// #585
  413568:	ldr	x4, [sp, #96]
  41356c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  413570:	add	x5, x5, #0xe8e
  413574:	bl	410850 <ferror@plt+0xe120>
  413578:	ldur	w0, [x29, #-20]
  41357c:	bl	402380 <close@plt>
  413580:	ldur	w8, [x29, #-64]
  413584:	stur	w8, [x29, #-4]
  413588:	b	413998 <ferror@plt+0x11268>
  41358c:	ldur	x0, [x29, #-56]
  413590:	sub	x1, x29, #0x3c
  413594:	bl	410148 <ferror@plt+0xda18>
  413598:	stur	x0, [x29, #-48]
  41359c:	cbz	x0, 41398c <ferror@plt+0x1125c>
  4135a0:	ldur	x8, [x29, #-48]
  4135a4:	ldrb	w9, [x8]
  4135a8:	cbz	w9, 4135bc <ferror@plt+0x10e8c>
  4135ac:	ldur	x8, [x29, #-48]
  4135b0:	ldrb	w9, [x8]
  4135b4:	cmp	w9, #0x23
  4135b8:	b.ne	4135c0 <ferror@plt+0x10e90>  // b.any
  4135bc:	b	413980 <ferror@plt+0x11250>
  4135c0:	ldur	x0, [x29, #-48]
  4135c4:	ldr	x1, [sp, #112]
  4135c8:	sub	x2, x29, #0x50
  4135cc:	bl	402260 <strtok_r@plt>
  4135d0:	stur	x0, [x29, #-72]
  4135d4:	ldur	x8, [x29, #-72]
  4135d8:	cbnz	x8, 4135e0 <ferror@plt+0x10eb0>
  4135dc:	b	413980 <ferror@plt+0x11250>
  4135e0:	ldur	x0, [x29, #-72]
  4135e4:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4135e8:	add	x1, x1, #0xa6c
  4135ec:	bl	402470 <strcmp@plt>
  4135f0:	cbnz	w0, 41366c <ferror@plt+0x10f3c>
  4135f4:	mov	x8, xzr
  4135f8:	mov	x0, x8
  4135fc:	ldr	x1, [sp, #112]
  413600:	sub	x9, x29, #0x50
  413604:	mov	x2, x9
  413608:	str	x8, [sp, #80]
  41360c:	str	x9, [sp, #72]
  413610:	bl	402260 <strtok_r@plt>
  413614:	stur	x0, [x29, #-88]
  413618:	ldr	x0, [sp, #80]
  41361c:	ldr	x1, [sp, #112]
  413620:	ldr	x2, [sp, #72]
  413624:	bl	402260 <strtok_r@plt>
  413628:	stur	x0, [x29, #-96]
  41362c:	ldur	x0, [x29, #-88]
  413630:	bl	40fb84 <ferror@plt+0xd454>
  413634:	cmp	w0, #0x0
  413638:	cset	w10, lt  // lt = tstop
  41363c:	tbnz	w10, #0, 413654 <ferror@plt+0x10f24>
  413640:	ldur	x0, [x29, #-96]
  413644:	bl	40fb84 <ferror@plt+0xd454>
  413648:	cmp	w0, #0x0
  41364c:	cset	w8, ge  // ge = tcont
  413650:	tbnz	w8, #0, 413658 <ferror@plt+0x10f28>
  413654:	b	41393c <ferror@plt+0x1120c>
  413658:	ldur	x0, [x29, #-16]
  41365c:	ldur	x1, [x29, #-88]
  413660:	ldur	x2, [x29, #-96]
  413664:	bl	414374 <ferror@plt+0x11c44>
  413668:	b	413980 <ferror@plt+0x11250>
  41366c:	ldur	x0, [x29, #-72]
  413670:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  413674:	add	x1, x1, #0xa9e
  413678:	bl	402470 <strcmp@plt>
  41367c:	cbnz	w0, 4136c0 <ferror@plt+0x10f90>
  413680:	mov	x8, xzr
  413684:	mov	x0, x8
  413688:	ldr	x1, [sp, #112]
  41368c:	sub	x2, x29, #0x50
  413690:	bl	402260 <strtok_r@plt>
  413694:	stur	x0, [x29, #-104]
  413698:	ldur	x0, [x29, #-104]
  41369c:	bl	40fb84 <ferror@plt+0xd454>
  4136a0:	cmp	w0, #0x0
  4136a4:	cset	w9, ge  // ge = tcont
  4136a8:	tbnz	w9, #0, 4136b0 <ferror@plt+0x10f80>
  4136ac:	b	41393c <ferror@plt+0x1120c>
  4136b0:	ldur	x0, [x29, #-16]
  4136b4:	ldur	x1, [x29, #-104]
  4136b8:	bl	4144a8 <ferror@plt+0x11d78>
  4136bc:	b	413980 <ferror@plt+0x11250>
  4136c0:	ldur	x0, [x29, #-72]
  4136c4:	adrp	x1, 425000 <ferror@plt+0x228d0>
  4136c8:	add	x1, x1, #0x5a6
  4136cc:	bl	402470 <strcmp@plt>
  4136d0:	cbnz	w0, 413740 <ferror@plt+0x11010>
  4136d4:	mov	x8, xzr
  4136d8:	mov	x0, x8
  4136dc:	ldr	x1, [sp, #112]
  4136e0:	sub	x9, x29, #0x50
  4136e4:	mov	x2, x9
  4136e8:	str	x8, [sp, #64]
  4136ec:	str	x9, [sp, #56]
  4136f0:	bl	402260 <strtok_r@plt>
  4136f4:	stur	x0, [x29, #-112]
  4136f8:	ldr	x0, [sp, #64]
  4136fc:	ldr	x1, [sp, #88]
  413700:	ldr	x2, [sp, #56]
  413704:	bl	402260 <strtok_r@plt>
  413708:	stur	x0, [x29, #-120]
  41370c:	ldur	x0, [x29, #-112]
  413710:	bl	40fb84 <ferror@plt+0xd454>
  413714:	cmp	w0, #0x0
  413718:	cset	w10, lt  // lt = tstop
  41371c:	tbnz	w10, #0, 413728 <ferror@plt+0x10ff8>
  413720:	ldur	x8, [x29, #-120]
  413724:	cbnz	x8, 41372c <ferror@plt+0x10ffc>
  413728:	b	41393c <ferror@plt+0x1120c>
  41372c:	ldur	x0, [x29, #-16]
  413730:	ldur	x1, [x29, #-112]
  413734:	ldur	x2, [x29, #-120]
  413738:	bl	414564 <ferror@plt+0x11e34>
  41373c:	b	413980 <ferror@plt+0x11250>
  413740:	ldur	x0, [x29, #-72]
  413744:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  413748:	add	x1, x1, #0xa84
  41374c:	bl	402470 <strcmp@plt>
  413750:	cbnz	w0, 4137cc <ferror@plt+0x1109c>
  413754:	mov	x8, xzr
  413758:	mov	x0, x8
  41375c:	ldr	x1, [sp, #112]
  413760:	sub	x9, x29, #0x50
  413764:	mov	x2, x9
  413768:	str	x8, [sp, #48]
  41376c:	str	x9, [sp, #40]
  413770:	bl	402260 <strtok_r@plt>
  413774:	stur	x0, [x29, #-128]
  413778:	ldr	x0, [sp, #48]
  41377c:	ldr	x1, [sp, #88]
  413780:	ldr	x2, [sp, #40]
  413784:	bl	402260 <strtok_r@plt>
  413788:	stur	x0, [x29, #-136]
  41378c:	ldur	x0, [x29, #-128]
  413790:	bl	40fb84 <ferror@plt+0xd454>
  413794:	cmp	w0, #0x0
  413798:	cset	w10, lt  // lt = tstop
  41379c:	tbnz	w10, #0, 4137a8 <ferror@plt+0x11078>
  4137a0:	ldur	x8, [x29, #-136]
  4137a4:	cbnz	x8, 4137ac <ferror@plt+0x1107c>
  4137a8:	b	41393c <ferror@plt+0x1120c>
  4137ac:	ldur	x0, [x29, #-16]
  4137b0:	ldur	x1, [x29, #-128]
  4137b4:	ldur	x2, [x29, #-136]
  4137b8:	ldur	x3, [x29, #-72]
  4137bc:	ldur	x8, [x29, #-16]
  4137c0:	add	x4, x8, #0x28
  4137c4:	bl	4146b0 <ferror@plt+0x11f80>
  4137c8:	b	413980 <ferror@plt+0x11250>
  4137cc:	ldur	x0, [x29, #-72]
  4137d0:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4137d4:	add	x1, x1, #0xa93
  4137d8:	bl	402470 <strcmp@plt>
  4137dc:	cbnz	w0, 413858 <ferror@plt+0x11128>
  4137e0:	mov	x8, xzr
  4137e4:	mov	x0, x8
  4137e8:	ldr	x1, [sp, #112]
  4137ec:	sub	x9, x29, #0x50
  4137f0:	mov	x2, x9
  4137f4:	str	x8, [sp, #32]
  4137f8:	str	x9, [sp, #24]
  4137fc:	bl	402260 <strtok_r@plt>
  413800:	str	x0, [sp, #144]
  413804:	ldr	x0, [sp, #32]
  413808:	ldr	x1, [sp, #88]
  41380c:	ldr	x2, [sp, #24]
  413810:	bl	402260 <strtok_r@plt>
  413814:	str	x0, [sp, #136]
  413818:	ldr	x0, [sp, #144]
  41381c:	bl	40fb84 <ferror@plt+0xd454>
  413820:	cmp	w0, #0x0
  413824:	cset	w10, lt  // lt = tstop
  413828:	tbnz	w10, #0, 413834 <ferror@plt+0x11104>
  41382c:	ldr	x8, [sp, #136]
  413830:	cbnz	x8, 413838 <ferror@plt+0x11108>
  413834:	b	41393c <ferror@plt+0x1120c>
  413838:	ldur	x0, [x29, #-16]
  41383c:	ldr	x1, [sp, #144]
  413840:	ldr	x2, [sp, #136]
  413844:	ldur	x3, [x29, #-72]
  413848:	ldur	x8, [x29, #-16]
  41384c:	add	x4, x8, #0x20
  413850:	bl	4146b0 <ferror@plt+0x11f80>
  413854:	b	413980 <ferror@plt+0x11250>
  413858:	ldur	x0, [x29, #-72]
  41385c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  413860:	add	x1, x1, #0xbfe
  413864:	bl	402470 <strcmp@plt>
  413868:	cbnz	w0, 4138d8 <ferror@plt+0x111a8>
  41386c:	mov	x8, xzr
  413870:	mov	x0, x8
  413874:	ldr	x1, [sp, #112]
  413878:	sub	x9, x29, #0x50
  41387c:	mov	x2, x9
  413880:	str	x8, [sp, #16]
  413884:	str	x9, [sp, #8]
  413888:	bl	402260 <strtok_r@plt>
  41388c:	str	x0, [sp, #128]
  413890:	ldr	x0, [sp, #16]
  413894:	ldr	x1, [sp, #88]
  413898:	ldr	x2, [sp, #8]
  41389c:	bl	402260 <strtok_r@plt>
  4138a0:	str	x0, [sp, #120]
  4138a4:	ldr	x0, [sp, #128]
  4138a8:	bl	40fb84 <ferror@plt+0xd454>
  4138ac:	cmp	w0, #0x0
  4138b0:	cset	w10, lt  // lt = tstop
  4138b4:	tbnz	w10, #0, 4138c0 <ferror@plt+0x11190>
  4138b8:	ldr	x8, [sp, #120]
  4138bc:	cbnz	x8, 4138c4 <ferror@plt+0x11194>
  4138c0:	b	41393c <ferror@plt+0x1120c>
  4138c4:	ldur	x0, [x29, #-16]
  4138c8:	ldr	x1, [sp, #128]
  4138cc:	ldr	x2, [sp, #120]
  4138d0:	bl	4147ec <ferror@plt+0x120bc>
  4138d4:	b	413980 <ferror@plt+0x11250>
  4138d8:	ldur	x0, [x29, #-72]
  4138dc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4138e0:	add	x1, x1, #0x52b
  4138e4:	bl	402470 <strcmp@plt>
  4138e8:	cbz	w0, 413900 <ferror@plt+0x111d0>
  4138ec:	ldur	x0, [x29, #-72]
  4138f0:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  4138f4:	add	x1, x1, #0xae5
  4138f8:	bl	402470 <strcmp@plt>
  4138fc:	cbnz	w0, 41393c <ferror@plt+0x1120c>
  413900:	ldur	x0, [x29, #-40]
  413904:	bl	410dac <ferror@plt+0xe67c>
  413908:	cmp	w0, #0x3
  41390c:	b.lt	413938 <ferror@plt+0x11208>  // b.tstop
  413910:	ldur	x0, [x29, #-40]
  413914:	ldur	x6, [x29, #-32]
  413918:	ldur	x7, [x29, #-72]
  41391c:	mov	w1, #0x3                   	// #3
  413920:	ldr	x2, [sp, #104]
  413924:	mov	w3, #0x28c                 	// #652
  413928:	ldr	x4, [sp, #96]
  41392c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  413930:	add	x5, x5, #0xe99
  413934:	bl	410850 <ferror@plt+0xe120>
  413938:	b	413980 <ferror@plt+0x11250>
  41393c:	ldur	x0, [x29, #-40]
  413940:	bl	410dac <ferror@plt+0xe67c>
  413944:	cmp	w0, #0x3
  413948:	b.lt	413980 <ferror@plt+0x11250>  // b.tstop
  41394c:	ldur	x0, [x29, #-40]
  413950:	ldur	x6, [x29, #-32]
  413954:	ldur	w7, [x29, #-60]
  413958:	ldur	x8, [x29, #-72]
  41395c:	mov	w1, #0x3                   	// #3
  413960:	ldr	x2, [sp, #104]
  413964:	mov	w3, #0x290                 	// #656
  413968:	ldr	x4, [sp, #96]
  41396c:	adrp	x5, 424000 <ferror@plt+0x218d0>
  413970:	add	x5, x5, #0xece
  413974:	mov	x9, sp
  413978:	str	x8, [x9]
  41397c:	bl	410850 <ferror@plt+0xe120>
  413980:	ldur	x0, [x29, #-48]
  413984:	bl	4024e0 <free@plt>
  413988:	b	41358c <ferror@plt+0x10e5c>
  41398c:	ldur	x0, [x29, #-56]
  413990:	bl	402240 <fclose@plt>
  413994:	stur	wzr, [x29, #-4]
  413998:	ldur	w0, [x29, #-4]
  41399c:	ldr	x28, [sp, #304]
  4139a0:	ldp	x29, x30, [sp, #288]
  4139a4:	add	sp, sp, #0x140
  4139a8:	ret
  4139ac:	stp	x29, x30, [sp, #-32]!
  4139b0:	str	x28, [sp, #16]
  4139b4:	mov	x29, sp
  4139b8:	sub	sp, sp, #0x1, lsl #12
  4139bc:	sub	sp, sp, #0x70
  4139c0:	sub	x8, x29, #0x20
  4139c4:	mov	x9, xzr
  4139c8:	mov	w10, #0x0                   	// #0
  4139cc:	mov	w11, #0x1                   	// #1
  4139d0:	adrp	x12, 424000 <ferror@plt+0x218d0>
  4139d4:	add	x12, x12, #0xf97
  4139d8:	mov	w1, #0x80000               	// #524288
  4139dc:	str	x0, [x8]
  4139e0:	str	x9, [sp, #48]
  4139e4:	str	x9, [sp, #40]
  4139e8:	strb	w10, [sp, #39]
  4139ec:	strb	w11, [sp, #38]
  4139f0:	mov	x0, x12
  4139f4:	str	x8, [sp, #24]
  4139f8:	bl	402290 <open@plt>
  4139fc:	str	w0, [sp, #76]
  413a00:	ldr	w10, [sp, #76]
  413a04:	cmp	w10, #0x0
  413a08:	cset	w10, ge  // ge = tcont
  413a0c:	tbnz	w10, #0, 413a4c <ferror@plt+0x1131c>
  413a10:	bl	402680 <__errno_location@plt>
  413a14:	ldr	w8, [x0]
  413a18:	mov	w9, wzr
  413a1c:	subs	w8, w9, w8
  413a20:	str	w8, [sp, #72]
  413a24:	ldr	x10, [sp, #24]
  413a28:	ldr	x11, [x10]
  413a2c:	ldr	x11, [x11]
  413a30:	str	x11, [x10, #24]
  413a34:	adrp	x11, 424000 <ferror@plt+0x218d0>
  413a38:	add	x11, x11, #0xfa5
  413a3c:	str	x11, [x10, #16]
  413a40:	ldr	w8, [sp, #72]
  413a44:	str	w8, [x10, #12]
  413a48:	b	413cb8 <ferror@plt+0x11588>
  413a4c:	ldr	w0, [sp, #76]
  413a50:	add	x1, sp, #0x50
  413a54:	mov	x2, #0x1000                	// #4096
  413a58:	bl	40fe84 <ferror@plt+0xd754>
  413a5c:	str	w0, [sp, #72]
  413a60:	ldr	w0, [sp, #76]
  413a64:	bl	402380 <close@plt>
  413a68:	ldr	w8, [sp, #72]
  413a6c:	cmp	w8, #0x0
  413a70:	cset	w8, ge  // ge = tcont
  413a74:	tbnz	w8, #0, 413af8 <ferror@plt+0x113c8>
  413a78:	ldr	x8, [sp, #24]
  413a7c:	ldr	x9, [x8]
  413a80:	ldr	x0, [x9]
  413a84:	bl	410dac <ferror@plt+0xe67c>
  413a88:	cmp	w0, #0x3
  413a8c:	b.lt	413ae8 <ferror@plt+0x113b8>  // b.tstop
  413a90:	ldr	x8, [sp, #24]
  413a94:	ldr	x9, [x8]
  413a98:	ldr	x0, [x9]
  413a9c:	ldr	w10, [sp, #72]
  413aa0:	mov	w11, wzr
  413aa4:	subs	w10, w11, w10
  413aa8:	str	x0, [sp, #16]
  413aac:	mov	w0, w10
  413ab0:	bl	402370 <strerror@plt>
  413ab4:	ldr	x8, [sp, #16]
  413ab8:	str	x0, [sp, #8]
  413abc:	mov	x0, x8
  413ac0:	mov	w1, #0x3                   	// #3
  413ac4:	adrp	x2, 424000 <ferror@plt+0x218d0>
  413ac8:	add	x2, x2, #0xdb8
  413acc:	mov	w3, #0x201                 	// #513
  413ad0:	adrp	x4, 424000 <ferror@plt+0x218d0>
  413ad4:	add	x4, x4, #0xfd5
  413ad8:	adrp	x5, 424000 <ferror@plt+0x218d0>
  413adc:	add	x5, x5, #0xff0
  413ae0:	ldr	x6, [sp, #8]
  413ae4:	bl	410850 <ferror@plt+0xe120>
  413ae8:	ldr	w8, [sp, #72]
  413aec:	ldr	x9, [sp, #24]
  413af0:	str	w8, [x9, #12]
  413af4:	b	413cb8 <ferror@plt+0x11588>
  413af8:	add	x8, sp, #0x50
  413afc:	str	x8, [sp, #64]
  413b00:	str	x8, [sp, #56]
  413b04:	ldr	x8, [sp, #64]
  413b08:	ldrb	w9, [x8]
  413b0c:	mov	w10, #0x0                   	// #0
  413b10:	str	w10, [sp, #4]
  413b14:	cbz	w9, 413b2c <ferror@plt+0x113fc>
  413b18:	ldr	x8, [sp, #64]
  413b1c:	ldrb	w9, [x8]
  413b20:	cmp	w9, #0xa
  413b24:	cset	w9, ne  // ne = any
  413b28:	str	w9, [sp, #4]
  413b2c:	ldr	w8, [sp, #4]
  413b30:	tbnz	w8, #0, 413b38 <ferror@plt+0x11408>
  413b34:	b	413c80 <ferror@plt+0x11550>
  413b38:	ldr	x8, [sp, #64]
  413b3c:	ldrb	w9, [x8]
  413b40:	cmp	w9, #0x22
  413b44:	b.ne	413b90 <ferror@plt+0x11460>  // b.any
  413b48:	ldrb	w8, [sp, #39]
  413b4c:	mov	w9, #0x1                   	// #1
  413b50:	eor	w8, w8, #0x1
  413b54:	and	w8, w8, w9
  413b58:	strb	w8, [sp, #39]
  413b5c:	ldrb	w8, [sp, #39]
  413b60:	tbnz	w8, #0, 413b68 <ferror@plt+0x11438>
  413b64:	b	413b74 <ferror@plt+0x11444>
  413b68:	mov	w8, #0x0                   	// #0
  413b6c:	strb	w8, [sp, #38]
  413b70:	b	413b8c <ferror@plt+0x1145c>
  413b74:	ldr	x8, [sp, #48]
  413b78:	cbz	x8, 413b8c <ferror@plt+0x1145c>
  413b7c:	ldr	x8, [sp, #40]
  413b80:	cbz	x8, 413b8c <ferror@plt+0x1145c>
  413b84:	mov	w8, #0x1                   	// #1
  413b88:	strb	w8, [sp, #38]
  413b8c:	b	413c70 <ferror@plt+0x11540>
  413b90:	ldrb	w8, [sp, #39]
  413b94:	tbnz	w8, #0, 413b9c <ferror@plt+0x1146c>
  413b98:	b	413ba0 <ferror@plt+0x11470>
  413b9c:	b	413c70 <ferror@plt+0x11540>
  413ba0:	ldr	x8, [sp, #64]
  413ba4:	ldrb	w9, [x8]
  413ba8:	cmp	w9, #0x20
  413bac:	str	w9, [sp]
  413bb0:	b.eq	413bd8 <ferror@plt+0x114a8>  // b.none
  413bb4:	b	413bb8 <ferror@plt+0x11488>
  413bb8:	ldr	w8, [sp]
  413bbc:	cmp	w8, #0x2e
  413bc0:	b.eq	413c2c <ferror@plt+0x114fc>  // b.none
  413bc4:	b	413bc8 <ferror@plt+0x11498>
  413bc8:	ldr	w8, [sp]
  413bcc:	cmp	w8, #0x3d
  413bd0:	b.eq	413c50 <ferror@plt+0x11520>  // b.none
  413bd4:	b	413c70 <ferror@plt+0x11540>
  413bd8:	ldr	x8, [sp, #64]
  413bdc:	mov	w9, #0x0                   	// #0
  413be0:	strb	w9, [x8]
  413be4:	ldrb	w9, [sp, #38]
  413be8:	tbnz	w9, #0, 413bf0 <ferror@plt+0x114c0>
  413bec:	b	413c08 <ferror@plt+0x114d8>
  413bf0:	ldr	x8, [sp, #24]
  413bf4:	ldr	x0, [x8]
  413bf8:	ldr	x1, [sp, #56]
  413bfc:	ldr	x2, [sp, #48]
  413c00:	ldr	x3, [sp, #40]
  413c04:	bl	414dc8 <ferror@plt+0x12698>
  413c08:	mov	x8, xzr
  413c0c:	str	x8, [sp, #40]
  413c10:	str	x8, [sp, #48]
  413c14:	ldr	x8, [sp, #64]
  413c18:	add	x8, x8, #0x1
  413c1c:	str	x8, [sp, #56]
  413c20:	mov	w9, #0x1                   	// #1
  413c24:	strb	w9, [sp, #38]
  413c28:	b	413c70 <ferror@plt+0x11540>
  413c2c:	ldr	x8, [sp, #48]
  413c30:	cbnz	x8, 413c4c <ferror@plt+0x1151c>
  413c34:	ldr	x8, [sp, #64]
  413c38:	mov	w9, #0x0                   	// #0
  413c3c:	strb	w9, [x8]
  413c40:	ldr	x8, [sp, #64]
  413c44:	add	x8, x8, #0x1
  413c48:	str	x8, [sp, #48]
  413c4c:	b	413c70 <ferror@plt+0x11540>
  413c50:	ldr	x8, [sp, #48]
  413c54:	cbz	x8, 413c68 <ferror@plt+0x11538>
  413c58:	ldr	x8, [sp, #64]
  413c5c:	add	x8, x8, #0x1
  413c60:	str	x8, [sp, #40]
  413c64:	b	413c70 <ferror@plt+0x11540>
  413c68:	mov	w8, #0x0                   	// #0
  413c6c:	strb	w8, [sp, #38]
  413c70:	ldr	x8, [sp, #64]
  413c74:	add	x8, x8, #0x1
  413c78:	str	x8, [sp, #64]
  413c7c:	b	413b04 <ferror@plt+0x113d4>
  413c80:	ldr	x8, [sp, #64]
  413c84:	mov	w9, #0x0                   	// #0
  413c88:	strb	w9, [x8]
  413c8c:	ldrb	w9, [sp, #38]
  413c90:	tbnz	w9, #0, 413c98 <ferror@plt+0x11568>
  413c94:	b	413cb0 <ferror@plt+0x11580>
  413c98:	ldr	x8, [sp, #24]
  413c9c:	ldr	x0, [x8]
  413ca0:	ldr	x1, [sp, #56]
  413ca4:	ldr	x2, [sp, #48]
  413ca8:	ldr	x3, [sp, #40]
  413cac:	bl	414dc8 <ferror@plt+0x12698>
  413cb0:	ldr	x8, [sp, #24]
  413cb4:	str	wzr, [x8, #12]
  413cb8:	ldr	x8, [sp, #24]
  413cbc:	ldr	w0, [x8, #12]
  413cc0:	add	sp, sp, #0x1, lsl #12
  413cc4:	add	sp, sp, #0x70
  413cc8:	ldr	x28, [sp, #16]
  413ccc:	ldp	x29, x30, [sp], #32
  413cd0:	ret
  413cd4:	sub	sp, sp, #0x20
  413cd8:	stp	x29, x30, [sp, #16]
  413cdc:	add	x29, sp, #0x10
  413ce0:	str	x0, [sp]
  413ce4:	ldr	x8, [sp]
  413ce8:	cbnz	x8, 413cf8 <ferror@plt+0x115c8>
  413cec:	mov	x8, xzr
  413cf0:	str	x8, [sp, #8]
  413cf4:	b	413d0c <ferror@plt+0x115dc>
  413cf8:	ldr	x0, [sp]
  413cfc:	mov	w8, wzr
  413d00:	mov	w1, w8
  413d04:	bl	413d1c <ferror@plt+0x115ec>
  413d08:	str	x0, [sp, #8]
  413d0c:	ldr	x0, [sp, #8]
  413d10:	ldp	x29, x30, [sp, #16]
  413d14:	add	sp, sp, #0x20
  413d18:	ret
  413d1c:	sub	sp, sp, #0x40
  413d20:	stp	x29, x30, [sp, #48]
  413d24:	add	x29, sp, #0x30
  413d28:	mov	x8, #0x1                   	// #1
  413d2c:	mov	x9, #0x30                  	// #48
  413d30:	stur	x0, [x29, #-16]
  413d34:	stur	w1, [x29, #-20]
  413d38:	mov	x0, x8
  413d3c:	mov	x1, x9
  413d40:	bl	4022f0 <calloc@plt>
  413d44:	str	x0, [sp, #16]
  413d48:	ldur	x0, [x29, #-16]
  413d4c:	bl	4122f0 <ferror@plt+0xfbc0>
  413d50:	str	x0, [sp, #8]
  413d54:	ldr	x8, [sp, #16]
  413d58:	cbnz	x8, 413d68 <ferror@plt+0x11638>
  413d5c:	mov	x8, xzr
  413d60:	stur	x8, [x29, #-8]
  413d64:	b	413ee0 <ferror@plt+0x117b0>
  413d68:	ldur	w8, [x29, #-20]
  413d6c:	ldr	x9, [sp, #16]
  413d70:	str	w8, [x9]
  413d74:	ldur	w8, [x29, #-20]
  413d78:	subs	w8, w8, #0x0
  413d7c:	mov	w9, w8
  413d80:	ubfx	x9, x9, #0, #32
  413d84:	cmp	x9, #0x5
  413d88:	str	x9, [sp]
  413d8c:	b.hi	413ed8 <ferror@plt+0x117a8>  // b.pmore
  413d90:	adrp	x8, 424000 <ferror@plt+0x218d0>
  413d94:	add	x8, x8, #0xda0
  413d98:	ldr	x11, [sp]
  413d9c:	ldrsw	x10, [x8, x11, lsl #2]
  413da0:	add	x9, x8, x10
  413da4:	br	x9
  413da8:	ldr	x8, [sp, #8]
  413dac:	ldr	x8, [x8, #16]
  413db0:	ldr	x9, [sp, #16]
  413db4:	str	x8, [x9, #8]
  413db8:	ldr	x8, [sp, #16]
  413dbc:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413dc0:	add	x9, x9, #0x970
  413dc4:	str	x9, [x8, #32]
  413dc8:	b	413ed8 <ferror@plt+0x117a8>
  413dcc:	ldr	x8, [sp, #8]
  413dd0:	ldr	x8, [x8, #40]
  413dd4:	ldr	x9, [sp, #16]
  413dd8:	str	x8, [x9, #8]
  413ddc:	ldr	x8, [sp, #16]
  413de0:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413de4:	add	x9, x9, #0xa3c
  413de8:	str	x9, [x8, #32]
  413dec:	ldr	x8, [sp, #16]
  413df0:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413df4:	add	x9, x9, #0xa18
  413df8:	str	x9, [x8, #40]
  413dfc:	b	413ed8 <ferror@plt+0x117a8>
  413e00:	ldr	x8, [sp, #8]
  413e04:	ldr	x8, [x8, #32]
  413e08:	ldr	x9, [sp, #16]
  413e0c:	str	x8, [x9, #8]
  413e10:	ldr	x8, [sp, #16]
  413e14:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413e18:	add	x9, x9, #0xa3c
  413e1c:	str	x9, [x8, #32]
  413e20:	ldr	x8, [sp, #16]
  413e24:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413e28:	add	x9, x9, #0xa18
  413e2c:	str	x9, [x8, #40]
  413e30:	b	413ed8 <ferror@plt+0x117a8>
  413e34:	ldr	x8, [sp, #8]
  413e38:	ldr	x8, [x8, #8]
  413e3c:	ldr	x9, [sp, #16]
  413e40:	str	x8, [x9, #8]
  413e44:	ldr	x8, [sp, #16]
  413e48:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413e4c:	add	x9, x9, #0x988
  413e50:	str	x9, [x8, #32]
  413e54:	ldr	x8, [sp, #16]
  413e58:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413e5c:	add	x9, x9, #0x9ac
  413e60:	str	x9, [x8, #40]
  413e64:	b	413ed8 <ferror@plt+0x117a8>
  413e68:	ldr	x8, [sp, #8]
  413e6c:	ldr	x8, [x8, #24]
  413e70:	ldr	x9, [sp, #16]
  413e74:	str	x8, [x9, #8]
  413e78:	ldr	x8, [sp, #16]
  413e7c:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413e80:	add	x9, x9, #0x9f4
  413e84:	str	x9, [x8, #32]
  413e88:	ldr	x8, [sp, #16]
  413e8c:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413e90:	add	x9, x9, #0x9d0
  413e94:	str	x9, [x8, #40]
  413e98:	b	413ed8 <ferror@plt+0x117a8>
  413e9c:	ldr	x8, [sp, #8]
  413ea0:	ldr	x8, [x8, #48]
  413ea4:	ldr	x9, [sp, #16]
  413ea8:	str	x8, [x9, #8]
  413eac:	ldr	x8, [sp, #16]
  413eb0:	adrp	x9, 412000 <ferror@plt+0xf8d0>
  413eb4:	add	x9, x9, #0xa60
  413eb8:	str	x9, [x8, #32]
  413ebc:	ldr	x8, [sp, #16]
  413ec0:	adrp	x9, 414000 <ferror@plt+0x118d0>
  413ec4:	add	x9, x9, #0xee4
  413ec8:	str	x9, [x8, #40]
  413ecc:	ldr	x8, [sp, #16]
  413ed0:	mov	w10, #0x1                   	// #1
  413ed4:	strb	w10, [x8, #4]
  413ed8:	ldr	x8, [sp, #16]
  413edc:	stur	x8, [x29, #-8]
  413ee0:	ldur	x0, [x29, #-8]
  413ee4:	ldp	x29, x30, [sp, #48]
  413ee8:	add	sp, sp, #0x40
  413eec:	ret
  413ef0:	sub	sp, sp, #0x20
  413ef4:	stp	x29, x30, [sp, #16]
  413ef8:	add	x29, sp, #0x10
  413efc:	str	x0, [sp]
  413f00:	ldr	x8, [sp]
  413f04:	cbnz	x8, 413f14 <ferror@plt+0x117e4>
  413f08:	mov	x8, xzr
  413f0c:	str	x8, [sp, #8]
  413f10:	b	413f24 <ferror@plt+0x117f4>
  413f14:	ldr	x0, [sp]
  413f18:	mov	w1, #0x1                   	// #1
  413f1c:	bl	413d1c <ferror@plt+0x115ec>
  413f20:	str	x0, [sp, #8]
  413f24:	ldr	x0, [sp, #8]
  413f28:	ldp	x29, x30, [sp, #16]
  413f2c:	add	sp, sp, #0x20
  413f30:	ret
  413f34:	sub	sp, sp, #0x20
  413f38:	stp	x29, x30, [sp, #16]
  413f3c:	add	x29, sp, #0x10
  413f40:	str	x0, [sp]
  413f44:	ldr	x8, [sp]
  413f48:	cbnz	x8, 413f58 <ferror@plt+0x11828>
  413f4c:	mov	x8, xzr
  413f50:	str	x8, [sp, #8]
  413f54:	b	413f68 <ferror@plt+0x11838>
  413f58:	ldr	x0, [sp]
  413f5c:	mov	w1, #0x2                   	// #2
  413f60:	bl	413d1c <ferror@plt+0x115ec>
  413f64:	str	x0, [sp, #8]
  413f68:	ldr	x0, [sp, #8]
  413f6c:	ldp	x29, x30, [sp, #16]
  413f70:	add	sp, sp, #0x20
  413f74:	ret
  413f78:	sub	sp, sp, #0x20
  413f7c:	stp	x29, x30, [sp, #16]
  413f80:	add	x29, sp, #0x10
  413f84:	str	x0, [sp]
  413f88:	ldr	x8, [sp]
  413f8c:	cbnz	x8, 413f9c <ferror@plt+0x1186c>
  413f90:	mov	x8, xzr
  413f94:	str	x8, [sp, #8]
  413f98:	b	413fac <ferror@plt+0x1187c>
  413f9c:	ldr	x0, [sp]
  413fa0:	mov	w1, #0x3                   	// #3
  413fa4:	bl	413d1c <ferror@plt+0x115ec>
  413fa8:	str	x0, [sp, #8]
  413fac:	ldr	x0, [sp, #8]
  413fb0:	ldp	x29, x30, [sp, #16]
  413fb4:	add	sp, sp, #0x20
  413fb8:	ret
  413fbc:	sub	sp, sp, #0x20
  413fc0:	stp	x29, x30, [sp, #16]
  413fc4:	add	x29, sp, #0x10
  413fc8:	str	x0, [sp]
  413fcc:	ldr	x8, [sp]
  413fd0:	cbnz	x8, 413fe0 <ferror@plt+0x118b0>
  413fd4:	mov	x8, xzr
  413fd8:	str	x8, [sp, #8]
  413fdc:	b	413ff0 <ferror@plt+0x118c0>
  413fe0:	ldr	x0, [sp]
  413fe4:	mov	w1, #0x4                   	// #4
  413fe8:	bl	413d1c <ferror@plt+0x115ec>
  413fec:	str	x0, [sp, #8]
  413ff0:	ldr	x0, [sp, #8]
  413ff4:	ldp	x29, x30, [sp, #16]
  413ff8:	add	sp, sp, #0x20
  413ffc:	ret
  414000:	sub	sp, sp, #0x20
  414004:	stp	x29, x30, [sp, #16]
  414008:	add	x29, sp, #0x10
  41400c:	str	x0, [sp]
  414010:	ldr	x8, [sp]
  414014:	cbnz	x8, 414024 <ferror@plt+0x118f4>
  414018:	mov	x8, xzr
  41401c:	str	x8, [sp, #8]
  414020:	b	414034 <ferror@plt+0x11904>
  414024:	ldr	x0, [sp]
  414028:	mov	w1, #0x5                   	// #5
  41402c:	bl	413d1c <ferror@plt+0x115ec>
  414030:	str	x0, [sp, #8]
  414034:	ldr	x0, [sp, #8]
  414038:	ldp	x29, x30, [sp, #16]
  41403c:	add	sp, sp, #0x20
  414040:	ret
  414044:	sub	sp, sp, #0x20
  414048:	stp	x29, x30, [sp, #16]
  41404c:	add	x29, sp, #0x10
  414050:	str	x0, [sp]
  414054:	ldr	x8, [sp]
  414058:	cbz	x8, 414068 <ferror@plt+0x11938>
  41405c:	ldr	x8, [sp]
  414060:	ldr	x8, [x8, #16]
  414064:	cbnz	x8, 414074 <ferror@plt+0x11944>
  414068:	mov	x8, xzr
  41406c:	str	x8, [sp, #8]
  414070:	b	41408c <ferror@plt+0x1195c>
  414074:	ldr	x8, [sp]
  414078:	ldr	x8, [x8, #32]
  41407c:	ldr	x9, [sp]
  414080:	ldr	x0, [x9, #16]
  414084:	blr	x8
  414088:	str	x0, [sp, #8]
  41408c:	ldr	x0, [sp, #8]
  414090:	ldp	x29, x30, [sp, #16]
  414094:	add	sp, sp, #0x20
  414098:	ret
  41409c:	sub	sp, sp, #0x30
  4140a0:	stp	x29, x30, [sp, #32]
  4140a4:	add	x29, sp, #0x20
  4140a8:	str	x0, [sp, #16]
  4140ac:	ldr	x8, [sp, #16]
  4140b0:	cbz	x8, 4140c0 <ferror@plt+0x11990>
  4140b4:	ldr	x8, [sp, #16]
  4140b8:	ldr	x8, [x8, #16]
  4140bc:	cbnz	x8, 4140cc <ferror@plt+0x1199c>
  4140c0:	mov	x8, xzr
  4140c4:	stur	x8, [x29, #-8]
  4140c8:	b	41414c <ferror@plt+0x11a1c>
  4140cc:	ldr	x8, [sp, #16]
  4140d0:	ldr	x8, [x8, #40]
  4140d4:	cbnz	x8, 4140e4 <ferror@plt+0x119b4>
  4140d8:	mov	x8, xzr
  4140dc:	stur	x8, [x29, #-8]
  4140e0:	b	41414c <ferror@plt+0x11a1c>
  4140e4:	ldr	x8, [sp, #16]
  4140e8:	ldrb	w9, [x8, #4]
  4140ec:	tbnz	w9, #0, 4140f4 <ferror@plt+0x119c4>
  4140f0:	b	41412c <ferror@plt+0x119fc>
  4140f4:	ldr	x8, [sp, #16]
  4140f8:	str	x8, [sp]
  4140fc:	ldr	x8, [sp]
  414100:	ldr	x0, [x8, #24]
  414104:	bl	4024e0 <free@plt>
  414108:	ldr	x8, [sp, #16]
  41410c:	ldr	x8, [x8, #40]
  414110:	ldr	x9, [sp, #16]
  414114:	ldr	x0, [x9, #16]
  414118:	blr	x8
  41411c:	ldr	x8, [sp]
  414120:	str	x0, [x8, #24]
  414124:	str	x0, [sp, #8]
  414128:	b	414144 <ferror@plt+0x11a14>
  41412c:	ldr	x8, [sp, #16]
  414130:	ldr	x8, [x8, #40]
  414134:	ldr	x9, [sp, #16]
  414138:	ldr	x0, [x9, #16]
  41413c:	blr	x8
  414140:	str	x0, [sp, #8]
  414144:	ldr	x8, [sp, #8]
  414148:	stur	x8, [x29, #-8]
  41414c:	ldur	x0, [x29, #-8]
  414150:	ldp	x29, x30, [sp, #32]
  414154:	add	sp, sp, #0x30
  414158:	ret
  41415c:	sub	sp, sp, #0x20
  414160:	stp	x29, x30, [sp, #16]
  414164:	add	x29, sp, #0x10
  414168:	str	x0, [sp]
  41416c:	ldr	x8, [sp]
  414170:	cbnz	x8, 414184 <ferror@plt+0x11a54>
  414174:	mov	w8, wzr
  414178:	and	w8, w8, #0x1
  41417c:	sturb	w8, [x29, #-1]
  414180:	b	4141f0 <ferror@plt+0x11ac0>
  414184:	ldr	x8, [sp]
  414188:	ldr	x8, [x8, #16]
  41418c:	cbnz	x8, 4141bc <ferror@plt+0x11a8c>
  414190:	ldr	x8, [sp]
  414194:	ldr	x8, [x8, #8]
  414198:	ldr	x9, [sp]
  41419c:	str	x8, [x9, #16]
  4141a0:	ldr	x8, [sp]
  4141a4:	ldr	x8, [x8, #16]
  4141a8:	cmp	x8, #0x0
  4141ac:	cset	w10, ne  // ne = any
  4141b0:	and	w10, w10, #0x1
  4141b4:	sturb	w10, [x29, #-1]
  4141b8:	b	4141f0 <ferror@plt+0x11ac0>
  4141bc:	ldr	x8, [sp]
  4141c0:	ldr	x0, [x8, #8]
  4141c4:	ldr	x8, [sp]
  4141c8:	ldr	x1, [x8, #16]
  4141cc:	bl	4127ec <ferror@plt+0x100bc>
  4141d0:	ldr	x8, [sp]
  4141d4:	str	x0, [x8, #16]
  4141d8:	ldr	x8, [sp]
  4141dc:	ldr	x8, [x8, #16]
  4141e0:	cmp	x8, #0x0
  4141e4:	cset	w9, ne  // ne = any
  4141e8:	and	w9, w9, #0x1
  4141ec:	sturb	w9, [x29, #-1]
  4141f0:	ldurb	w8, [x29, #-1]
  4141f4:	and	w0, w8, #0x1
  4141f8:	ldp	x29, x30, [sp, #16]
  4141fc:	add	sp, sp, #0x20
  414200:	ret
  414204:	sub	sp, sp, #0x20
  414208:	stp	x29, x30, [sp, #16]
  41420c:	add	x29, sp, #0x10
  414210:	str	x0, [sp, #8]
  414214:	ldr	x8, [sp, #8]
  414218:	ldr	x0, [x8, #24]
  41421c:	bl	4024e0 <free@plt>
  414220:	ldr	x0, [sp, #8]
  414224:	bl	4024e0 <free@plt>
  414228:	ldp	x29, x30, [sp, #16]
  41422c:	add	sp, sp, #0x20
  414230:	ret
  414234:	sub	sp, sp, #0xc0
  414238:	stp	x29, x30, [sp, #176]
  41423c:	add	x29, sp, #0xb0
  414240:	stur	x0, [x29, #-16]
  414244:	stur	x1, [x29, #-24]
  414248:	stur	x2, [x29, #-32]
  41424c:	stur	x3, [x29, #-40]
  414250:	ldur	x0, [x29, #-40]
  414254:	bl	4020e0 <strlen@plt>
  414258:	stur	x0, [x29, #-48]
  41425c:	ldur	x8, [x29, #-40]
  414260:	ldrb	w9, [x8]
  414264:	cmp	w9, #0x2e
  414268:	b.ne	41427c <ferror@plt+0x11b4c>  // b.any
  41426c:	mov	w8, #0x1                   	// #1
  414270:	and	w8, w8, #0x1
  414274:	sturb	w8, [x29, #-1]
  414278:	b	414360 <ferror@plt+0x11c30>
  41427c:	ldur	x8, [x29, #-48]
  414280:	cmp	x8, #0x6
  414284:	b.cc	4142c8 <ferror@plt+0x11b98>  // b.lo, b.ul, b.last
  414288:	ldur	x8, [x29, #-40]
  41428c:	ldur	x9, [x29, #-48]
  414290:	subs	x9, x9, #0x5
  414294:	add	x0, x8, x9
  414298:	adrp	x1, 423000 <ferror@plt+0x208d0>
  41429c:	add	x1, x1, #0x447
  4142a0:	bl	402470 <strcmp@plt>
  4142a4:	cbz	w0, 4142d8 <ferror@plt+0x11ba8>
  4142a8:	ldur	x8, [x29, #-40]
  4142ac:	ldur	x9, [x29, #-48]
  4142b0:	subs	x9, x9, #0x6
  4142b4:	add	x0, x8, x9
  4142b8:	adrp	x1, 423000 <ferror@plt+0x208d0>
  4142bc:	add	x1, x1, #0xbdd
  4142c0:	bl	402470 <strcmp@plt>
  4142c4:	cbz	w0, 4142d8 <ferror@plt+0x11ba8>
  4142c8:	mov	w8, #0x1                   	// #1
  4142cc:	and	w8, w8, #0x1
  4142d0:	sturb	w8, [x29, #-1]
  4142d4:	b	414360 <ferror@plt+0x11c30>
  4142d8:	ldur	x0, [x29, #-24]
  4142dc:	bl	402590 <dirfd@plt>
  4142e0:	ldur	x1, [x29, #-40]
  4142e4:	mov	x2, sp
  4142e8:	mov	w8, wzr
  4142ec:	mov	w3, w8
  4142f0:	bl	420660 <ferror@plt+0x1df30>
  4142f4:	ldr	w8, [sp, #16]
  4142f8:	and	w8, w8, #0xf000
  4142fc:	cmp	w8, #0x4, lsl #12
  414300:	b.ne	414354 <ferror@plt+0x11c24>  // b.any
  414304:	ldur	x0, [x29, #-16]
  414308:	bl	410dac <ferror@plt+0xe67c>
  41430c:	cmp	w0, #0x3
  414310:	b.lt	414344 <ferror@plt+0x11c14>  // b.tstop
  414314:	ldur	x0, [x29, #-16]
  414318:	ldur	x6, [x29, #-32]
  41431c:	ldur	x7, [x29, #-40]
  414320:	mov	w1, #0x3                   	// #3
  414324:	adrp	x2, 424000 <ferror@plt+0x218d0>
  414328:	add	x2, x2, #0xdb8
  41432c:	mov	w3, #0x2cc                 	// #716
  414330:	adrp	x4, 424000 <ferror@plt+0x218d0>
  414334:	add	x4, x4, #0xe66
  414338:	adrp	x5, 423000 <ferror@plt+0x208d0>
  41433c:	add	x5, x5, #0x46e
  414340:	bl	410850 <ferror@plt+0xe120>
  414344:	mov	w8, #0x1                   	// #1
  414348:	and	w8, w8, #0x1
  41434c:	sturb	w8, [x29, #-1]
  414350:	b	414360 <ferror@plt+0x11c30>
  414354:	mov	w8, wzr
  414358:	and	w8, w8, #0x1
  41435c:	sturb	w8, [x29, #-1]
  414360:	ldurb	w8, [x29, #-1]
  414364:	and	w0, w8, #0x1
  414368:	ldp	x29, x30, [sp, #176]
  41436c:	add	sp, sp, #0xc0
  414370:	ret
  414374:	sub	sp, sp, #0x70
  414378:	stp	x29, x30, [sp, #96]
  41437c:	add	x29, sp, #0x60
  414380:	adrp	x8, 424000 <ferror@plt+0x218d0>
  414384:	add	x8, x8, #0xf00
  414388:	stur	x0, [x29, #-32]
  41438c:	stur	x1, [x29, #-40]
  414390:	str	x2, [sp, #48]
  414394:	ldur	x0, [x29, #-40]
  414398:	str	x8, [sp]
  41439c:	bl	4020e0 <strlen@plt>
  4143a0:	add	x8, x0, #0x1
  4143a4:	str	x8, [sp, #24]
  4143a8:	ldr	x0, [sp, #48]
  4143ac:	bl	4020e0 <strlen@plt>
  4143b0:	add	x8, x0, #0x1
  4143b4:	str	x8, [sp, #16]
  4143b8:	ldur	x8, [x29, #-32]
  4143bc:	ldr	x8, [x8]
  4143c0:	stur	x8, [x29, #-8]
  4143c4:	ldr	x8, [sp]
  4143c8:	stur	x8, [x29, #-16]
  4143cc:	ldr	x9, [sp, #24]
  4143d0:	add	x9, x9, #0x8
  4143d4:	ldr	x10, [sp, #16]
  4143d8:	add	x0, x9, x10
  4143dc:	bl	402280 <malloc@plt>
  4143e0:	str	x0, [sp, #40]
  4143e4:	ldr	x8, [sp, #40]
  4143e8:	cbnz	x8, 414400 <ferror@plt+0x11cd0>
  4143ec:	mov	w8, #0xfffffff4            	// #-12
  4143f0:	stur	w8, [x29, #-20]
  4143f4:	mov	w8, #0x1                   	// #1
  4143f8:	str	w8, [sp, #12]
  4143fc:	b	414490 <ferror@plt+0x11d60>
  414400:	ldr	x8, [sp, #16]
  414404:	add	x8, x8, #0x8
  414408:	ldr	x9, [sp, #40]
  41440c:	add	x8, x9, x8
  414410:	ldr	x9, [sp, #40]
  414414:	str	x8, [x9]
  414418:	ldr	x8, [sp, #40]
  41441c:	add	x0, x8, #0x8
  414420:	ldr	x1, [sp, #48]
  414424:	ldr	x2, [sp, #16]
  414428:	bl	4020a0 <memcpy@plt>
  41442c:	ldr	x8, [sp, #40]
  414430:	ldr	x0, [x8]
  414434:	ldur	x1, [x29, #-40]
  414438:	ldr	x2, [sp, #24]
  41443c:	bl	4020a0 <memcpy@plt>
  414440:	ldur	x8, [x29, #-32]
  414444:	ldr	x0, [x8, #8]
  414448:	ldr	x1, [sp, #40]
  41444c:	bl	412308 <ferror@plt+0xfbd8>
  414450:	str	x0, [sp, #32]
  414454:	ldr	x8, [sp, #32]
  414458:	cbnz	x8, 414470 <ferror@plt+0x11d40>
  41445c:	mov	w8, #0xfffffff4            	// #-12
  414460:	stur	w8, [x29, #-20]
  414464:	mov	w8, #0x1                   	// #1
  414468:	str	w8, [sp, #12]
  41446c:	b	414490 <ferror@plt+0x11d60>
  414470:	mov	x8, xzr
  414474:	str	x8, [sp, #40]
  414478:	ldr	x8, [sp, #32]
  41447c:	ldur	x9, [x29, #-32]
  414480:	str	x8, [x9, #8]
  414484:	stur	wzr, [x29, #-20]
  414488:	mov	w10, #0x1                   	// #1
  41448c:	str	w10, [sp, #12]
  414490:	add	x0, sp, #0x28
  414494:	bl	414da0 <ferror@plt+0x12670>
  414498:	ldur	w0, [x29, #-20]
  41449c:	ldp	x29, x30, [sp, #96]
  4144a0:	add	sp, sp, #0x70
  4144a4:	ret
  4144a8:	sub	sp, sp, #0x50
  4144ac:	stp	x29, x30, [sp, #64]
  4144b0:	add	x29, sp, #0x40
  4144b4:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4144b8:	add	x8, x8, #0xb60
  4144bc:	str	x0, [sp, #32]
  4144c0:	str	x1, [sp, #24]
  4144c4:	ldr	x9, [sp, #32]
  4144c8:	ldr	x9, [x9]
  4144cc:	stur	x9, [x29, #-8]
  4144d0:	stur	x8, [x29, #-16]
  4144d4:	ldr	x0, [sp, #24]
  4144d8:	bl	402340 <strdup@plt>
  4144dc:	str	x0, [sp, #16]
  4144e0:	ldr	x8, [sp, #16]
  4144e4:	cbnz	x8, 4144fc <ferror@plt+0x11dcc>
  4144e8:	mov	w8, #0xfffffff4            	// #-12
  4144ec:	stur	w8, [x29, #-20]
  4144f0:	mov	w8, #0x1                   	// #1
  4144f4:	str	w8, [sp, #4]
  4144f8:	b	41454c <ferror@plt+0x11e1c>
  4144fc:	ldr	x8, [sp, #32]
  414500:	ldr	x0, [x8, #16]
  414504:	ldr	x1, [sp, #16]
  414508:	bl	412308 <ferror@plt+0xfbd8>
  41450c:	str	x0, [sp, #8]
  414510:	ldr	x8, [sp, #8]
  414514:	cbnz	x8, 41452c <ferror@plt+0x11dfc>
  414518:	mov	w8, #0xfffffff4            	// #-12
  41451c:	stur	w8, [x29, #-20]
  414520:	mov	w8, #0x1                   	// #1
  414524:	str	w8, [sp, #4]
  414528:	b	41454c <ferror@plt+0x11e1c>
  41452c:	mov	x8, xzr
  414530:	str	x8, [sp, #16]
  414534:	ldr	x8, [sp, #8]
  414538:	ldr	x9, [sp, #32]
  41453c:	str	x8, [x9, #16]
  414540:	stur	wzr, [x29, #-20]
  414544:	mov	w10, #0x1                   	// #1
  414548:	str	w10, [sp, #4]
  41454c:	add	x0, sp, #0x10
  414550:	bl	414da0 <ferror@plt+0x12670>
  414554:	ldur	w0, [x29, #-20]
  414558:	ldp	x29, x30, [sp, #64]
  41455c:	add	sp, sp, #0x50
  414560:	ret
  414564:	sub	sp, sp, #0x70
  414568:	stp	x29, x30, [sp, #96]
  41456c:	add	x29, sp, #0x60
  414570:	adrp	x8, 424000 <ferror@plt+0x218d0>
  414574:	add	x8, x8, #0xf14
  414578:	stur	x0, [x29, #-32]
  41457c:	stur	x1, [x29, #-40]
  414580:	str	x2, [sp, #48]
  414584:	ldur	x0, [x29, #-40]
  414588:	str	x8, [sp]
  41458c:	bl	4020e0 <strlen@plt>
  414590:	add	x8, x0, #0x1
  414594:	str	x8, [sp, #24]
  414598:	ldr	x0, [sp, #48]
  41459c:	bl	4020e0 <strlen@plt>
  4145a0:	add	x8, x0, #0x1
  4145a4:	str	x8, [sp, #16]
  4145a8:	ldur	x8, [x29, #-32]
  4145ac:	ldr	x8, [x8]
  4145b0:	stur	x8, [x29, #-8]
  4145b4:	ldr	x8, [sp]
  4145b8:	stur	x8, [x29, #-16]
  4145bc:	ldr	x9, [sp, #24]
  4145c0:	add	x9, x9, #0x8
  4145c4:	ldr	x10, [sp, #16]
  4145c8:	add	x0, x9, x10
  4145cc:	bl	402280 <malloc@plt>
  4145d0:	str	x0, [sp, #40]
  4145d4:	ldr	x8, [sp, #40]
  4145d8:	cbnz	x8, 4145f0 <ferror@plt+0x11ec0>
  4145dc:	mov	w8, #0xfffffff4            	// #-12
  4145e0:	stur	w8, [x29, #-20]
  4145e4:	mov	w8, #0x1                   	// #1
  4145e8:	str	w8, [sp, #12]
  4145ec:	b	414698 <ferror@plt+0x11f68>
  4145f0:	ldr	x8, [sp, #24]
  4145f4:	add	x8, x8, #0x8
  4145f8:	ldr	x9, [sp, #40]
  4145fc:	add	x8, x9, x8
  414600:	ldr	x9, [sp, #40]
  414604:	str	x8, [x9]
  414608:	ldr	x8, [sp, #40]
  41460c:	add	x0, x8, #0x8
  414610:	ldur	x1, [x29, #-40]
  414614:	ldr	x2, [sp, #24]
  414618:	bl	4020a0 <memcpy@plt>
  41461c:	ldr	x8, [sp, #40]
  414620:	ldr	x0, [x8]
  414624:	ldr	x1, [sp, #48]
  414628:	ldr	x2, [sp, #16]
  41462c:	bl	4020a0 <memcpy@plt>
  414630:	ldr	x8, [sp, #40]
  414634:	ldr	x0, [x8]
  414638:	mov	w1, #0x9                   	// #9
  41463c:	mov	w2, #0x20                  	// #32
  414640:	bl	40f978 <ferror@plt+0xd248>
  414644:	ldur	x8, [x29, #-32]
  414648:	ldr	x8, [x8, #24]
  41464c:	ldr	x1, [sp, #40]
  414650:	mov	x0, x8
  414654:	bl	412308 <ferror@plt+0xfbd8>
  414658:	str	x0, [sp, #32]
  41465c:	ldr	x8, [sp, #32]
  414660:	cbnz	x8, 414678 <ferror@plt+0x11f48>
  414664:	mov	w8, #0xfffffff4            	// #-12
  414668:	stur	w8, [x29, #-20]
  41466c:	mov	w8, #0x1                   	// #1
  414670:	str	w8, [sp, #12]
  414674:	b	414698 <ferror@plt+0x11f68>
  414678:	mov	x8, xzr
  41467c:	str	x8, [sp, #40]
  414680:	ldr	x8, [sp, #32]
  414684:	ldur	x9, [x29, #-32]
  414688:	str	x8, [x9, #24]
  41468c:	stur	wzr, [x29, #-20]
  414690:	mov	w10, #0x1                   	// #1
  414694:	str	w10, [sp, #12]
  414698:	add	x0, sp, #0x28
  41469c:	bl	414da0 <ferror@plt+0x12670>
  4146a0:	ldur	w0, [x29, #-20]
  4146a4:	ldp	x29, x30, [sp, #96]
  4146a8:	add	sp, sp, #0x70
  4146ac:	ret
  4146b0:	sub	sp, sp, #0x80
  4146b4:	stp	x29, x30, [sp, #112]
  4146b8:	add	x29, sp, #0x70
  4146bc:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4146c0:	add	x8, x8, #0xf2f
  4146c4:	stur	x0, [x29, #-32]
  4146c8:	stur	x1, [x29, #-40]
  4146cc:	stur	x2, [x29, #-48]
  4146d0:	str	x3, [sp, #56]
  4146d4:	str	x4, [sp, #48]
  4146d8:	ldur	x0, [x29, #-40]
  4146dc:	str	x8, [sp]
  4146e0:	bl	4020e0 <strlen@plt>
  4146e4:	add	x8, x0, #0x1
  4146e8:	str	x8, [sp, #24]
  4146ec:	ldur	x0, [x29, #-48]
  4146f0:	bl	4020e0 <strlen@plt>
  4146f4:	add	x8, x0, #0x1
  4146f8:	str	x8, [sp, #16]
  4146fc:	ldur	x8, [x29, #-32]
  414700:	ldr	x8, [x8]
  414704:	stur	x8, [x29, #-8]
  414708:	ldr	x8, [sp]
  41470c:	stur	x8, [x29, #-16]
  414710:	ldr	x9, [sp, #24]
  414714:	add	x9, x9, #0x8
  414718:	ldr	x10, [sp, #16]
  41471c:	add	x0, x9, x10
  414720:	bl	402280 <malloc@plt>
  414724:	str	x0, [sp, #40]
  414728:	ldr	x8, [sp, #40]
  41472c:	cbnz	x8, 414744 <ferror@plt+0x12014>
  414730:	mov	w8, #0xfffffff4            	// #-12
  414734:	stur	w8, [x29, #-20]
  414738:	mov	w8, #0x1                   	// #1
  41473c:	str	w8, [sp, #12]
  414740:	b	4147d4 <ferror@plt+0x120a4>
  414744:	ldr	x8, [sp, #24]
  414748:	add	x8, x8, #0x8
  41474c:	ldr	x9, [sp, #40]
  414750:	add	x8, x9, x8
  414754:	ldr	x9, [sp, #40]
  414758:	str	x8, [x9]
  41475c:	ldr	x8, [sp, #40]
  414760:	add	x0, x8, #0x8
  414764:	ldur	x1, [x29, #-40]
  414768:	ldr	x2, [sp, #24]
  41476c:	bl	4020a0 <memcpy@plt>
  414770:	ldr	x8, [sp, #40]
  414774:	ldr	x0, [x8]
  414778:	ldur	x1, [x29, #-48]
  41477c:	ldr	x2, [sp, #16]
  414780:	bl	4020a0 <memcpy@plt>
  414784:	ldr	x8, [sp, #48]
  414788:	ldr	x0, [x8]
  41478c:	ldr	x1, [sp, #40]
  414790:	bl	412308 <ferror@plt+0xfbd8>
  414794:	str	x0, [sp, #32]
  414798:	ldr	x8, [sp, #32]
  41479c:	cbnz	x8, 4147b4 <ferror@plt+0x12084>
  4147a0:	mov	w8, #0xfffffff4            	// #-12
  4147a4:	stur	w8, [x29, #-20]
  4147a8:	mov	w8, #0x1                   	// #1
  4147ac:	str	w8, [sp, #12]
  4147b0:	b	4147d4 <ferror@plt+0x120a4>
  4147b4:	ldr	x8, [sp, #32]
  4147b8:	ldr	x9, [sp, #48]
  4147bc:	str	x8, [x9]
  4147c0:	mov	x8, xzr
  4147c4:	str	x8, [sp, #40]
  4147c8:	stur	wzr, [x29, #-20]
  4147cc:	mov	w10, #0x1                   	// #1
  4147d0:	str	w10, [sp, #12]
  4147d4:	add	x0, sp, #0x28
  4147d8:	bl	414da0 <ferror@plt+0x12670>
  4147dc:	ldur	w0, [x29, #-20]
  4147e0:	ldp	x29, x30, [sp, #112]
  4147e4:	add	sp, sp, #0x80
  4147e8:	ret
  4147ec:	sub	sp, sp, #0xc0
  4147f0:	stp	x29, x30, [sp, #176]
  4147f4:	add	x29, sp, #0xb0
  4147f8:	mov	w8, #0x0                   	// #0
  4147fc:	adrp	x9, 424000 <ferror@plt+0x218d0>
  414800:	add	x9, x9, #0xb60
  414804:	stur	x0, [x29, #-48]
  414808:	stur	x1, [x29, #-56]
  41480c:	stur	x2, [x29, #-64]
  414810:	str	wzr, [sp, #68]
  414814:	str	wzr, [sp, #64]
  414818:	ldur	x0, [x29, #-56]
  41481c:	str	w8, [sp, #20]
  414820:	str	x9, [sp, #8]
  414824:	bl	4020e0 <strlen@plt>
  414828:	add	x9, x0, #0x1
  41482c:	str	x9, [sp, #56]
  414830:	str	xzr, [sp, #48]
  414834:	ldr	w8, [sp, #20]
  414838:	strb	w8, [sp, #47]
  41483c:	str	wzr, [sp, #40]
  414840:	ldur	x9, [x29, #-48]
  414844:	ldr	x9, [x9]
  414848:	stur	x9, [x29, #-24]
  41484c:	ldr	x9, [sp, #8]
  414850:	stur	x9, [x29, #-32]
  414854:	ldur	x10, [x29, #-64]
  414858:	str	x10, [sp, #88]
  41485c:	str	x10, [sp, #80]
  414860:	ldr	x8, [sp, #88]
  414864:	ldrb	w9, [x8]
  414868:	cbz	w9, 4148cc <ferror@plt+0x1219c>
  41486c:	bl	402490 <__ctype_b_loc@plt>
  414870:	ldr	x8, [x0]
  414874:	ldr	x9, [sp, #88]
  414878:	ldrb	w10, [x9]
  41487c:	ldrh	w10, [x8, w10, sxtw #1]
  414880:	and	w10, w10, #0x2000
  414884:	cbnz	w10, 414894 <ferror@plt+0x12164>
  414888:	mov	w8, #0x0                   	// #0
  41488c:	strb	w8, [sp, #47]
  414890:	b	4149d4 <ferror@plt+0x122a4>
  414894:	ldrb	w8, [sp, #47]
  414898:	tbnz	w8, #0, 4148a0 <ferror@plt+0x12170>
  41489c:	b	4148b0 <ferror@plt+0x12180>
  4148a0:	ldr	x8, [sp, #88]
  4148a4:	add	x8, x8, #0x1
  4148a8:	str	x8, [sp, #80]
  4148ac:	b	4149d4 <ferror@plt+0x122a4>
  4148b0:	mov	w8, #0x1                   	// #1
  4148b4:	strb	w8, [sp, #47]
  4148b8:	ldr	x9, [sp, #80]
  4148bc:	ldr	x10, [sp, #88]
  4148c0:	cmp	x9, x10
  4148c4:	b.cc	4148cc <ferror@plt+0x1219c>  // b.lo, b.ul, b.last
  4148c8:	b	4149d4 <ferror@plt+0x122a4>
  4148cc:	ldr	x8, [sp, #88]
  4148d0:	ldr	x9, [sp, #80]
  4148d4:	subs	x8, x8, x9
  4148d8:	str	x8, [sp, #32]
  4148dc:	ldr	x8, [sp, #32]
  4148e0:	cmp	x8, #0x4
  4148e4:	b.ne	41490c <ferror@plt+0x121dc>  // b.any
  4148e8:	ldr	x0, [sp, #80]
  4148ec:	adrp	x1, 424000 <ferror@plt+0x218d0>
  4148f0:	add	x1, x1, #0xf49
  4148f4:	mov	x2, #0x4                   	// #4
  4148f8:	bl	402430 <memcmp@plt>
  4148fc:	cbnz	w0, 41490c <ferror@plt+0x121dc>
  414900:	mov	w8, #0x1                   	// #1
  414904:	str	w8, [sp, #40]
  414908:	b	4149b8 <ferror@plt+0x12288>
  41490c:	ldr	x8, [sp, #32]
  414910:	cmp	x8, #0x5
  414914:	b.ne	41493c <ferror@plt+0x1220c>  // b.any
  414918:	ldr	x0, [sp, #80]
  41491c:	adrp	x1, 424000 <ferror@plt+0x218d0>
  414920:	add	x1, x1, #0xf4e
  414924:	mov	x2, #0x5                   	// #5
  414928:	bl	402430 <memcmp@plt>
  41492c:	cbnz	w0, 41493c <ferror@plt+0x1220c>
  414930:	mov	w8, #0x2                   	// #2
  414934:	str	w8, [sp, #40]
  414938:	b	4149b8 <ferror@plt+0x12288>
  41493c:	ldr	x8, [sp, #88]
  414940:	ldrb	w9, [x8]
  414944:	cbnz	w9, 41495c <ferror@plt+0x1222c>
  414948:	ldr	x8, [sp, #88]
  41494c:	ldrb	w9, [x8]
  414950:	cbnz	w9, 4149b8 <ferror@plt+0x12288>
  414954:	ldrb	w8, [sp, #47]
  414958:	tbnz	w8, #0, 4149b8 <ferror@plt+0x12288>
  41495c:	ldr	w8, [sp, #40]
  414960:	cmp	w8, #0x1
  414964:	b.ne	41498c <ferror@plt+0x1225c>  // b.any
  414968:	ldr	x8, [sp, #32]
  41496c:	add	x8, x8, #0x1
  414970:	ldr	x9, [sp, #48]
  414974:	add	x8, x9, x8
  414978:	str	x8, [sp, #48]
  41497c:	ldr	w10, [sp, #68]
  414980:	add	w10, w10, #0x1
  414984:	str	w10, [sp, #68]
  414988:	b	4149b8 <ferror@plt+0x12288>
  41498c:	ldr	w8, [sp, #40]
  414990:	cmp	w8, #0x2
  414994:	b.ne	4149b8 <ferror@plt+0x12288>  // b.any
  414998:	ldr	x8, [sp, #32]
  41499c:	add	x8, x8, #0x1
  4149a0:	ldr	x9, [sp, #48]
  4149a4:	add	x8, x9, x8
  4149a8:	str	x8, [sp, #48]
  4149ac:	ldr	w10, [sp, #64]
  4149b0:	add	w10, w10, #0x1
  4149b4:	str	w10, [sp, #64]
  4149b8:	ldr	x8, [sp, #88]
  4149bc:	add	x8, x8, #0x1
  4149c0:	str	x8, [sp, #80]
  4149c4:	ldr	x8, [sp, #88]
  4149c8:	ldrb	w9, [x8]
  4149cc:	cbnz	w9, 4149d4 <ferror@plt+0x122a4>
  4149d0:	b	4149e4 <ferror@plt+0x122b4>
  4149d4:	ldr	x8, [sp, #88]
  4149d8:	add	x8, x8, #0x1
  4149dc:	str	x8, [sp, #88]
  4149e0:	b	414860 <ferror@plt+0x12130>
  4149e4:	ldur	x8, [x29, #-48]
  4149e8:	ldr	x8, [x8]
  4149ec:	stur	x8, [x29, #-8]
  4149f0:	adrp	x8, 424000 <ferror@plt+0x218d0>
  4149f4:	add	x8, x8, #0xf54
  4149f8:	stur	x8, [x29, #-16]
  4149fc:	ldr	x8, [sp, #56]
  414a00:	add	x8, x8, #0x20
  414a04:	ldr	w9, [sp, #68]
  414a08:	mov	w10, w9
  414a0c:	mov	x11, #0x8                   	// #8
  414a10:	mul	x10, x10, x11
  414a14:	add	x8, x8, x10
  414a18:	ldr	w9, [sp, #64]
  414a1c:	mov	w10, w9
  414a20:	mul	x10, x10, x11
  414a24:	add	x8, x8, x10
  414a28:	ldr	x10, [sp, #48]
  414a2c:	add	x0, x8, x10
  414a30:	bl	402280 <malloc@plt>
  414a34:	stur	x0, [x29, #-80]
  414a38:	ldur	x8, [x29, #-80]
  414a3c:	cbnz	x8, 414a90 <ferror@plt+0x12360>
  414a40:	ldur	x8, [x29, #-48]
  414a44:	ldr	x0, [x8]
  414a48:	bl	410dac <ferror@plt+0xe67c>
  414a4c:	cmp	w0, #0x3
  414a50:	b.lt	414a84 <ferror@plt+0x12354>  // b.tstop
  414a54:	ldur	x8, [x29, #-48]
  414a58:	ldr	x0, [x8]
  414a5c:	ldur	x6, [x29, #-56]
  414a60:	mov	w1, #0x3                   	// #3
  414a64:	adrp	x2, 424000 <ferror@plt+0x218d0>
  414a68:	add	x2, x2, #0xdb8
  414a6c:	mov	w3, #0x142                 	// #322
  414a70:	adrp	x4, 424000 <ferror@plt+0x218d0>
  414a74:	add	x4, x4, #0xf65
  414a78:	adrp	x5, 424000 <ferror@plt+0x218d0>
  414a7c:	add	x5, x5, #0xf7d
  414a80:	bl	410850 <ferror@plt+0xe120>
  414a84:	mov	w8, #0xfffffff4            	// #-12
  414a88:	stur	w8, [x29, #-36]
  414a8c:	b	414d90 <ferror@plt+0x12660>
  414a90:	ldr	w8, [sp, #68]
  414a94:	ldur	x9, [x29, #-80]
  414a98:	str	w8, [x9, #24]
  414a9c:	ldr	w8, [sp, #64]
  414aa0:	ldur	x9, [x29, #-80]
  414aa4:	str	w8, [x9, #28]
  414aa8:	ldur	x9, [x29, #-80]
  414aac:	add	x9, x9, #0x20
  414ab0:	ldur	x10, [x29, #-80]
  414ab4:	mov	x11, #0x8                   	// #8
  414ab8:	str	x9, [x10, #8]
  414abc:	ldur	x9, [x29, #-80]
  414ac0:	ldr	x9, [x9, #8]
  414ac4:	ldr	w8, [sp, #68]
  414ac8:	mov	w10, w8
  414acc:	mul	x10, x11, x10
  414ad0:	add	x9, x9, x10
  414ad4:	ldur	x10, [x29, #-80]
  414ad8:	str	x9, [x10, #16]
  414adc:	ldur	x9, [x29, #-80]
  414ae0:	ldr	x9, [x9, #16]
  414ae4:	ldr	w8, [sp, #64]
  414ae8:	mov	w10, w8
  414aec:	mul	x10, x11, x10
  414af0:	add	x9, x9, x10
  414af4:	ldur	x10, [x29, #-80]
  414af8:	str	x9, [x10]
  414afc:	ldur	x9, [x29, #-80]
  414b00:	ldr	x0, [x9]
  414b04:	ldur	x1, [x29, #-56]
  414b08:	ldr	x2, [sp, #56]
  414b0c:	bl	4020a0 <memcpy@plt>
  414b10:	ldur	x9, [x29, #-80]
  414b14:	ldr	x9, [x9]
  414b18:	ldr	x10, [sp, #56]
  414b1c:	add	x9, x9, x10
  414b20:	str	x9, [sp, #72]
  414b24:	str	wzr, [sp, #68]
  414b28:	str	wzr, [sp, #64]
  414b2c:	str	wzr, [sp, #40]
  414b30:	ldur	x9, [x29, #-64]
  414b34:	str	x9, [sp, #88]
  414b38:	str	x9, [sp, #80]
  414b3c:	ldr	x8, [sp, #88]
  414b40:	ldrb	w9, [x8]
  414b44:	cbz	w9, 414ba8 <ferror@plt+0x12478>
  414b48:	bl	402490 <__ctype_b_loc@plt>
  414b4c:	ldr	x8, [x0]
  414b50:	ldr	x9, [sp, #88]
  414b54:	ldrb	w10, [x9]
  414b58:	ldrh	w10, [x8, w10, sxtw #1]
  414b5c:	and	w10, w10, #0x2000
  414b60:	cbnz	w10, 414b70 <ferror@plt+0x12440>
  414b64:	mov	w8, #0x0                   	// #0
  414b68:	strb	w8, [sp, #47]
  414b6c:	b	414d40 <ferror@plt+0x12610>
  414b70:	ldrb	w8, [sp, #47]
  414b74:	tbnz	w8, #0, 414b7c <ferror@plt+0x1244c>
  414b78:	b	414b8c <ferror@plt+0x1245c>
  414b7c:	ldr	x8, [sp, #88]
  414b80:	add	x8, x8, #0x1
  414b84:	str	x8, [sp, #80]
  414b88:	b	414d40 <ferror@plt+0x12610>
  414b8c:	mov	w8, #0x1                   	// #1
  414b90:	strb	w8, [sp, #47]
  414b94:	ldr	x9, [sp, #80]
  414b98:	ldr	x10, [sp, #88]
  414b9c:	cmp	x9, x10
  414ba0:	b.cc	414ba8 <ferror@plt+0x12478>  // b.lo, b.ul, b.last
  414ba4:	b	414d40 <ferror@plt+0x12610>
  414ba8:	ldr	x8, [sp, #88]
  414bac:	ldr	x9, [sp, #80]
  414bb0:	subs	x8, x8, x9
  414bb4:	str	x8, [sp, #24]
  414bb8:	ldr	x8, [sp, #24]
  414bbc:	cmp	x8, #0x4
  414bc0:	b.ne	414be8 <ferror@plt+0x124b8>  // b.any
  414bc4:	ldr	x0, [sp, #80]
  414bc8:	adrp	x1, 424000 <ferror@plt+0x218d0>
  414bcc:	add	x1, x1, #0xf49
  414bd0:	mov	x2, #0x4                   	// #4
  414bd4:	bl	402430 <memcmp@plt>
  414bd8:	cbnz	w0, 414be8 <ferror@plt+0x124b8>
  414bdc:	mov	w8, #0x1                   	// #1
  414be0:	str	w8, [sp, #40]
  414be4:	b	414d24 <ferror@plt+0x125f4>
  414be8:	ldr	x8, [sp, #24]
  414bec:	cmp	x8, #0x5
  414bf0:	b.ne	414c18 <ferror@plt+0x124e8>  // b.any
  414bf4:	ldr	x0, [sp, #80]
  414bf8:	adrp	x1, 424000 <ferror@plt+0x218d0>
  414bfc:	add	x1, x1, #0xf4e
  414c00:	mov	x2, #0x5                   	// #5
  414c04:	bl	402430 <memcmp@plt>
  414c08:	cbnz	w0, 414c18 <ferror@plt+0x124e8>
  414c0c:	mov	w8, #0x2                   	// #2
  414c10:	str	w8, [sp, #40]
  414c14:	b	414d24 <ferror@plt+0x125f4>
  414c18:	ldr	x8, [sp, #88]
  414c1c:	ldrb	w9, [x8]
  414c20:	cbnz	w9, 414c38 <ferror@plt+0x12508>
  414c24:	ldr	x8, [sp, #88]
  414c28:	ldrb	w9, [x8]
  414c2c:	cbnz	w9, 414d24 <ferror@plt+0x125f4>
  414c30:	ldrb	w8, [sp, #47]
  414c34:	tbnz	w8, #0, 414d24 <ferror@plt+0x125f4>
  414c38:	ldr	w8, [sp, #40]
  414c3c:	cmp	w8, #0x1
  414c40:	b.ne	414cb0 <ferror@plt+0x12580>  // b.any
  414c44:	ldr	x8, [sp, #72]
  414c48:	ldur	x9, [x29, #-80]
  414c4c:	mov	x10, #0x8                   	// #8
  414c50:	ldr	x9, [x9, #8]
  414c54:	ldr	w11, [sp, #68]
  414c58:	mov	w12, w11
  414c5c:	mul	x10, x10, x12
  414c60:	add	x9, x9, x10
  414c64:	str	x8, [x9]
  414c68:	ldr	x0, [sp, #72]
  414c6c:	ldr	x1, [sp, #80]
  414c70:	ldr	x2, [sp, #24]
  414c74:	bl	4020a0 <memcpy@plt>
  414c78:	ldr	x8, [sp, #72]
  414c7c:	ldr	x9, [sp, #24]
  414c80:	add	x8, x8, x9
  414c84:	mov	w11, #0x0                   	// #0
  414c88:	strb	w11, [x8]
  414c8c:	ldr	x8, [sp, #24]
  414c90:	add	x8, x8, #0x1
  414c94:	ldr	x9, [sp, #72]
  414c98:	add	x8, x9, x8
  414c9c:	str	x8, [sp, #72]
  414ca0:	ldr	w11, [sp, #68]
  414ca4:	add	w11, w11, #0x1
  414ca8:	str	w11, [sp, #68]
  414cac:	b	414d24 <ferror@plt+0x125f4>
  414cb0:	ldr	w8, [sp, #40]
  414cb4:	cmp	w8, #0x2
  414cb8:	b.ne	414d24 <ferror@plt+0x125f4>  // b.any
  414cbc:	ldr	x8, [sp, #72]
  414cc0:	ldur	x9, [x29, #-80]
  414cc4:	ldr	x9, [x9, #16]
  414cc8:	ldr	w10, [sp, #64]
  414ccc:	mov	w11, w10
  414cd0:	mov	x12, #0x8                   	// #8
  414cd4:	mul	x11, x12, x11
  414cd8:	add	x9, x9, x11
  414cdc:	str	x8, [x9]
  414ce0:	ldr	x0, [sp, #72]
  414ce4:	ldr	x1, [sp, #80]
  414ce8:	ldr	x2, [sp, #24]
  414cec:	bl	4020a0 <memcpy@plt>
  414cf0:	ldr	x8, [sp, #72]
  414cf4:	ldr	x9, [sp, #24]
  414cf8:	add	x8, x8, x9
  414cfc:	mov	w10, #0x0                   	// #0
  414d00:	strb	w10, [x8]
  414d04:	ldr	x8, [sp, #24]
  414d08:	add	x8, x8, #0x1
  414d0c:	ldr	x9, [sp, #72]
  414d10:	add	x8, x9, x8
  414d14:	str	x8, [sp, #72]
  414d18:	ldr	w10, [sp, #64]
  414d1c:	add	w10, w10, #0x1
  414d20:	str	w10, [sp, #64]
  414d24:	ldr	x8, [sp, #88]
  414d28:	add	x8, x8, #0x1
  414d2c:	str	x8, [sp, #80]
  414d30:	ldr	x8, [sp, #88]
  414d34:	ldrb	w9, [x8]
  414d38:	cbnz	w9, 414d40 <ferror@plt+0x12610>
  414d3c:	b	414d50 <ferror@plt+0x12620>
  414d40:	ldr	x8, [sp, #88]
  414d44:	add	x8, x8, #0x1
  414d48:	str	x8, [sp, #88]
  414d4c:	b	414b3c <ferror@plt+0x1240c>
  414d50:	ldur	x8, [x29, #-48]
  414d54:	ldr	x0, [x8, #48]
  414d58:	ldur	x1, [x29, #-80]
  414d5c:	bl	412308 <ferror@plt+0xfbd8>
  414d60:	stur	x0, [x29, #-72]
  414d64:	ldur	x8, [x29, #-72]
  414d68:	cbnz	x8, 414d80 <ferror@plt+0x12650>
  414d6c:	ldur	x0, [x29, #-80]
  414d70:	bl	4024e0 <free@plt>
  414d74:	mov	w8, #0xfffffff4            	// #-12
  414d78:	stur	w8, [x29, #-36]
  414d7c:	b	414d90 <ferror@plt+0x12660>
  414d80:	ldur	x8, [x29, #-72]
  414d84:	ldur	x9, [x29, #-48]
  414d88:	str	x8, [x9, #48]
  414d8c:	stur	wzr, [x29, #-36]
  414d90:	ldur	w0, [x29, #-36]
  414d94:	ldp	x29, x30, [sp, #176]
  414d98:	add	sp, sp, #0xc0
  414d9c:	ret
  414da0:	sub	sp, sp, #0x20
  414da4:	stp	x29, x30, [sp, #16]
  414da8:	add	x29, sp, #0x10
  414dac:	str	x0, [sp, #8]
  414db0:	ldr	x8, [sp, #8]
  414db4:	ldr	x0, [x8]
  414db8:	bl	4024e0 <free@plt>
  414dbc:	ldp	x29, x30, [sp, #16]
  414dc0:	add	sp, sp, #0x20
  414dc4:	ret
  414dc8:	sub	sp, sp, #0x50
  414dcc:	stp	x29, x30, [sp, #64]
  414dd0:	add	x29, sp, #0x40
  414dd4:	stur	x0, [x29, #-24]
  414dd8:	str	x1, [sp, #32]
  414ddc:	str	x2, [sp, #24]
  414de0:	str	x3, [sp, #16]
  414de4:	ldr	x8, [sp, #32]
  414de8:	cbz	x8, 414df4 <ferror@plt+0x126c4>
  414dec:	ldr	x8, [sp, #24]
  414df0:	cbnz	x8, 414df8 <ferror@plt+0x126c8>
  414df4:	b	414ed8 <ferror@plt+0x127a8>
  414df8:	ldur	x8, [x29, #-24]
  414dfc:	ldr	x8, [x8]
  414e00:	stur	x8, [x29, #-8]
  414e04:	adrp	x8, 423000 <ferror@plt+0x208d0>
  414e08:	add	x8, x8, #0xe89
  414e0c:	stur	x8, [x29, #-16]
  414e10:	ldr	x0, [sp, #32]
  414e14:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  414e18:	add	x1, x1, #0x9c8
  414e1c:	bl	402470 <strcmp@plt>
  414e20:	cbnz	w0, 414e70 <ferror@plt+0x12740>
  414e24:	ldr	x0, [sp, #24]
  414e28:	adrp	x1, 425000 <ferror@plt+0x228d0>
  414e2c:	add	x1, x1, #0x19
  414e30:	mov	x2, #0xa                   	// #10
  414e34:	bl	4022a0 <strncmp@plt>
  414e38:	cbnz	w0, 414e70 <ferror@plt+0x12740>
  414e3c:	add	x0, sp, #0x10
  414e40:	adrp	x1, 425000 <ferror@plt+0x228d0>
  414e44:	add	x1, x1, #0x24
  414e48:	bl	402440 <strsep@plt>
  414e4c:	str	x0, [sp, #8]
  414e50:	ldr	x8, [sp, #8]
  414e54:	cbnz	x8, 414e5c <ferror@plt+0x1272c>
  414e58:	b	414e6c <ferror@plt+0x1273c>
  414e5c:	ldur	x0, [x29, #-24]
  414e60:	ldr	x1, [sp, #8]
  414e64:	bl	4144a8 <ferror@plt+0x11d78>
  414e68:	b	414e3c <ferror@plt+0x1270c>
  414e6c:	b	414ed8 <ferror@plt+0x127a8>
  414e70:	ldr	x0, [sp, #32]
  414e74:	bl	40fb84 <ferror@plt+0xd454>
  414e78:	cmp	w0, #0x0
  414e7c:	cset	w8, ge  // ge = tcont
  414e80:	tbnz	w8, #0, 414ec8 <ferror@plt+0x12798>
  414e84:	ldur	x8, [x29, #-24]
  414e88:	ldr	x0, [x8]
  414e8c:	bl	410dac <ferror@plt+0xe67c>
  414e90:	cmp	w0, #0x3
  414e94:	b.lt	414ec8 <ferror@plt+0x12798>  // b.tstop
  414e98:	ldur	x8, [x29, #-24]
  414e9c:	ldr	x0, [x8]
  414ea0:	ldr	x6, [sp, #32]
  414ea4:	mov	w1, #0x3                   	// #3
  414ea8:	adrp	x2, 424000 <ferror@plt+0x218d0>
  414eac:	add	x2, x2, #0xdb8
  414eb0:	mov	w3, #0x1e9                 	// #489
  414eb4:	adrp	x4, 425000 <ferror@plt+0x228d0>
  414eb8:	add	x4, x4, #0x26
  414ebc:	adrp	x5, 425000 <ferror@plt+0x228d0>
  414ec0:	add	x5, x5, #0x3c
  414ec4:	bl	410850 <ferror@plt+0xe120>
  414ec8:	ldur	x0, [x29, #-24]
  414ecc:	ldr	x1, [sp, #32]
  414ed0:	ldr	x2, [sp, #24]
  414ed4:	bl	414564 <ferror@plt+0x11e34>
  414ed8:	ldp	x29, x30, [sp, #64]
  414edc:	add	sp, sp, #0x50
  414ee0:	ret
  414ee4:	sub	sp, sp, #0x20
  414ee8:	stp	x29, x30, [sp, #16]
  414eec:	add	x29, sp, #0x10
  414ef0:	str	x0, [sp, #8]
  414ef4:	ldr	x8, [sp, #8]
  414ef8:	ldr	x0, [x8, #16]
  414efc:	bl	414f14 <ferror@plt+0x127e4>
  414f00:	str	x0, [sp]
  414f04:	ldr	x0, [sp]
  414f08:	ldp	x29, x30, [sp, #16]
  414f0c:	add	sp, sp, #0x20
  414f10:	ret
  414f14:	sub	sp, sp, #0x90
  414f18:	stp	x29, x30, [sp, #128]
  414f1c:	add	x29, sp, #0x80
  414f20:	mov	x8, #0x5                   	// #5
  414f24:	mov	x9, #0x6                   	// #6
  414f28:	mov	x10, #0x1                   	// #1
  414f2c:	stur	x0, [x29, #-16]
  414f30:	stur	x8, [x29, #-24]
  414f34:	stur	x9, [x29, #-32]
  414f38:	stur	x10, [x29, #-40]
  414f3c:	ldur	x8, [x29, #-16]
  414f40:	ldr	w11, [x8, #24]
  414f44:	cmp	w11, #0x0
  414f48:	cset	w11, ls  // ls = plast
  414f4c:	tbnz	w11, #0, 414ff0 <ferror@plt+0x128c0>
  414f50:	ldur	x8, [x29, #-16]
  414f54:	mov	x9, #0x8                   	// #8
  414f58:	ldr	x8, [x8, #8]
  414f5c:	ldr	x8, [x8]
  414f60:	str	x8, [sp, #64]
  414f64:	ldur	x8, [x29, #-16]
  414f68:	ldr	x8, [x8, #8]
  414f6c:	ldur	x10, [x29, #-16]
  414f70:	ldr	w11, [x10, #24]
  414f74:	subs	w11, w11, #0x1
  414f78:	mov	w10, w11
  414f7c:	ubfx	x10, x10, #0, #32
  414f80:	mul	x10, x9, x10
  414f84:	add	x8, x8, x10
  414f88:	ldr	x8, [x8]
  414f8c:	ldur	x10, [x29, #-16]
  414f90:	ldr	x10, [x10, #8]
  414f94:	ldur	x12, [x29, #-16]
  414f98:	ldr	w11, [x12, #24]
  414f9c:	subs	w11, w11, #0x1
  414fa0:	mov	w12, w11
  414fa4:	ubfx	x12, x12, #0, #32
  414fa8:	mul	x9, x9, x12
  414fac:	add	x9, x10, x9
  414fb0:	ldr	x0, [x9]
  414fb4:	str	x8, [sp, #16]
  414fb8:	bl	4020e0 <strlen@plt>
  414fbc:	ldr	x8, [sp, #16]
  414fc0:	add	x9, x8, x0
  414fc4:	str	x9, [sp, #56]
  414fc8:	ldr	x9, [sp, #56]
  414fcc:	ldr	x10, [sp, #64]
  414fd0:	subs	x9, x9, x10
  414fd4:	stur	x9, [x29, #-48]
  414fd8:	ldur	x9, [x29, #-48]
  414fdc:	add	x9, x9, #0x5
  414fe0:	ldur	x10, [x29, #-40]
  414fe4:	add	x9, x10, x9
  414fe8:	stur	x9, [x29, #-40]
  414fec:	b	414ff4 <ferror@plt+0x128c4>
  414ff0:	stur	xzr, [x29, #-48]
  414ff4:	ldur	x8, [x29, #-16]
  414ff8:	ldr	w9, [x8, #28]
  414ffc:	cmp	w9, #0x0
  415000:	cset	w9, ls  // ls = plast
  415004:	tbnz	w9, #0, 4150a8 <ferror@plt+0x12978>
  415008:	ldur	x8, [x29, #-16]
  41500c:	ldr	x8, [x8, #16]
  415010:	ldr	x8, [x8]
  415014:	str	x8, [sp, #64]
  415018:	ldur	x8, [x29, #-16]
  41501c:	ldr	x8, [x8, #16]
  415020:	ldur	x9, [x29, #-16]
  415024:	ldr	w10, [x9, #28]
  415028:	subs	w10, w10, #0x1
  41502c:	mov	w9, w10
  415030:	ubfx	x9, x9, #0, #32
  415034:	mov	x11, #0x8                   	// #8
  415038:	mul	x9, x11, x9
  41503c:	add	x8, x8, x9
  415040:	ldr	x8, [x8]
  415044:	ldur	x9, [x29, #-16]
  415048:	ldr	x9, [x9, #16]
  41504c:	ldur	x12, [x29, #-16]
  415050:	ldr	w10, [x12, #28]
  415054:	subs	w10, w10, #0x1
  415058:	mov	w12, w10
  41505c:	ubfx	x12, x12, #0, #32
  415060:	mul	x11, x11, x12
  415064:	add	x9, x9, x11
  415068:	ldr	x0, [x9]
  41506c:	str	x8, [sp, #8]
  415070:	bl	4020e0 <strlen@plt>
  415074:	ldr	x8, [sp, #8]
  415078:	add	x9, x8, x0
  41507c:	str	x9, [sp, #56]
  415080:	ldr	x9, [sp, #56]
  415084:	ldr	x11, [sp, #64]
  415088:	subs	x9, x9, x11
  41508c:	stur	x9, [x29, #-56]
  415090:	ldur	x9, [x29, #-56]
  415094:	add	x9, x9, #0x6
  415098:	ldur	x11, [x29, #-40]
  41509c:	add	x9, x11, x9
  4150a0:	stur	x9, [x29, #-40]
  4150a4:	b	4150ac <ferror@plt+0x1297c>
  4150a8:	stur	xzr, [x29, #-56]
  4150ac:	ldur	x0, [x29, #-40]
  4150b0:	bl	402280 <malloc@plt>
  4150b4:	str	x0, [sp, #48]
  4150b8:	str	x0, [sp, #40]
  4150bc:	ldr	x8, [sp, #48]
  4150c0:	cbnz	x8, 4150d0 <ferror@plt+0x129a0>
  4150c4:	mov	x8, xzr
  4150c8:	stur	x8, [x29, #-8]
  4150cc:	b	41521c <ferror@plt+0x12aec>
  4150d0:	ldur	x8, [x29, #-48]
  4150d4:	cbz	x8, 41516c <ferror@plt+0x12a3c>
  4150d8:	ldr	x8, [sp, #40]
  4150dc:	adrp	x9, 425000 <ferror@plt+0x228d0>
  4150e0:	add	x9, x9, #0x88
  4150e4:	ldr	w10, [x9]
  4150e8:	str	w10, [x8]
  4150ec:	ldrb	w10, [x9, #4]
  4150f0:	strb	w10, [x8, #4]
  4150f4:	ldr	x8, [sp, #40]
  4150f8:	add	x8, x8, #0x5
  4150fc:	str	x8, [sp, #40]
  415100:	ldr	x0, [sp, #40]
  415104:	ldur	x8, [x29, #-16]
  415108:	ldr	x8, [x8, #8]
  41510c:	ldr	x1, [x8]
  415110:	ldur	x8, [x29, #-48]
  415114:	add	x2, x8, #0x1
  415118:	bl	4020a0 <memcpy@plt>
  41511c:	ldr	x8, [sp, #40]
  415120:	str	x8, [sp, #32]
  415124:	ldr	x8, [sp, #32]
  415128:	ldr	x9, [sp, #40]
  41512c:	ldur	x10, [x29, #-48]
  415130:	add	x9, x9, x10
  415134:	cmp	x8, x9
  415138:	b.cs	415164 <ferror@plt+0x12a34>  // b.hs, b.nlast
  41513c:	ldr	x8, [sp, #32]
  415140:	ldrb	w9, [x8]
  415144:	cbnz	w9, 415154 <ferror@plt+0x12a24>
  415148:	ldr	x8, [sp, #32]
  41514c:	mov	w9, #0x20                  	// #32
  415150:	strb	w9, [x8]
  415154:	ldr	x8, [sp, #32]
  415158:	add	x8, x8, #0x1
  41515c:	str	x8, [sp, #32]
  415160:	b	415124 <ferror@plt+0x129f4>
  415164:	ldr	x8, [sp, #32]
  415168:	str	x8, [sp, #40]
  41516c:	ldur	x8, [x29, #-56]
  415170:	cbz	x8, 415208 <ferror@plt+0x12ad8>
  415174:	ldr	x8, [sp, #40]
  415178:	adrp	x9, 425000 <ferror@plt+0x228d0>
  41517c:	add	x9, x9, #0x8e
  415180:	ldr	w10, [x9]
  415184:	str	w10, [x8]
  415188:	ldrh	w10, [x9, #4]
  41518c:	strh	w10, [x8, #4]
  415190:	ldr	x8, [sp, #40]
  415194:	add	x8, x8, #0x6
  415198:	str	x8, [sp, #40]
  41519c:	ldr	x0, [sp, #40]
  4151a0:	ldur	x8, [x29, #-16]
  4151a4:	ldr	x8, [x8, #16]
  4151a8:	ldr	x1, [x8]
  4151ac:	ldur	x8, [x29, #-56]
  4151b0:	add	x2, x8, #0x1
  4151b4:	bl	4020a0 <memcpy@plt>
  4151b8:	ldr	x8, [sp, #40]
  4151bc:	str	x8, [sp, #24]
  4151c0:	ldr	x8, [sp, #24]
  4151c4:	ldr	x9, [sp, #40]
  4151c8:	ldur	x10, [x29, #-56]
  4151cc:	add	x9, x9, x10
  4151d0:	cmp	x8, x9
  4151d4:	b.cs	415200 <ferror@plt+0x12ad0>  // b.hs, b.nlast
  4151d8:	ldr	x8, [sp, #24]
  4151dc:	ldrb	w9, [x8]
  4151e0:	cbnz	w9, 4151f0 <ferror@plt+0x12ac0>
  4151e4:	ldr	x8, [sp, #24]
  4151e8:	mov	w9, #0x20                  	// #32
  4151ec:	strb	w9, [x8]
  4151f0:	ldr	x8, [sp, #24]
  4151f4:	add	x8, x8, #0x1
  4151f8:	str	x8, [sp, #24]
  4151fc:	b	4151c0 <ferror@plt+0x12a90>
  415200:	ldr	x8, [sp, #24]
  415204:	str	x8, [sp, #40]
  415208:	ldr	x8, [sp, #40]
  41520c:	mov	w9, #0x0                   	// #0
  415210:	strb	w9, [x8]
  415214:	ldr	x8, [sp, #48]
  415218:	stur	x8, [x29, #-8]
  41521c:	ldur	x0, [x29, #-8]
  415220:	ldp	x29, x30, [sp, #128]
  415224:	add	sp, sp, #0x90
  415228:	ret
  41522c:	sub	sp, sp, #0x20
  415230:	stp	x29, x30, [sp, #16]
  415234:	add	x29, sp, #0x10
  415238:	str	x0, [sp, #8]
  41523c:	ldr	x8, [sp, #8]
  415240:	cbz	x8, 415264 <ferror@plt+0x12b34>
  415244:	ldr	x8, [sp, #8]
  415248:	str	x8, [sp]
  41524c:	ldr	x8, [sp]
  415250:	ldr	x8, [x8]
  415254:	str	x8, [sp, #8]
  415258:	ldr	x0, [sp]
  41525c:	bl	4024e0 <free@plt>
  415260:	b	41523c <ferror@plt+0x12b0c>
  415264:	ldp	x29, x30, [sp, #16]
  415268:	add	sp, sp, #0x20
  41526c:	ret
  415270:	sub	sp, sp, #0x40
  415274:	stp	x29, x30, [sp, #48]
  415278:	add	x29, sp, #0x30
  41527c:	adrp	x1, 425000 <ferror@plt+0x228d0>
  415280:	add	x1, x1, #0x955
  415284:	stur	x0, [x29, #-16]
  415288:	ldur	x0, [x29, #-16]
  41528c:	bl	402270 <fopen@plt>
  415290:	str	x0, [sp, #24]
  415294:	ldr	x8, [sp, #24]
  415298:	cbnz	x8, 4152a8 <ferror@plt+0x12b78>
  41529c:	mov	x8, xzr
  4152a0:	stur	x8, [x29, #-8]
  4152a4:	b	415354 <ferror@plt+0x12c24>
  4152a8:	bl	402680 <__errno_location@plt>
  4152ac:	mov	w8, #0x16                  	// #22
  4152b0:	str	w8, [x0]
  4152b4:	ldr	x0, [sp, #24]
  4152b8:	bl	415364 <ferror@plt+0x12c34>
  4152bc:	str	w0, [sp, #20]
  4152c0:	ldr	w8, [sp, #20]
  4152c4:	mov	w9, #0xf457                	// #62551
  4152c8:	movk	w9, #0xb007, lsl #16
  4152cc:	cmp	w8, w9
  4152d0:	b.eq	4152e8 <ferror@plt+0x12bb8>  // b.none
  4152d4:	ldr	x0, [sp, #24]
  4152d8:	bl	402240 <fclose@plt>
  4152dc:	mov	x8, xzr
  4152e0:	stur	x8, [x29, #-8]
  4152e4:	b	415354 <ferror@plt+0x12c24>
  4152e8:	ldr	x0, [sp, #24]
  4152ec:	bl	415364 <ferror@plt+0x12c34>
  4152f0:	str	w0, [sp, #16]
  4152f4:	ldr	w8, [sp, #16]
  4152f8:	lsr	w8, w8, #16
  4152fc:	cmp	w8, #0x2
  415300:	b.eq	415318 <ferror@plt+0x12be8>  // b.none
  415304:	ldr	x0, [sp, #24]
  415308:	bl	402240 <fclose@plt>
  41530c:	mov	x8, xzr
  415310:	stur	x8, [x29, #-8]
  415314:	b	415354 <ferror@plt+0x12c24>
  415318:	mov	x0, #0x10                  	// #16
  41531c:	bl	402280 <malloc@plt>
  415320:	str	x0, [sp, #8]
  415324:	ldr	x8, [sp, #24]
  415328:	ldr	x9, [sp, #8]
  41532c:	str	x8, [x9]
  415330:	ldr	x8, [sp, #8]
  415334:	ldr	x0, [x8]
  415338:	bl	415364 <ferror@plt+0x12c34>
  41533c:	ldr	x8, [sp, #8]
  415340:	str	w0, [x8, #8]
  415344:	bl	402680 <__errno_location@plt>
  415348:	str	wzr, [x0]
  41534c:	ldr	x8, [sp, #8]
  415350:	stur	x8, [x29, #-8]
  415354:	ldur	x0, [x29, #-8]
  415358:	ldp	x29, x30, [sp, #48]
  41535c:	add	sp, sp, #0x40
  415360:	ret
  415364:	sub	sp, sp, #0x40
  415368:	stp	x29, x30, [sp, #48]
  41536c:	add	x29, sp, #0x30
  415370:	mov	x1, #0x4                   	// #4
  415374:	mov	x2, #0x1                   	// #1
  415378:	sub	x8, x29, #0xc
  41537c:	stur	x0, [x29, #-8]
  415380:	str	x1, [sp, #24]
  415384:	str	x2, [sp, #16]
  415388:	str	x8, [sp, #8]
  41538c:	bl	402680 <__errno_location@plt>
  415390:	str	wzr, [x0]
  415394:	ldur	x3, [x29, #-8]
  415398:	ldr	x0, [sp, #8]
  41539c:	ldr	x1, [sp, #24]
  4153a0:	ldr	x2, [sp, #16]
  4153a4:	bl	4024c0 <fread@plt>
  4153a8:	cmp	x0, #0x4
  4153ac:	b.eq	4153b4 <ferror@plt+0x12c84>  // b.none
  4153b0:	bl	4164a0 <ferror@plt+0x13d70>
  4153b4:	ldur	w0, [x29, #-12]
  4153b8:	bl	402160 <ntohl@plt>
  4153bc:	ldp	x29, x30, [sp, #48]
  4153c0:	add	sp, sp, #0x40
  4153c4:	ret
  4153c8:	sub	sp, sp, #0x20
  4153cc:	stp	x29, x30, [sp, #16]
  4153d0:	add	x29, sp, #0x10
  4153d4:	str	x0, [sp, #8]
  4153d8:	ldr	x8, [sp, #8]
  4153dc:	ldr	x0, [x8]
  4153e0:	bl	402240 <fclose@plt>
  4153e4:	ldr	x8, [sp, #8]
  4153e8:	mov	x0, x8
  4153ec:	bl	4024e0 <free@plt>
  4153f0:	ldp	x29, x30, [sp, #16]
  4153f4:	add	sp, sp, #0x20
  4153f8:	ret
  4153fc:	sub	sp, sp, #0x50
  415400:	stp	x29, x30, [sp, #64]
  415404:	add	x29, sp, #0x40
  415408:	stur	x0, [x29, #-8]
  41540c:	stur	w1, [x29, #-12]
  415410:	stur	x2, [x29, #-24]
  415414:	ldur	x0, [x29, #-8]
  415418:	bl	415470 <ferror@plt+0x12d40>
  41541c:	str	x0, [sp, #32]
  415420:	ldr	x8, [sp, #32]
  415424:	cbnz	x8, 41542c <ferror@plt+0x12cfc>
  415428:	b	415464 <ferror@plt+0x12d34>
  41542c:	add	x8, sp, #0x10
  415430:	mov	x0, x8
  415434:	str	x8, [sp, #8]
  415438:	bl	420104 <ferror@plt+0x1d9d4>
  41543c:	ldur	x1, [x29, #-24]
  415440:	ldr	x0, [sp, #8]
  415444:	bl	4203d8 <ferror@plt+0x1dca8>
  415448:	ldr	x8, [sp, #32]
  41544c:	ldur	w2, [x29, #-12]
  415450:	mov	x0, x8
  415454:	ldr	x1, [sp, #8]
  415458:	bl	4154a0 <ferror@plt+0x12d70>
  41545c:	ldr	x0, [sp, #8]
  415460:	bl	420130 <ferror@plt+0x1da00>
  415464:	ldp	x29, x30, [sp, #64]
  415468:	add	sp, sp, #0x50
  41546c:	ret
  415470:	sub	sp, sp, #0x20
  415474:	stp	x29, x30, [sp, #16]
  415478:	add	x29, sp, #0x10
  41547c:	str	x0, [sp, #8]
  415480:	ldr	x8, [sp, #8]
  415484:	ldr	x0, [x8]
  415488:	ldr	x8, [sp, #8]
  41548c:	ldr	w1, [x8, #8]
  415490:	bl	4164a4 <ferror@plt+0x13d74>
  415494:	ldp	x29, x30, [sp, #16]
  415498:	add	sp, sp, #0x20
  41549c:	ret
  4154a0:	sub	sp, sp, #0x60
  4154a4:	stp	x29, x30, [sp, #80]
  4154a8:	add	x29, sp, #0x50
  4154ac:	stur	x0, [x29, #-8]
  4154b0:	stur	x1, [x29, #-16]
  4154b4:	stur	w2, [x29, #-20]
  4154b8:	ldur	x0, [x29, #-16]
  4154bc:	ldur	x8, [x29, #-8]
  4154c0:	ldr	x1, [x8, #8]
  4154c4:	bl	4203d8 <ferror@plt+0x1dca8>
  4154c8:	str	w0, [sp, #40]
  4154cc:	ldur	x8, [x29, #-8]
  4154d0:	ldr	x8, [x8, #16]
  4154d4:	stur	x8, [x29, #-32]
  4154d8:	ldur	x8, [x29, #-32]
  4154dc:	cbz	x8, 415580 <ferror@plt+0x12e50>
  4154e0:	ldur	w0, [x29, #-20]
  4154e4:	ldur	x8, [x29, #-16]
  4154e8:	ldr	x1, [x8]
  4154ec:	ldur	x8, [x29, #-16]
  4154f0:	ldr	w9, [x8, #12]
  4154f4:	mov	w2, w9
  4154f8:	bl	40ff88 <ferror@plt+0xd858>
  4154fc:	ldur	w9, [x29, #-20]
  415500:	mov	w0, w9
  415504:	adrp	x1, 423000 <ferror@plt+0x208d0>
  415508:	add	x1, x1, #0x4bb
  41550c:	mov	x8, #0x1                   	// #1
  415510:	mov	x2, x8
  415514:	str	x8, [sp, #24]
  415518:	bl	40ff88 <ferror@plt+0xd858>
  41551c:	ldur	w9, [x29, #-20]
  415520:	ldur	x8, [x29, #-32]
  415524:	add	x1, x8, #0x10
  415528:	ldur	x8, [x29, #-32]
  41552c:	add	x8, x8, #0x10
  415530:	mov	x0, x8
  415534:	str	w9, [sp, #20]
  415538:	str	x1, [sp, #8]
  41553c:	bl	4020e0 <strlen@plt>
  415540:	ldr	w9, [sp, #20]
  415544:	str	x0, [sp]
  415548:	mov	w0, w9
  41554c:	ldr	x1, [sp, #8]
  415550:	ldr	x2, [sp]
  415554:	bl	40ff88 <ferror@plt+0xd858>
  415558:	ldur	w9, [x29, #-20]
  41555c:	mov	w0, w9
  415560:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  415564:	add	x1, x1, #0x925
  415568:	ldr	x2, [sp, #24]
  41556c:	bl	40ff88 <ferror@plt+0xd858>
  415570:	ldur	x8, [x29, #-32]
  415574:	ldr	x8, [x8]
  415578:	stur	x8, [x29, #-32]
  41557c:	b	4154d8 <ferror@plt+0x12da8>
  415580:	ldur	x8, [x29, #-8]
  415584:	ldrb	w9, [x8, #24]
  415588:	stur	w9, [x29, #-36]
  41558c:	ldur	w8, [x29, #-36]
  415590:	ldur	x9, [x29, #-8]
  415594:	ldrb	w10, [x9, #25]
  415598:	cmp	w8, w10
  41559c:	b.gt	4155f8 <ferror@plt+0x12ec8>
  4155a0:	ldur	x0, [x29, #-8]
  4155a4:	ldur	w1, [x29, #-36]
  4155a8:	bl	4168b0 <ferror@plt+0x14180>
  4155ac:	str	x0, [sp, #32]
  4155b0:	ldr	x8, [sp, #32]
  4155b4:	cbnz	x8, 4155bc <ferror@plt+0x12e8c>
  4155b8:	b	4155e8 <ferror@plt+0x12eb8>
  4155bc:	ldur	x0, [x29, #-16]
  4155c0:	ldur	w8, [x29, #-36]
  4155c4:	mov	w1, w8
  4155c8:	bl	420344 <ferror@plt+0x1dc14>
  4155cc:	ldr	x9, [sp, #32]
  4155d0:	ldur	x1, [x29, #-16]
  4155d4:	ldur	w2, [x29, #-20]
  4155d8:	mov	x0, x9
  4155dc:	bl	4154a0 <ferror@plt+0x12d70>
  4155e0:	ldur	x0, [x29, #-16]
  4155e4:	bl	4204d0 <ferror@plt+0x1dda0>
  4155e8:	ldur	w8, [x29, #-36]
  4155ec:	add	w8, w8, #0x1
  4155f0:	stur	w8, [x29, #-36]
  4155f4:	b	41558c <ferror@plt+0x12e5c>
  4155f8:	ldur	x0, [x29, #-16]
  4155fc:	ldr	w1, [sp, #40]
  415600:	bl	420534 <ferror@plt+0x1de04>
  415604:	ldur	x0, [x29, #-8]
  415608:	bl	416934 <ferror@plt+0x14204>
  41560c:	ldp	x29, x30, [sp, #80]
  415610:	add	sp, sp, #0x60
  415614:	ret
  415618:	sub	sp, sp, #0x40
  41561c:	stp	x29, x30, [sp, #48]
  415620:	add	x29, sp, #0x30
  415624:	mov	w8, wzr
  415628:	stur	x0, [x29, #-8]
  41562c:	stur	x1, [x29, #-16]
  415630:	ldur	x0, [x29, #-8]
  415634:	str	w8, [sp, #12]
  415638:	bl	415470 <ferror@plt+0x12d40>
  41563c:	str	x0, [sp, #24]
  415640:	ldr	x0, [sp, #24]
  415644:	ldur	x1, [x29, #-16]
  415648:	ldr	w2, [sp, #12]
  41564c:	bl	415664 <ferror@plt+0x12f34>
  415650:	str	x0, [sp, #16]
  415654:	ldr	x0, [sp, #16]
  415658:	ldp	x29, x30, [sp, #48]
  41565c:	add	sp, sp, #0x40
  415660:	ret
  415664:	sub	sp, sp, #0x50
  415668:	stp	x29, x30, [sp, #64]
  41566c:	add	x29, sp, #0x40
  415670:	stur	x0, [x29, #-16]
  415674:	stur	x1, [x29, #-24]
  415678:	stur	w2, [x29, #-28]
  41567c:	ldur	x8, [x29, #-16]
  415680:	cbz	x8, 415798 <ferror@plt+0x13068>
  415684:	str	wzr, [sp, #8]
  415688:	ldur	x8, [x29, #-16]
  41568c:	ldr	x8, [x8, #8]
  415690:	ldrsw	x9, [sp, #8]
  415694:	add	x8, x8, x9
  415698:	ldrb	w10, [x8]
  41569c:	cbz	w10, 4156f8 <ferror@plt+0x12fc8>
  4156a0:	ldur	x8, [x29, #-16]
  4156a4:	ldr	x8, [x8, #8]
  4156a8:	ldrsw	x9, [sp, #8]
  4156ac:	ldrb	w10, [x8, x9]
  4156b0:	str	w10, [sp, #12]
  4156b4:	ldr	w10, [sp, #12]
  4156b8:	ldur	x8, [x29, #-24]
  4156bc:	ldur	w11, [x29, #-28]
  4156c0:	ldr	w12, [sp, #8]
  4156c4:	add	w11, w11, w12
  4156c8:	ldrb	w11, [x8, w11, sxtw]
  4156cc:	cmp	w10, w11
  4156d0:	b.eq	4156e8 <ferror@plt+0x12fb8>  // b.none
  4156d4:	ldur	x0, [x29, #-16]
  4156d8:	bl	416934 <ferror@plt+0x14204>
  4156dc:	mov	x8, xzr
  4156e0:	stur	x8, [x29, #-8]
  4156e4:	b	4157a0 <ferror@plt+0x13070>
  4156e8:	ldr	w8, [sp, #8]
  4156ec:	add	w8, w8, #0x1
  4156f0:	str	w8, [sp, #8]
  4156f4:	b	415688 <ferror@plt+0x12f58>
  4156f8:	ldr	w8, [sp, #8]
  4156fc:	ldur	w9, [x29, #-28]
  415700:	add	w8, w9, w8
  415704:	stur	w8, [x29, #-28]
  415708:	ldur	x10, [x29, #-24]
  41570c:	ldursw	x11, [x29, #-28]
  415710:	ldrb	w8, [x10, x11]
  415714:	cbnz	w8, 415760 <ferror@plt+0x13030>
  415718:	ldur	x8, [x29, #-16]
  41571c:	ldr	x8, [x8, #16]
  415720:	cbz	x8, 41573c <ferror@plt+0x1300c>
  415724:	ldur	x8, [x29, #-16]
  415728:	ldr	x8, [x8, #16]
  41572c:	add	x0, x8, #0x10
  415730:	bl	402340 <strdup@plt>
  415734:	str	x0, [sp]
  415738:	b	415744 <ferror@plt+0x13014>
  41573c:	mov	x8, xzr
  415740:	str	x8, [sp]
  415744:	ldr	x8, [sp]
  415748:	str	x8, [sp, #24]
  41574c:	ldur	x0, [x29, #-16]
  415750:	bl	416934 <ferror@plt+0x14204>
  415754:	ldr	x8, [sp, #24]
  415758:	stur	x8, [x29, #-8]
  41575c:	b	4157a0 <ferror@plt+0x13070>
  415760:	ldur	x0, [x29, #-16]
  415764:	ldur	x8, [x29, #-24]
  415768:	ldursw	x9, [x29, #-28]
  41576c:	ldrb	w1, [x8, x9]
  415770:	bl	4168b0 <ferror@plt+0x14180>
  415774:	str	x0, [sp, #16]
  415778:	ldur	x0, [x29, #-16]
  41577c:	bl	416934 <ferror@plt+0x14204>
  415780:	ldr	x8, [sp, #16]
  415784:	stur	x8, [x29, #-16]
  415788:	ldur	w10, [x29, #-28]
  41578c:	add	w10, w10, #0x1
  415790:	stur	w10, [x29, #-28]
  415794:	b	41567c <ferror@plt+0x12f4c>
  415798:	mov	x8, xzr
  41579c:	stur	x8, [x29, #-8]
  4157a0:	ldur	x0, [x29, #-8]
  4157a4:	ldp	x29, x30, [sp, #64]
  4157a8:	add	sp, sp, #0x50
  4157ac:	ret
  4157b0:	sub	sp, sp, #0x60
  4157b4:	stp	x29, x30, [sp, #80]
  4157b8:	add	x29, sp, #0x50
  4157bc:	mov	x8, xzr
  4157c0:	mov	w9, wzr
  4157c4:	add	x10, sp, #0x28
  4157c8:	add	x4, sp, #0x20
  4157cc:	stur	x0, [x29, #-8]
  4157d0:	stur	x1, [x29, #-16]
  4157d4:	ldur	x0, [x29, #-8]
  4157d8:	str	x8, [sp, #24]
  4157dc:	str	w9, [sp, #20]
  4157e0:	str	x10, [sp, #8]
  4157e4:	str	x4, [sp]
  4157e8:	bl	415470 <ferror@plt+0x12d40>
  4157ec:	stur	x0, [x29, #-24]
  4157f0:	ldr	x8, [sp, #24]
  4157f4:	str	x8, [sp, #32]
  4157f8:	ldr	x0, [sp, #8]
  4157fc:	bl	420104 <ferror@plt+0x1d9d4>
  415800:	ldur	x0, [x29, #-24]
  415804:	ldur	x2, [x29, #-16]
  415808:	ldr	x1, [sp, #8]
  41580c:	ldr	w3, [sp, #20]
  415810:	ldr	x4, [sp]
  415814:	bl	415830 <ferror@plt+0x13100>
  415818:	ldr	x0, [sp, #8]
  41581c:	bl	420130 <ferror@plt+0x1da00>
  415820:	ldr	x0, [sp, #32]
  415824:	ldp	x29, x30, [sp, #80]
  415828:	add	sp, sp, #0x60
  41582c:	ret
  415830:	sub	sp, sp, #0x50
  415834:	stp	x29, x30, [sp, #64]
  415838:	add	x29, sp, #0x40
  41583c:	stur	x0, [x29, #-8]
  415840:	stur	x1, [x29, #-16]
  415844:	stur	x2, [x29, #-24]
  415848:	stur	w3, [x29, #-28]
  41584c:	str	x4, [sp, #24]
  415850:	ldur	x8, [x29, #-8]
  415854:	cbz	x8, 415a80 <ferror@plt+0x13350>
  415858:	str	wzr, [sp, #12]
  41585c:	ldur	x8, [x29, #-8]
  415860:	ldr	x8, [x8, #8]
  415864:	ldrsw	x9, [sp, #12]
  415868:	add	x8, x8, x9
  41586c:	ldrb	w10, [x8]
  415870:	cbz	w10, 41591c <ferror@plt+0x131ec>
  415874:	ldur	x8, [x29, #-8]
  415878:	ldr	x8, [x8, #8]
  41587c:	ldrsw	x9, [sp, #12]
  415880:	ldrb	w10, [x8, x9]
  415884:	str	w10, [sp, #8]
  415888:	ldr	w10, [sp, #8]
  41588c:	cmp	w10, #0x2a
  415890:	b.eq	4158ac <ferror@plt+0x1317c>  // b.none
  415894:	ldr	w8, [sp, #8]
  415898:	cmp	w8, #0x3f
  41589c:	b.eq	4158ac <ferror@plt+0x1317c>  // b.none
  4158a0:	ldr	w8, [sp, #8]
  4158a4:	cmp	w8, #0x5b
  4158a8:	b.ne	4158e0 <ferror@plt+0x131b0>  // b.any
  4158ac:	ldur	x0, [x29, #-8]
  4158b0:	ldr	w1, [sp, #12]
  4158b4:	ldur	x2, [x29, #-16]
  4158b8:	ldur	x8, [x29, #-24]
  4158bc:	ldur	w9, [x29, #-28]
  4158c0:	ldr	w10, [sp, #12]
  4158c4:	add	w9, w9, w10
  4158c8:	mov	w3, w9
  4158cc:	sxtw	x11, w3
  4158d0:	add	x3, x8, x11
  4158d4:	ldr	x4, [sp, #24]
  4158d8:	bl	416970 <ferror@plt+0x14240>
  4158dc:	b	415a80 <ferror@plt+0x13350>
  4158e0:	ldr	w8, [sp, #8]
  4158e4:	ldur	x9, [x29, #-24]
  4158e8:	ldur	w10, [x29, #-28]
  4158ec:	ldr	w11, [sp, #12]
  4158f0:	add	w10, w10, w11
  4158f4:	ldrb	w10, [x9, w10, sxtw]
  4158f8:	cmp	w8, w10
  4158fc:	b.eq	41590c <ferror@plt+0x131dc>  // b.none
  415900:	ldur	x0, [x29, #-8]
  415904:	bl	416934 <ferror@plt+0x14204>
  415908:	b	415a80 <ferror@plt+0x13350>
  41590c:	ldr	w8, [sp, #12]
  415910:	add	w8, w8, #0x1
  415914:	str	w8, [sp, #12]
  415918:	b	41585c <ferror@plt+0x1312c>
  41591c:	ldr	w8, [sp, #12]
  415920:	ldur	w9, [x29, #-28]
  415924:	add	w8, w9, w8
  415928:	stur	w8, [x29, #-28]
  41592c:	ldur	x0, [x29, #-8]
  415930:	mov	w1, #0x2a                  	// #42
  415934:	bl	4168b0 <ferror@plt+0x14180>
  415938:	str	x0, [sp, #16]
  41593c:	ldr	x10, [sp, #16]
  415940:	cbz	x10, 415980 <ferror@plt+0x13250>
  415944:	ldur	x0, [x29, #-16]
  415948:	mov	w1, #0x2a                  	// #42
  41594c:	bl	420344 <ferror@plt+0x1dc14>
  415950:	ldr	x8, [sp, #16]
  415954:	ldur	x2, [x29, #-16]
  415958:	ldur	x9, [x29, #-24]
  41595c:	ldursw	x10, [x29, #-28]
  415960:	add	x3, x9, x10
  415964:	ldr	x4, [sp, #24]
  415968:	mov	x0, x8
  41596c:	mov	w11, wzr
  415970:	mov	w1, w11
  415974:	bl	416970 <ferror@plt+0x14240>
  415978:	ldur	x0, [x29, #-16]
  41597c:	bl	4204d0 <ferror@plt+0x1dda0>
  415980:	ldur	x0, [x29, #-8]
  415984:	mov	w1, #0x3f                  	// #63
  415988:	bl	4168b0 <ferror@plt+0x14180>
  41598c:	str	x0, [sp, #16]
  415990:	ldr	x8, [sp, #16]
  415994:	cbz	x8, 4159d4 <ferror@plt+0x132a4>
  415998:	ldur	x0, [x29, #-16]
  41599c:	mov	w1, #0x3f                  	// #63
  4159a0:	bl	420344 <ferror@plt+0x1dc14>
  4159a4:	ldr	x8, [sp, #16]
  4159a8:	ldur	x2, [x29, #-16]
  4159ac:	ldur	x9, [x29, #-24]
  4159b0:	ldursw	x10, [x29, #-28]
  4159b4:	add	x3, x9, x10
  4159b8:	ldr	x4, [sp, #24]
  4159bc:	mov	x0, x8
  4159c0:	mov	w11, wzr
  4159c4:	mov	w1, w11
  4159c8:	bl	416970 <ferror@plt+0x14240>
  4159cc:	ldur	x0, [x29, #-16]
  4159d0:	bl	4204d0 <ferror@plt+0x1dda0>
  4159d4:	ldur	x0, [x29, #-8]
  4159d8:	mov	w1, #0x5b                  	// #91
  4159dc:	bl	4168b0 <ferror@plt+0x14180>
  4159e0:	str	x0, [sp, #16]
  4159e4:	ldr	x8, [sp, #16]
  4159e8:	cbz	x8, 415a28 <ferror@plt+0x132f8>
  4159ec:	ldur	x0, [x29, #-16]
  4159f0:	mov	w1, #0x5b                  	// #91
  4159f4:	bl	420344 <ferror@plt+0x1dc14>
  4159f8:	ldr	x8, [sp, #16]
  4159fc:	ldur	x2, [x29, #-16]
  415a00:	ldur	x9, [x29, #-24]
  415a04:	ldursw	x10, [x29, #-28]
  415a08:	add	x3, x9, x10
  415a0c:	ldr	x4, [sp, #24]
  415a10:	mov	x0, x8
  415a14:	mov	w11, wzr
  415a18:	mov	w1, w11
  415a1c:	bl	416970 <ferror@plt+0x14240>
  415a20:	ldur	x0, [x29, #-16]
  415a24:	bl	4204d0 <ferror@plt+0x1dda0>
  415a28:	ldur	x8, [x29, #-24]
  415a2c:	ldursw	x9, [x29, #-28]
  415a30:	ldrb	w10, [x8, x9]
  415a34:	cbnz	w10, 415a48 <ferror@plt+0x13318>
  415a38:	ldur	x0, [x29, #-8]
  415a3c:	ldr	x1, [sp, #24]
  415a40:	bl	416ad4 <ferror@plt+0x143a4>
  415a44:	b	415a80 <ferror@plt+0x13350>
  415a48:	ldur	x0, [x29, #-8]
  415a4c:	ldur	x8, [x29, #-24]
  415a50:	ldursw	x9, [x29, #-28]
  415a54:	ldrb	w1, [x8, x9]
  415a58:	bl	4168b0 <ferror@plt+0x14180>
  415a5c:	str	x0, [sp, #16]
  415a60:	ldur	x0, [x29, #-8]
  415a64:	bl	416934 <ferror@plt+0x14204>
  415a68:	ldr	x8, [sp, #16]
  415a6c:	stur	x8, [x29, #-8]
  415a70:	ldur	w10, [x29, #-28]
  415a74:	add	w10, w10, #0x1
  415a78:	stur	w10, [x29, #-28]
  415a7c:	b	415850 <ferror@plt+0x13120>
  415a80:	ldp	x29, x30, [sp, #64]
  415a84:	add	sp, sp, #0x50
  415a88:	ret
  415a8c:	sub	sp, sp, #0x130
  415a90:	stp	x29, x30, [sp, #272]
  415a94:	str	x28, [sp, #288]
  415a98:	add	x29, sp, #0x110
  415a9c:	adrp	x8, 424000 <ferror@plt+0x218d0>
  415aa0:	add	x8, x8, #0xc85
  415aa4:	mov	x9, #0x20                  	// #32
  415aa8:	adrp	x10, 425000 <ferror@plt+0x228d0>
  415aac:	add	x10, x10, #0x97
  415ab0:	adrp	x11, 425000 <ferror@plt+0x228d0>
  415ab4:	add	x11, x11, #0xaf
  415ab8:	stur	x0, [x29, #-48]
  415abc:	stur	x1, [x29, #-56]
  415ac0:	stur	x2, [x29, #-64]
  415ac4:	ldur	x12, [x29, #-48]
  415ac8:	stur	x12, [x29, #-24]
  415acc:	stur	x8, [x29, #-32]
  415ad0:	mov	x0, x9
  415ad4:	str	x10, [sp, #32]
  415ad8:	str	x11, [sp, #24]
  415adc:	bl	402280 <malloc@plt>
  415ae0:	str	x0, [sp, #64]
  415ae4:	ldr	x8, [sp, #64]
  415ae8:	cbnz	x8, 415b28 <ferror@plt+0x133f8>
  415aec:	ldur	x0, [x29, #-48]
  415af0:	bl	410dac <ferror@plt+0xe67c>
  415af4:	cmp	w0, #0x3
  415af8:	b.lt	415b1c <ferror@plt+0x133ec>  // b.tstop
  415afc:	ldur	x0, [x29, #-48]
  415b00:	mov	w1, #0x3                   	// #3
  415b04:	ldr	x2, [sp, #32]
  415b08:	mov	w3, #0x2f7                 	// #759
  415b0c:	ldr	x4, [sp, #24]
  415b10:	adrp	x5, 425000 <ferror@plt+0x228d0>
  415b14:	add	x5, x5, #0xbd
  415b18:	bl	410850 <ferror@plt+0xe120>
  415b1c:	mov	x8, xzr
  415b20:	stur	x8, [x29, #-40]
  415b24:	b	415d54 <ferror@plt+0x13624>
  415b28:	ldur	x0, [x29, #-56]
  415b2c:	mov	w1, #0x80000               	// #524288
  415b30:	bl	402290 <open@plt>
  415b34:	stur	w0, [x29, #-68]
  415b38:	cmp	w0, #0x0
  415b3c:	cset	w8, ge  // ge = tcont
  415b40:	tbnz	w8, #0, 415b5c <ferror@plt+0x1342c>
  415b44:	ldur	x8, [x29, #-48]
  415b48:	stur	x8, [x29, #-8]
  415b4c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  415b50:	add	x8, x8, #0xc9
  415b54:	stur	x8, [x29, #-16]
  415b58:	b	415d44 <ferror@plt+0x13614>
  415b5c:	ldur	w0, [x29, #-68]
  415b60:	add	x1, sp, #0x48
  415b64:	bl	420650 <ferror@plt+0x1df20>
  415b68:	cmp	w0, #0x0
  415b6c:	cset	w8, ge  // ge = tcont
  415b70:	tbnz	w8, #0, 415b78 <ferror@plt+0x13448>
  415b74:	b	415d3c <ferror@plt+0x1360c>
  415b78:	ldr	x8, [sp, #120]
  415b7c:	cmp	x8, #0xc
  415b80:	b.cs	415b88 <ferror@plt+0x13458>  // b.hs, b.nlast
  415b84:	b	415d3c <ferror@plt+0x1360c>
  415b88:	ldr	x1, [sp, #120]
  415b8c:	ldur	w4, [x29, #-68]
  415b90:	mov	x8, xzr
  415b94:	mov	x0, x8
  415b98:	mov	w2, #0x1                   	// #1
  415b9c:	mov	w3, #0x2                   	// #2
  415ba0:	mov	x5, x8
  415ba4:	bl	4024a0 <mmap@plt>
  415ba8:	ldr	x8, [sp, #64]
  415bac:	str	x0, [x8, #8]
  415bb0:	mov	x8, #0xffffffffffffffff    	// #-1
  415bb4:	cmp	x0, x8
  415bb8:	b.ne	415bf8 <ferror@plt+0x134c8>  // b.any
  415bbc:	ldur	x0, [x29, #-48]
  415bc0:	bl	410dac <ferror@plt+0xe67c>
  415bc4:	cmp	w0, #0x3
  415bc8:	b.lt	415bf4 <ferror@plt+0x134c4>  // b.tstop
  415bcc:	ldur	x0, [x29, #-48]
  415bd0:	ldr	x6, [sp, #120]
  415bd4:	ldur	w7, [x29, #-68]
  415bd8:	mov	w1, #0x3                   	// #3
  415bdc:	ldr	x2, [sp, #32]
  415be0:	mov	w3, #0x308                 	// #776
  415be4:	ldr	x4, [sp, #24]
  415be8:	adrp	x5, 425000 <ferror@plt+0x228d0>
  415bec:	add	x5, x5, #0xeb
  415bf0:	bl	410850 <ferror@plt+0xe120>
  415bf4:	b	415d3c <ferror@plt+0x1360c>
  415bf8:	ldr	x8, [sp, #64]
  415bfc:	ldr	x8, [x8, #8]
  415c00:	add	x9, sp, #0x28
  415c04:	str	x8, [sp, #40]
  415c08:	mov	x0, x9
  415c0c:	str	x9, [sp, #16]
  415c10:	bl	415d68 <ferror@plt+0x13638>
  415c14:	str	w0, [sp, #52]
  415c18:	ldr	x0, [sp, #16]
  415c1c:	bl	415d68 <ferror@plt+0x13638>
  415c20:	str	w0, [sp, #56]
  415c24:	ldr	x0, [sp, #16]
  415c28:	bl	415d68 <ferror@plt+0x13638>
  415c2c:	str	w0, [sp, #60]
  415c30:	ldr	w10, [sp, #52]
  415c34:	mov	w11, #0xf457                	// #62551
  415c38:	movk	w11, #0xb007, lsl #16
  415c3c:	cmp	w10, w11
  415c40:	b.eq	415c84 <ferror@plt+0x13554>  // b.none
  415c44:	ldur	x0, [x29, #-48]
  415c48:	bl	410dac <ferror@plt+0xe67c>
  415c4c:	cmp	w0, #0x3
  415c50:	b.lt	415c80 <ferror@plt+0x13550>  // b.tstop
  415c54:	ldur	x0, [x29, #-48]
  415c58:	ldr	w6, [sp, #52]
  415c5c:	mov	w1, #0x3                   	// #3
  415c60:	ldr	x2, [sp, #32]
  415c64:	mov	w3, #0x313                 	// #787
  415c68:	ldr	x4, [sp, #24]
  415c6c:	adrp	x5, 425000 <ferror@plt+0x228d0>
  415c70:	add	x5, x5, #0x11f
  415c74:	mov	w7, #0xf457                	// #62551
  415c78:	movk	w7, #0xb007, lsl #16
  415c7c:	bl	410850 <ferror@plt+0xe120>
  415c80:	b	415d2c <ferror@plt+0x135fc>
  415c84:	ldr	w8, [sp, #56]
  415c88:	lsr	w8, w8, #16
  415c8c:	cmp	w8, #0x2
  415c90:	b.eq	415cd4 <ferror@plt+0x135a4>  // b.none
  415c94:	ldur	x0, [x29, #-48]
  415c98:	bl	410dac <ferror@plt+0xe67c>
  415c9c:	cmp	w0, #0x3
  415ca0:	b.lt	415cd0 <ferror@plt+0x135a0>  // b.tstop
  415ca4:	ldur	x0, [x29, #-48]
  415ca8:	ldr	w8, [sp, #56]
  415cac:	lsr	w6, w8, #16
  415cb0:	mov	w1, #0x3                   	// #3
  415cb4:	ldr	x2, [sp, #32]
  415cb8:	mov	w3, #0x319                 	// #793
  415cbc:	ldr	x4, [sp, #24]
  415cc0:	adrp	x5, 425000 <ferror@plt+0x228d0>
  415cc4:	add	x5, x5, #0x143
  415cc8:	mov	w7, #0x2                   	// #2
  415ccc:	bl	410850 <ferror@plt+0xe120>
  415cd0:	b	415d2c <ferror@plt+0x135fc>
  415cd4:	ldr	w8, [sp, #60]
  415cd8:	ldr	x9, [sp, #64]
  415cdc:	str	w8, [x9, #16]
  415ce0:	add	x0, sp, #0x48
  415ce4:	ldr	x9, [sp, #120]
  415ce8:	ldr	x10, [sp, #64]
  415cec:	str	x9, [x10, #24]
  415cf0:	ldur	x9, [x29, #-48]
  415cf4:	ldr	x10, [sp, #64]
  415cf8:	str	x9, [x10]
  415cfc:	ldur	w8, [x29, #-68]
  415d00:	str	x0, [sp, #8]
  415d04:	mov	w0, w8
  415d08:	bl	402380 <close@plt>
  415d0c:	ldr	x9, [sp, #8]
  415d10:	mov	x0, x9
  415d14:	bl	410828 <ferror@plt+0xe0f8>
  415d18:	ldur	x9, [x29, #-64]
  415d1c:	str	x0, [x9]
  415d20:	ldr	x9, [sp, #64]
  415d24:	stur	x9, [x29, #-40]
  415d28:	b	415d54 <ferror@plt+0x13624>
  415d2c:	ldr	x8, [sp, #64]
  415d30:	ldr	x0, [x8, #8]
  415d34:	ldr	x1, [sp, #120]
  415d38:	bl	402560 <munmap@plt>
  415d3c:	ldur	w0, [x29, #-68]
  415d40:	bl	402380 <close@plt>
  415d44:	ldr	x0, [sp, #64]
  415d48:	bl	4024e0 <free@plt>
  415d4c:	mov	x8, xzr
  415d50:	stur	x8, [x29, #-40]
  415d54:	ldur	x0, [x29, #-40]
  415d58:	ldr	x28, [sp, #288]
  415d5c:	ldp	x29, x30, [sp, #272]
  415d60:	add	sp, sp, #0x130
  415d64:	ret
  415d68:	sub	sp, sp, #0x40
  415d6c:	stp	x29, x30, [sp, #48]
  415d70:	add	x29, sp, #0x30
  415d74:	stur	x0, [x29, #-8]
  415d78:	ldur	x8, [x29, #-8]
  415d7c:	ldr	x8, [x8]
  415d80:	stur	x8, [x29, #-16]
  415d84:	ldur	x8, [x29, #-16]
  415d88:	str	x8, [sp, #16]
  415d8c:	ldr	x8, [sp, #16]
  415d90:	ldr	w9, [x8]
  415d94:	str	w9, [sp, #12]
  415d98:	ldr	w9, [sp, #12]
  415d9c:	stur	w9, [x29, #-20]
  415da0:	ldur	x8, [x29, #-16]
  415da4:	add	x8, x8, #0x4
  415da8:	ldur	x10, [x29, #-8]
  415dac:	str	x8, [x10]
  415db0:	ldur	w0, [x29, #-20]
  415db4:	bl	402160 <ntohl@plt>
  415db8:	ldp	x29, x30, [sp, #48]
  415dbc:	add	sp, sp, #0x40
  415dc0:	ret
  415dc4:	sub	sp, sp, #0x20
  415dc8:	stp	x29, x30, [sp, #16]
  415dcc:	add	x29, sp, #0x10
  415dd0:	str	x0, [sp, #8]
  415dd4:	ldr	x8, [sp, #8]
  415dd8:	ldr	x0, [x8, #8]
  415ddc:	ldr	x8, [sp, #8]
  415de0:	ldr	x1, [x8, #24]
  415de4:	bl	402560 <munmap@plt>
  415de8:	ldr	x8, [sp, #8]
  415dec:	mov	x0, x8
  415df0:	bl	4024e0 <free@plt>
  415df4:	ldp	x29, x30, [sp, #16]
  415df8:	add	sp, sp, #0x20
  415dfc:	ret
  415e00:	sub	sp, sp, #0x50
  415e04:	stp	x29, x30, [sp, #64]
  415e08:	add	x29, sp, #0x40
  415e0c:	stur	x0, [x29, #-8]
  415e10:	stur	w1, [x29, #-12]
  415e14:	stur	x2, [x29, #-24]
  415e18:	ldur	x0, [x29, #-8]
  415e1c:	bl	415e74 <ferror@plt+0x13744>
  415e20:	str	x0, [sp, #32]
  415e24:	ldr	x8, [sp, #32]
  415e28:	cbnz	x8, 415e30 <ferror@plt+0x13700>
  415e2c:	b	415e68 <ferror@plt+0x13738>
  415e30:	add	x8, sp, #0x10
  415e34:	mov	x0, x8
  415e38:	str	x8, [sp, #8]
  415e3c:	bl	420104 <ferror@plt+0x1d9d4>
  415e40:	ldur	x1, [x29, #-24]
  415e44:	ldr	x0, [sp, #8]
  415e48:	bl	4203d8 <ferror@plt+0x1dca8>
  415e4c:	ldr	x8, [sp, #32]
  415e50:	ldur	w2, [x29, #-12]
  415e54:	mov	x0, x8
  415e58:	ldr	x1, [sp, #8]
  415e5c:	bl	415ea0 <ferror@plt+0x13770>
  415e60:	ldr	x0, [sp, #8]
  415e64:	bl	420130 <ferror@plt+0x1da00>
  415e68:	ldp	x29, x30, [sp, #64]
  415e6c:	add	sp, sp, #0x50
  415e70:	ret
  415e74:	sub	sp, sp, #0x20
  415e78:	stp	x29, x30, [sp, #16]
  415e7c:	add	x29, sp, #0x10
  415e80:	str	x0, [sp, #8]
  415e84:	ldr	x0, [sp, #8]
  415e88:	ldr	x8, [sp, #8]
  415e8c:	ldr	w1, [x8, #16]
  415e90:	bl	416b40 <ferror@plt+0x14410>
  415e94:	ldp	x29, x30, [sp, #16]
  415e98:	add	sp, sp, #0x20
  415e9c:	ret
  415ea0:	sub	sp, sp, #0x50
  415ea4:	stp	x29, x30, [sp, #64]
  415ea8:	add	x29, sp, #0x40
  415eac:	stur	x0, [x29, #-8]
  415eb0:	stur	x1, [x29, #-16]
  415eb4:	stur	w2, [x29, #-20]
  415eb8:	ldur	x0, [x29, #-16]
  415ebc:	ldur	x8, [x29, #-8]
  415ec0:	ldr	x1, [x8, #8]
  415ec4:	bl	4203d8 <ferror@plt+0x1dca8>
  415ec8:	str	w0, [sp, #16]
  415ecc:	ldur	x8, [x29, #-8]
  415ed0:	mov	x9, #0x10                  	// #16
  415ed4:	ldr	x8, [x8, #16]
  415ed8:	str	x8, [sp, #32]
  415edc:	ldr	x8, [sp, #32]
  415ee0:	ldur	x10, [x29, #-8]
  415ee4:	ldr	w11, [x10, #24]
  415ee8:	mov	w10, w11
  415eec:	mul	x9, x9, x10
  415ef0:	add	x8, x8, x9
  415ef4:	str	x8, [sp, #24]
  415ef8:	ldr	x8, [sp, #32]
  415efc:	ldr	x9, [sp, #24]
  415f00:	cmp	x8, x9
  415f04:	b.cs	415f8c <ferror@plt+0x1385c>  // b.hs, b.nlast
  415f08:	ldur	w0, [x29, #-20]
  415f0c:	ldur	x8, [x29, #-16]
  415f10:	ldr	x1, [x8]
  415f14:	ldur	x8, [x29, #-16]
  415f18:	ldr	w9, [x8, #12]
  415f1c:	mov	w2, w9
  415f20:	bl	40ff88 <ferror@plt+0xd858>
  415f24:	ldur	w9, [x29, #-20]
  415f28:	mov	w0, w9
  415f2c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  415f30:	add	x1, x1, #0x4bb
  415f34:	mov	x8, #0x1                   	// #1
  415f38:	mov	x2, x8
  415f3c:	str	x8, [sp]
  415f40:	bl	40ff88 <ferror@plt+0xd858>
  415f44:	ldur	w9, [x29, #-20]
  415f48:	ldr	x8, [sp, #32]
  415f4c:	ldr	x1, [x8, #8]
  415f50:	ldr	x8, [sp, #32]
  415f54:	ldr	w10, [x8, #4]
  415f58:	mov	w2, w10
  415f5c:	mov	w0, w9
  415f60:	bl	40ff88 <ferror@plt+0xd858>
  415f64:	ldur	w9, [x29, #-20]
  415f68:	mov	w0, w9
  415f6c:	adrp	x1, 420000 <ferror@plt+0x1d8d0>
  415f70:	add	x1, x1, #0x925
  415f74:	ldr	x2, [sp]
  415f78:	bl	40ff88 <ferror@plt+0xd858>
  415f7c:	ldr	x8, [sp, #32]
  415f80:	add	x8, x8, #0x10
  415f84:	str	x8, [sp, #32]
  415f88:	b	415ef8 <ferror@plt+0x137c8>
  415f8c:	ldur	x8, [x29, #-8]
  415f90:	ldrb	w9, [x8, #32]
  415f94:	str	w9, [sp, #20]
  415f98:	ldr	w8, [sp, #20]
  415f9c:	ldur	x9, [x29, #-8]
  415fa0:	ldrb	w10, [x9, #33]
  415fa4:	cmp	w8, w10
  415fa8:	b.gt	416004 <ferror@plt+0x138d4>
  415fac:	ldur	x0, [x29, #-8]
  415fb0:	ldr	w1, [sp, #20]
  415fb4:	bl	416ea0 <ferror@plt+0x14770>
  415fb8:	str	x0, [sp, #8]
  415fbc:	ldr	x8, [sp, #8]
  415fc0:	cbnz	x8, 415fc8 <ferror@plt+0x13898>
  415fc4:	b	415ff4 <ferror@plt+0x138c4>
  415fc8:	ldur	x0, [x29, #-16]
  415fcc:	ldr	w8, [sp, #20]
  415fd0:	mov	w1, w8
  415fd4:	bl	420344 <ferror@plt+0x1dc14>
  415fd8:	ldr	x9, [sp, #8]
  415fdc:	ldur	x1, [x29, #-16]
  415fe0:	ldur	w2, [x29, #-20]
  415fe4:	mov	x0, x9
  415fe8:	bl	415ea0 <ferror@plt+0x13770>
  415fec:	ldur	x0, [x29, #-16]
  415ff0:	bl	4204d0 <ferror@plt+0x1dda0>
  415ff4:	ldr	w8, [sp, #20]
  415ff8:	add	w8, w8, #0x1
  415ffc:	str	w8, [sp, #20]
  416000:	b	415f98 <ferror@plt+0x13868>
  416004:	ldur	x0, [x29, #-16]
  416008:	ldr	w1, [sp, #16]
  41600c:	bl	420534 <ferror@plt+0x1de04>
  416010:	ldur	x0, [x29, #-8]
  416014:	bl	416f24 <ferror@plt+0x147f4>
  416018:	ldp	x29, x30, [sp, #64]
  41601c:	add	sp, sp, #0x50
  416020:	ret
  416024:	sub	sp, sp, #0x40
  416028:	stp	x29, x30, [sp, #48]
  41602c:	add	x29, sp, #0x30
  416030:	mov	w8, wzr
  416034:	stur	x0, [x29, #-8]
  416038:	stur	x1, [x29, #-16]
  41603c:	ldur	x0, [x29, #-8]
  416040:	str	w8, [sp, #12]
  416044:	bl	415e74 <ferror@plt+0x13744>
  416048:	str	x0, [sp, #24]
  41604c:	ldr	x0, [sp, #24]
  416050:	ldur	x1, [x29, #-16]
  416054:	ldr	w2, [sp, #12]
  416058:	bl	416070 <ferror@plt+0x13940>
  41605c:	str	x0, [sp, #16]
  416060:	ldr	x0, [sp, #16]
  416064:	ldp	x29, x30, [sp, #48]
  416068:	add	sp, sp, #0x40
  41606c:	ret
  416070:	sub	sp, sp, #0x50
  416074:	stp	x29, x30, [sp, #64]
  416078:	add	x29, sp, #0x40
  41607c:	stur	x0, [x29, #-16]
  416080:	stur	x1, [x29, #-24]
  416084:	stur	w2, [x29, #-28]
  416088:	ldur	x8, [x29, #-16]
  41608c:	cbz	x8, 4161ac <ferror@plt+0x13a7c>
  416090:	str	wzr, [sp, #8]
  416094:	ldur	x8, [x29, #-16]
  416098:	ldr	x8, [x8, #8]
  41609c:	ldrsw	x9, [sp, #8]
  4160a0:	add	x8, x8, x9
  4160a4:	ldrb	w10, [x8]
  4160a8:	cbz	w10, 416104 <ferror@plt+0x139d4>
  4160ac:	ldur	x8, [x29, #-16]
  4160b0:	ldr	x8, [x8, #8]
  4160b4:	ldrsw	x9, [sp, #8]
  4160b8:	ldrb	w10, [x8, x9]
  4160bc:	str	w10, [sp, #12]
  4160c0:	ldr	w10, [sp, #12]
  4160c4:	ldur	x8, [x29, #-24]
  4160c8:	ldur	w11, [x29, #-28]
  4160cc:	ldr	w12, [sp, #8]
  4160d0:	add	w11, w11, w12
  4160d4:	ldrb	w11, [x8, w11, sxtw]
  4160d8:	cmp	w10, w11
  4160dc:	b.eq	4160f4 <ferror@plt+0x139c4>  // b.none
  4160e0:	ldur	x0, [x29, #-16]
  4160e4:	bl	416f24 <ferror@plt+0x147f4>
  4160e8:	mov	x8, xzr
  4160ec:	stur	x8, [x29, #-8]
  4160f0:	b	4161b4 <ferror@plt+0x13a84>
  4160f4:	ldr	w8, [sp, #8]
  4160f8:	add	w8, w8, #0x1
  4160fc:	str	w8, [sp, #8]
  416100:	b	416094 <ferror@plt+0x13964>
  416104:	ldr	w8, [sp, #8]
  416108:	ldur	w9, [x29, #-28]
  41610c:	add	w8, w9, w8
  416110:	stur	w8, [x29, #-28]
  416114:	ldur	x10, [x29, #-24]
  416118:	ldursw	x11, [x29, #-28]
  41611c:	ldrb	w8, [x10, x11]
  416120:	cbnz	w8, 416174 <ferror@plt+0x13a44>
  416124:	ldur	x8, [x29, #-16]
  416128:	ldr	w9, [x8, #24]
  41612c:	cmp	w9, #0x0
  416130:	cset	w9, ls  // ls = plast
  416134:	tbnz	w9, #0, 416150 <ferror@plt+0x13a20>
  416138:	ldur	x8, [x29, #-16]
  41613c:	ldr	x8, [x8, #16]
  416140:	ldr	x0, [x8, #8]
  416144:	bl	402340 <strdup@plt>
  416148:	str	x0, [sp]
  41614c:	b	416158 <ferror@plt+0x13a28>
  416150:	mov	x8, xzr
  416154:	str	x8, [sp]
  416158:	ldr	x8, [sp]
  41615c:	str	x8, [sp, #24]
  416160:	ldur	x0, [x29, #-16]
  416164:	bl	416f24 <ferror@plt+0x147f4>
  416168:	ldr	x8, [sp, #24]
  41616c:	stur	x8, [x29, #-8]
  416170:	b	4161b4 <ferror@plt+0x13a84>
  416174:	ldur	x0, [x29, #-16]
  416178:	ldur	x8, [x29, #-24]
  41617c:	ldursw	x9, [x29, #-28]
  416180:	ldrb	w1, [x8, x9]
  416184:	bl	416ea0 <ferror@plt+0x14770>
  416188:	str	x0, [sp, #16]
  41618c:	ldur	x0, [x29, #-16]
  416190:	bl	416f24 <ferror@plt+0x147f4>
  416194:	ldr	x8, [sp, #16]
  416198:	stur	x8, [x29, #-16]
  41619c:	ldur	w10, [x29, #-28]
  4161a0:	add	w10, w10, #0x1
  4161a4:	stur	w10, [x29, #-28]
  4161a8:	b	416088 <ferror@plt+0x13958>
  4161ac:	mov	x8, xzr
  4161b0:	stur	x8, [x29, #-8]
  4161b4:	ldur	x0, [x29, #-8]
  4161b8:	ldp	x29, x30, [sp, #64]
  4161bc:	add	sp, sp, #0x50
  4161c0:	ret
  4161c4:	sub	sp, sp, #0x60
  4161c8:	stp	x29, x30, [sp, #80]
  4161cc:	add	x29, sp, #0x50
  4161d0:	mov	x8, xzr
  4161d4:	mov	w9, wzr
  4161d8:	add	x10, sp, #0x28
  4161dc:	add	x4, sp, #0x20
  4161e0:	stur	x0, [x29, #-8]
  4161e4:	stur	x1, [x29, #-16]
  4161e8:	ldur	x0, [x29, #-8]
  4161ec:	str	x8, [sp, #24]
  4161f0:	str	w9, [sp, #20]
  4161f4:	str	x10, [sp, #8]
  4161f8:	str	x4, [sp]
  4161fc:	bl	415e74 <ferror@plt+0x13744>
  416200:	stur	x0, [x29, #-24]
  416204:	ldr	x8, [sp, #24]
  416208:	str	x8, [sp, #32]
  41620c:	ldr	x0, [sp, #8]
  416210:	bl	420104 <ferror@plt+0x1d9d4>
  416214:	ldur	x0, [x29, #-24]
  416218:	ldur	x2, [x29, #-16]
  41621c:	ldr	x1, [sp, #8]
  416220:	ldr	w3, [sp, #20]
  416224:	ldr	x4, [sp]
  416228:	bl	416244 <ferror@plt+0x13b14>
  41622c:	ldr	x0, [sp, #8]
  416230:	bl	420130 <ferror@plt+0x1da00>
  416234:	ldr	x0, [sp, #32]
  416238:	ldp	x29, x30, [sp, #80]
  41623c:	add	sp, sp, #0x60
  416240:	ret
  416244:	sub	sp, sp, #0x50
  416248:	stp	x29, x30, [sp, #64]
  41624c:	add	x29, sp, #0x40
  416250:	stur	x0, [x29, #-8]
  416254:	stur	x1, [x29, #-16]
  416258:	stur	x2, [x29, #-24]
  41625c:	stur	w3, [x29, #-28]
  416260:	str	x4, [sp, #24]
  416264:	ldur	x8, [x29, #-8]
  416268:	cbz	x8, 416494 <ferror@plt+0x13d64>
  41626c:	str	wzr, [sp, #12]
  416270:	ldur	x8, [x29, #-8]
  416274:	ldr	x8, [x8, #8]
  416278:	ldrsw	x9, [sp, #12]
  41627c:	add	x8, x8, x9
  416280:	ldrb	w10, [x8]
  416284:	cbz	w10, 416330 <ferror@plt+0x13c00>
  416288:	ldur	x8, [x29, #-8]
  41628c:	ldr	x8, [x8, #8]
  416290:	ldrsw	x9, [sp, #12]
  416294:	ldrb	w10, [x8, x9]
  416298:	str	w10, [sp, #8]
  41629c:	ldr	w10, [sp, #8]
  4162a0:	cmp	w10, #0x2a
  4162a4:	b.eq	4162c0 <ferror@plt+0x13b90>  // b.none
  4162a8:	ldr	w8, [sp, #8]
  4162ac:	cmp	w8, #0x3f
  4162b0:	b.eq	4162c0 <ferror@plt+0x13b90>  // b.none
  4162b4:	ldr	w8, [sp, #8]
  4162b8:	cmp	w8, #0x5b
  4162bc:	b.ne	4162f4 <ferror@plt+0x13bc4>  // b.any
  4162c0:	ldur	x0, [x29, #-8]
  4162c4:	ldr	w1, [sp, #12]
  4162c8:	ldur	x2, [x29, #-16]
  4162cc:	ldur	x8, [x29, #-24]
  4162d0:	ldur	w9, [x29, #-28]
  4162d4:	ldr	w10, [sp, #12]
  4162d8:	add	w9, w9, w10
  4162dc:	mov	w3, w9
  4162e0:	sxtw	x11, w3
  4162e4:	add	x3, x8, x11
  4162e8:	ldr	x4, [sp, #24]
  4162ec:	bl	416f48 <ferror@plt+0x14818>
  4162f0:	b	416494 <ferror@plt+0x13d64>
  4162f4:	ldr	w8, [sp, #8]
  4162f8:	ldur	x9, [x29, #-24]
  4162fc:	ldur	w10, [x29, #-28]
  416300:	ldr	w11, [sp, #12]
  416304:	add	w10, w10, w11
  416308:	ldrb	w10, [x9, w10, sxtw]
  41630c:	cmp	w8, w10
  416310:	b.eq	416320 <ferror@plt+0x13bf0>  // b.none
  416314:	ldur	x0, [x29, #-8]
  416318:	bl	416f24 <ferror@plt+0x147f4>
  41631c:	b	416494 <ferror@plt+0x13d64>
  416320:	ldr	w8, [sp, #12]
  416324:	add	w8, w8, #0x1
  416328:	str	w8, [sp, #12]
  41632c:	b	416270 <ferror@plt+0x13b40>
  416330:	ldr	w8, [sp, #12]
  416334:	ldur	w9, [x29, #-28]
  416338:	add	w8, w9, w8
  41633c:	stur	w8, [x29, #-28]
  416340:	ldur	x0, [x29, #-8]
  416344:	mov	w1, #0x2a                  	// #42
  416348:	bl	416ea0 <ferror@plt+0x14770>
  41634c:	str	x0, [sp, #16]
  416350:	ldr	x10, [sp, #16]
  416354:	cbz	x10, 416394 <ferror@plt+0x13c64>
  416358:	ldur	x0, [x29, #-16]
  41635c:	mov	w1, #0x2a                  	// #42
  416360:	bl	420344 <ferror@plt+0x1dc14>
  416364:	ldr	x8, [sp, #16]
  416368:	ldur	x2, [x29, #-16]
  41636c:	ldur	x9, [x29, #-24]
  416370:	ldursw	x10, [x29, #-28]
  416374:	add	x3, x9, x10
  416378:	ldr	x4, [sp, #24]
  41637c:	mov	x0, x8
  416380:	mov	w11, wzr
  416384:	mov	w1, w11
  416388:	bl	416f48 <ferror@plt+0x14818>
  41638c:	ldur	x0, [x29, #-16]
  416390:	bl	4204d0 <ferror@plt+0x1dda0>
  416394:	ldur	x0, [x29, #-8]
  416398:	mov	w1, #0x3f                  	// #63
  41639c:	bl	416ea0 <ferror@plt+0x14770>
  4163a0:	str	x0, [sp, #16]
  4163a4:	ldr	x8, [sp, #16]
  4163a8:	cbz	x8, 4163e8 <ferror@plt+0x13cb8>
  4163ac:	ldur	x0, [x29, #-16]
  4163b0:	mov	w1, #0x3f                  	// #63
  4163b4:	bl	420344 <ferror@plt+0x1dc14>
  4163b8:	ldr	x8, [sp, #16]
  4163bc:	ldur	x2, [x29, #-16]
  4163c0:	ldur	x9, [x29, #-24]
  4163c4:	ldursw	x10, [x29, #-28]
  4163c8:	add	x3, x9, x10
  4163cc:	ldr	x4, [sp, #24]
  4163d0:	mov	x0, x8
  4163d4:	mov	w11, wzr
  4163d8:	mov	w1, w11
  4163dc:	bl	416f48 <ferror@plt+0x14818>
  4163e0:	ldur	x0, [x29, #-16]
  4163e4:	bl	4204d0 <ferror@plt+0x1dda0>
  4163e8:	ldur	x0, [x29, #-8]
  4163ec:	mov	w1, #0x5b                  	// #91
  4163f0:	bl	416ea0 <ferror@plt+0x14770>
  4163f4:	str	x0, [sp, #16]
  4163f8:	ldr	x8, [sp, #16]
  4163fc:	cbz	x8, 41643c <ferror@plt+0x13d0c>
  416400:	ldur	x0, [x29, #-16]
  416404:	mov	w1, #0x5b                  	// #91
  416408:	bl	420344 <ferror@plt+0x1dc14>
  41640c:	ldr	x8, [sp, #16]
  416410:	ldur	x2, [x29, #-16]
  416414:	ldur	x9, [x29, #-24]
  416418:	ldursw	x10, [x29, #-28]
  41641c:	add	x3, x9, x10
  416420:	ldr	x4, [sp, #24]
  416424:	mov	x0, x8
  416428:	mov	w11, wzr
  41642c:	mov	w1, w11
  416430:	bl	416f48 <ferror@plt+0x14818>
  416434:	ldur	x0, [x29, #-16]
  416438:	bl	4204d0 <ferror@plt+0x1dda0>
  41643c:	ldur	x8, [x29, #-24]
  416440:	ldursw	x9, [x29, #-28]
  416444:	ldrb	w10, [x8, x9]
  416448:	cbnz	w10, 41645c <ferror@plt+0x13d2c>
  41644c:	ldur	x0, [x29, #-8]
  416450:	ldr	x1, [sp, #24]
  416454:	bl	4170b4 <ferror@plt+0x14984>
  416458:	b	416494 <ferror@plt+0x13d64>
  41645c:	ldur	x0, [x29, #-8]
  416460:	ldur	x8, [x29, #-24]
  416464:	ldursw	x9, [x29, #-28]
  416468:	ldrb	w1, [x8, x9]
  41646c:	bl	416ea0 <ferror@plt+0x14770>
  416470:	str	x0, [sp, #16]
  416474:	ldur	x0, [x29, #-8]
  416478:	bl	416f24 <ferror@plt+0x147f4>
  41647c:	ldr	x8, [sp, #16]
  416480:	stur	x8, [x29, #-8]
  416484:	ldur	w10, [x29, #-28]
  416488:	add	w10, w10, #0x1
  41648c:	stur	w10, [x29, #-28]
  416490:	b	416264 <ferror@plt+0x13b34>
  416494:	ldp	x29, x30, [sp, #64]
  416498:	add	sp, sp, #0x50
  41649c:	ret
  4164a0:	ret
  4164a4:	sub	sp, sp, #0x90
  4164a8:	stp	x29, x30, [sp, #128]
  4164ac:	add	x29, sp, #0x80
  4164b0:	stur	x0, [x29, #-16]
  4164b4:	stur	w1, [x29, #-20]
  4164b8:	stur	wzr, [x29, #-48]
  4164bc:	ldur	w8, [x29, #-20]
  4164c0:	and	w8, w8, #0xfffffff
  4164c4:	cbnz	w8, 4164d4 <ferror@plt+0x13da4>
  4164c8:	mov	x8, xzr
  4164cc:	stur	x8, [x29, #-8]
  4164d0:	b	4166e0 <ferror@plt+0x13fb0>
  4164d4:	ldur	x0, [x29, #-16]
  4164d8:	ldur	w8, [x29, #-20]
  4164dc:	and	w8, w8, #0xfffffff
  4164e0:	mov	w9, w8
  4164e4:	ubfx	x1, x9, #0, #32
  4164e8:	mov	w8, wzr
  4164ec:	mov	w2, w8
  4164f0:	bl	4023e0 <fseek@plt>
  4164f4:	cmp	w0, #0x0
  4164f8:	cset	w8, ge  // ge = tcont
  4164fc:	tbnz	w8, #0, 41650c <ferror@plt+0x13ddc>
  416500:	mov	x8, xzr
  416504:	stur	x8, [x29, #-8]
  416508:	b	4166e0 <ferror@plt+0x13fb0>
  41650c:	ldur	w8, [x29, #-20]
  416510:	and	w8, w8, #0x80000000
  416514:	cbz	w8, 416548 <ferror@plt+0x13e18>
  416518:	add	x8, sp, #0x40
  41651c:	mov	x0, x8
  416520:	str	x8, [sp, #16]
  416524:	bl	420104 <ferror@plt+0x1d9d4>
  416528:	ldur	x1, [x29, #-16]
  41652c:	ldr	x0, [sp, #16]
  416530:	bl	4166f0 <ferror@plt+0x13fc0>
  416534:	ldr	x8, [sp, #16]
  416538:	mov	x0, x8
  41653c:	bl	420158 <ferror@plt+0x1da28>
  416540:	stur	x0, [x29, #-40]
  416544:	b	416558 <ferror@plt+0x13e28>
  416548:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41654c:	add	x0, x0, #0xbdb
  416550:	bl	402340 <strdup@plt>
  416554:	stur	x0, [x29, #-40]
  416558:	ldur	w8, [x29, #-20]
  41655c:	and	w8, w8, #0x20000000
  416560:	cbz	w8, 416600 <ferror@plt+0x13ed0>
  416564:	ldur	x0, [x29, #-16]
  416568:	bl	416750 <ferror@plt+0x14020>
  41656c:	strb	w0, [sp, #63]
  416570:	ldur	x0, [x29, #-16]
  416574:	bl	416750 <ferror@plt+0x14020>
  416578:	strb	w0, [sp, #62]
  41657c:	ldrb	w8, [sp, #62]
  416580:	ldrb	w9, [sp, #63]
  416584:	subs	w8, w8, w9
  416588:	add	w8, w8, #0x1
  41658c:	stur	w8, [x29, #-48]
  416590:	ldursw	x10, [x29, #-48]
  416594:	mov	x11, #0x4                   	// #4
  416598:	mul	x10, x11, x10
  41659c:	add	x0, x10, #0x20
  4165a0:	bl	402280 <malloc@plt>
  4165a4:	stur	x0, [x29, #-32]
  4165a8:	ldrb	w8, [sp, #63]
  4165ac:	ldur	x10, [x29, #-32]
  4165b0:	strb	w8, [x10, #24]
  4165b4:	ldrb	w8, [sp, #62]
  4165b8:	ldur	x10, [x29, #-32]
  4165bc:	strb	w8, [x10, #25]
  4165c0:	stur	wzr, [x29, #-44]
  4165c4:	ldur	w8, [x29, #-44]
  4165c8:	ldur	w9, [x29, #-48]
  4165cc:	cmp	w8, w9
  4165d0:	b.ge	4165fc <ferror@plt+0x13ecc>  // b.tcont
  4165d4:	ldur	x0, [x29, #-16]
  4165d8:	bl	415364 <ferror@plt+0x12c34>
  4165dc:	ldur	x8, [x29, #-32]
  4165e0:	add	x8, x8, #0x1c
  4165e4:	ldursw	x9, [x29, #-44]
  4165e8:	str	w0, [x8, x9, lsl #2]
  4165ec:	ldur	w8, [x29, #-44]
  4165f0:	add	w8, w8, #0x1
  4165f4:	stur	w8, [x29, #-44]
  4165f8:	b	4165c4 <ferror@plt+0x13e94>
  4165fc:	b	416624 <ferror@plt+0x13ef4>
  416600:	mov	x0, #0x20                  	// #32
  416604:	bl	402280 <malloc@plt>
  416608:	stur	x0, [x29, #-32]
  41660c:	ldur	x8, [x29, #-32]
  416610:	mov	w9, #0x80                  	// #128
  416614:	strb	w9, [x8, #24]
  416618:	ldur	x8, [x29, #-32]
  41661c:	mov	w9, #0x0                   	// #0
  416620:	strb	w9, [x8, #25]
  416624:	ldur	x8, [x29, #-32]
  416628:	mov	x9, xzr
  41662c:	str	x9, [x8, #16]
  416630:	ldur	w10, [x29, #-20]
  416634:	and	w10, w10, #0x40000000
  416638:	cbz	w10, 4166c0 <ferror@plt+0x13f90>
  41663c:	ldur	x0, [x29, #-16]
  416640:	bl	415364 <ferror@plt+0x12c34>
  416644:	str	w0, [sp, #56]
  416648:	add	x0, sp, #0x28
  41664c:	bl	420104 <ferror@plt+0x1d9d4>
  416650:	ldr	w8, [sp, #56]
  416654:	subs	w9, w8, #0x1
  416658:	str	w9, [sp, #56]
  41665c:	cbz	w8, 4166b8 <ferror@plt+0x13f88>
  416660:	ldur	x0, [x29, #-16]
  416664:	bl	415364 <ferror@plt+0x12c34>
  416668:	str	w0, [sp, #28]
  41666c:	ldur	x1, [x29, #-16]
  416670:	add	x8, sp, #0x28
  416674:	mov	x0, x8
  416678:	str	x8, [sp, #8]
  41667c:	bl	4166f0 <ferror@plt+0x13fc0>
  416680:	ldr	x8, [sp, #8]
  416684:	mov	x0, x8
  416688:	bl	4201e0 <ferror@plt+0x1dab0>
  41668c:	str	x0, [sp, #32]
  416690:	ldur	x8, [x29, #-32]
  416694:	add	x0, x8, #0x10
  416698:	ldr	x1, [sp, #32]
  41669c:	ldr	w2, [sp, #52]
  4166a0:	ldr	w3, [sp, #28]
  4166a4:	bl	4167a0 <ferror@plt+0x14070>
  4166a8:	ldr	x8, [sp, #8]
  4166ac:	mov	x0, x8
  4166b0:	bl	4205a0 <ferror@plt+0x1de70>
  4166b4:	b	416650 <ferror@plt+0x13f20>
  4166b8:	add	x0, sp, #0x28
  4166bc:	bl	420130 <ferror@plt+0x1da00>
  4166c0:	ldur	x8, [x29, #-40]
  4166c4:	ldur	x9, [x29, #-32]
  4166c8:	str	x8, [x9, #8]
  4166cc:	ldur	x8, [x29, #-16]
  4166d0:	ldur	x9, [x29, #-32]
  4166d4:	str	x8, [x9]
  4166d8:	ldur	x8, [x29, #-32]
  4166dc:	stur	x8, [x29, #-8]
  4166e0:	ldur	x0, [x29, #-8]
  4166e4:	ldp	x29, x30, [sp, #128]
  4166e8:	add	sp, sp, #0x90
  4166ec:	ret
  4166f0:	sub	sp, sp, #0x30
  4166f4:	stp	x29, x30, [sp, #32]
  4166f8:	add	x29, sp, #0x20
  4166fc:	stur	x0, [x29, #-8]
  416700:	str	x1, [sp, #16]
  416704:	str	wzr, [sp, #12]
  416708:	ldr	x0, [sp, #16]
  41670c:	bl	416750 <ferror@plt+0x14020>
  416710:	str	w0, [sp, #8]
  416714:	cbz	w0, 416740 <ferror@plt+0x14010>
  416718:	ldur	x0, [x29, #-8]
  41671c:	ldr	w8, [sp, #8]
  416720:	mov	w1, w8
  416724:	bl	420344 <ferror@plt+0x1dc14>
  416728:	tbnz	w0, #0, 416730 <ferror@plt+0x14000>
  41672c:	b	416740 <ferror@plt+0x14010>
  416730:	ldr	w8, [sp, #12]
  416734:	add	w8, w8, #0x1
  416738:	str	w8, [sp, #12]
  41673c:	b	416708 <ferror@plt+0x13fd8>
  416740:	ldr	w0, [sp, #12]
  416744:	ldp	x29, x30, [sp, #32]
  416748:	add	sp, sp, #0x30
  41674c:	ret
  416750:	sub	sp, sp, #0x20
  416754:	stp	x29, x30, [sp, #16]
  416758:	add	x29, sp, #0x10
  41675c:	mov	w8, #0xffffffff            	// #-1
  416760:	str	x0, [sp, #8]
  416764:	str	w8, [sp]
  416768:	bl	402680 <__errno_location@plt>
  41676c:	str	wzr, [x0]
  416770:	ldr	x0, [sp, #8]
  416774:	bl	402360 <getc_unlocked@plt>
  416778:	str	w0, [sp, #4]
  41677c:	ldr	w8, [sp, #4]
  416780:	ldr	w9, [sp]
  416784:	cmp	w8, w9
  416788:	b.ne	416790 <ferror@plt+0x14060>  // b.any
  41678c:	bl	4164a0 <ferror@plt+0x13d70>
  416790:	ldr	w0, [sp, #4]
  416794:	ldp	x29, x30, [sp, #16]
  416798:	add	sp, sp, #0x20
  41679c:	ret
  4167a0:	sub	sp, sp, #0x40
  4167a4:	stp	x29, x30, [sp, #48]
  4167a8:	add	x29, sp, #0x30
  4167ac:	stur	x0, [x29, #-16]
  4167b0:	str	x1, [sp, #24]
  4167b4:	str	w2, [sp, #20]
  4167b8:	str	w3, [sp, #16]
  4167bc:	ldur	x8, [x29, #-16]
  4167c0:	ldr	x8, [x8]
  4167c4:	mov	w9, #0x0                   	// #0
  4167c8:	str	w9, [sp, #4]
  4167cc:	cbz	x8, 4167ec <ferror@plt+0x140bc>
  4167d0:	ldur	x8, [x29, #-16]
  4167d4:	ldr	x8, [x8]
  4167d8:	ldr	w9, [x8, #8]
  4167dc:	ldr	w10, [sp, #16]
  4167e0:	cmp	w9, w10
  4167e4:	cset	w9, cc  // cc = lo, ul, last
  4167e8:	str	w9, [sp, #4]
  4167ec:	ldr	w8, [sp, #4]
  4167f0:	tbnz	w8, #0, 4167f8 <ferror@plt+0x140c8>
  4167f4:	b	416808 <ferror@plt+0x140d8>
  4167f8:	ldur	x8, [x29, #-16]
  4167fc:	ldr	x8, [x8]
  416800:	stur	x8, [x29, #-16]
  416804:	b	4167bc <ferror@plt+0x1408c>
  416808:	ldr	w8, [sp, #20]
  41680c:	mov	w9, w8
  416810:	add	x9, x9, #0x10
  416814:	add	x0, x9, #0x1
  416818:	bl	402280 <malloc@plt>
  41681c:	str	x0, [sp, #8]
  416820:	ldr	x9, [sp, #8]
  416824:	cbnz	x9, 416834 <ferror@plt+0x14104>
  416828:	mov	w8, #0xffffffff            	// #-1
  41682c:	stur	w8, [x29, #-4]
  416830:	b	4168a0 <ferror@plt+0x14170>
  416834:	ldur	x8, [x29, #-16]
  416838:	ldr	x8, [x8]
  41683c:	ldr	x9, [sp, #8]
  416840:	str	x8, [x9]
  416844:	ldr	w10, [sp, #16]
  416848:	ldr	x8, [sp, #8]
  41684c:	str	w10, [x8, #8]
  416850:	ldr	w10, [sp, #20]
  416854:	ldr	x8, [sp, #8]
  416858:	str	w10, [x8, #12]
  41685c:	ldr	x8, [sp, #8]
  416860:	add	x0, x8, #0x10
  416864:	ldr	x1, [sp, #24]
  416868:	ldr	w10, [sp, #20]
  41686c:	mov	w2, w10
  416870:	bl	4020a0 <memcpy@plt>
  416874:	ldr	x8, [sp, #8]
  416878:	add	x8, x8, #0x10
  41687c:	ldr	w10, [sp, #20]
  416880:	mov	w9, w10
  416884:	add	x8, x8, x9
  416888:	mov	w10, #0x0                   	// #0
  41688c:	strb	w10, [x8]
  416890:	ldr	x8, [sp, #8]
  416894:	ldur	x9, [x29, #-16]
  416898:	str	x8, [x9]
  41689c:	stur	wzr, [x29, #-4]
  4168a0:	ldur	w0, [x29, #-4]
  4168a4:	ldp	x29, x30, [sp, #48]
  4168a8:	add	sp, sp, #0x40
  4168ac:	ret
  4168b0:	sub	sp, sp, #0x30
  4168b4:	stp	x29, x30, [sp, #32]
  4168b8:	add	x29, sp, #0x20
  4168bc:	str	x0, [sp, #16]
  4168c0:	str	w1, [sp, #12]
  4168c4:	ldr	x8, [sp, #16]
  4168c8:	ldrb	w9, [x8, #24]
  4168cc:	ldr	w10, [sp, #12]
  4168d0:	cmp	w9, w10
  4168d4:	b.gt	41691c <ferror@plt+0x141ec>
  4168d8:	ldr	w8, [sp, #12]
  4168dc:	ldr	x9, [sp, #16]
  4168e0:	ldrb	w10, [x9, #25]
  4168e4:	cmp	w8, w10
  4168e8:	b.gt	41691c <ferror@plt+0x141ec>
  4168ec:	ldr	x8, [sp, #16]
  4168f0:	ldr	x0, [x8]
  4168f4:	ldr	x8, [sp, #16]
  4168f8:	add	x8, x8, #0x1c
  4168fc:	ldr	w9, [sp, #12]
  416900:	ldr	x10, [sp, #16]
  416904:	ldrb	w11, [x10, #24]
  416908:	subs	w9, w9, w11
  41690c:	ldr	w1, [x8, w9, sxtw #2]
  416910:	bl	4164a4 <ferror@plt+0x13d74>
  416914:	stur	x0, [x29, #-8]
  416918:	b	416924 <ferror@plt+0x141f4>
  41691c:	mov	x8, xzr
  416920:	stur	x8, [x29, #-8]
  416924:	ldur	x0, [x29, #-8]
  416928:	ldp	x29, x30, [sp, #32]
  41692c:	add	sp, sp, #0x30
  416930:	ret
  416934:	sub	sp, sp, #0x20
  416938:	stp	x29, x30, [sp, #16]
  41693c:	add	x29, sp, #0x10
  416940:	str	x0, [sp, #8]
  416944:	ldr	x8, [sp, #8]
  416948:	ldr	x0, [x8, #8]
  41694c:	bl	4024e0 <free@plt>
  416950:	ldr	x8, [sp, #8]
  416954:	ldr	x0, [x8, #16]
  416958:	bl	41522c <ferror@plt+0x12afc>
  41695c:	ldr	x0, [sp, #8]
  416960:	bl	4024e0 <free@plt>
  416964:	ldp	x29, x30, [sp, #16]
  416968:	add	sp, sp, #0x20
  41696c:	ret
  416970:	sub	sp, sp, #0x50
  416974:	stp	x29, x30, [sp, #64]
  416978:	add	x29, sp, #0x40
  41697c:	stur	x0, [x29, #-8]
  416980:	stur	w1, [x29, #-12]
  416984:	stur	x2, [x29, #-24]
  416988:	str	x3, [sp, #32]
  41698c:	str	x4, [sp, #24]
  416990:	str	wzr, [sp, #20]
  416994:	ldur	x8, [x29, #-8]
  416998:	ldr	x8, [x8, #8]
  41699c:	ldursw	x9, [x29, #-12]
  4169a0:	add	x8, x8, x9
  4169a4:	ldrb	w10, [x8]
  4169a8:	cbz	w10, 4169ec <ferror@plt+0x142bc>
  4169ac:	ldur	x8, [x29, #-8]
  4169b0:	ldr	x8, [x8, #8]
  4169b4:	ldursw	x9, [x29, #-12]
  4169b8:	ldrb	w10, [x8, x9]
  4169bc:	str	w10, [sp, #16]
  4169c0:	ldur	x0, [x29, #-24]
  4169c4:	ldr	w10, [sp, #16]
  4169c8:	mov	w1, w10
  4169cc:	bl	420344 <ferror@plt+0x1dc14>
  4169d0:	ldr	w10, [sp, #20]
  4169d4:	add	w10, w10, #0x1
  4169d8:	str	w10, [sp, #20]
  4169dc:	ldur	w10, [x29, #-12]
  4169e0:	add	w10, w10, #0x1
  4169e4:	stur	w10, [x29, #-12]
  4169e8:	b	416994 <ferror@plt+0x14264>
  4169ec:	ldur	x8, [x29, #-8]
  4169f0:	ldrb	w9, [x8, #24]
  4169f4:	str	w9, [sp, #16]
  4169f8:	ldr	w8, [sp, #16]
  4169fc:	ldur	x9, [x29, #-8]
  416a00:	ldrb	w10, [x9, #25]
  416a04:	cmp	w8, w10
  416a08:	b.gt	416a70 <ferror@plt+0x14340>
  416a0c:	ldur	x0, [x29, #-8]
  416a10:	ldr	w1, [sp, #16]
  416a14:	bl	4168b0 <ferror@plt+0x14180>
  416a18:	str	x0, [sp, #8]
  416a1c:	ldr	x8, [sp, #8]
  416a20:	cbnz	x8, 416a28 <ferror@plt+0x142f8>
  416a24:	b	416a60 <ferror@plt+0x14330>
  416a28:	ldur	x0, [x29, #-24]
  416a2c:	ldr	w8, [sp, #16]
  416a30:	mov	w1, w8
  416a34:	bl	420344 <ferror@plt+0x1dc14>
  416a38:	ldr	x9, [sp, #8]
  416a3c:	ldur	x2, [x29, #-24]
  416a40:	ldr	x3, [sp, #32]
  416a44:	ldr	x4, [sp, #24]
  416a48:	mov	x0, x9
  416a4c:	mov	w8, wzr
  416a50:	mov	w1, w8
  416a54:	bl	416970 <ferror@plt+0x14240>
  416a58:	ldur	x0, [x29, #-24]
  416a5c:	bl	4204d0 <ferror@plt+0x1dda0>
  416a60:	ldr	w8, [sp, #16]
  416a64:	add	w8, w8, #0x1
  416a68:	str	w8, [sp, #16]
  416a6c:	b	4169f8 <ferror@plt+0x142c8>
  416a70:	ldur	x8, [x29, #-8]
  416a74:	ldr	x8, [x8, #16]
  416a78:	cbz	x8, 416ab4 <ferror@plt+0x14384>
  416a7c:	ldur	x0, [x29, #-24]
  416a80:	bl	4201e0 <ferror@plt+0x1dab0>
  416a84:	ldr	x1, [sp, #32]
  416a88:	mov	w8, wzr
  416a8c:	mov	w2, w8
  416a90:	bl	402550 <fnmatch@plt>
  416a94:	cbnz	w0, 416aa8 <ferror@plt+0x14378>
  416a98:	ldur	x0, [x29, #-8]
  416a9c:	ldr	x1, [sp, #24]
  416aa0:	bl	416ad4 <ferror@plt+0x143a4>
  416aa4:	b	416ab0 <ferror@plt+0x14380>
  416aa8:	ldur	x0, [x29, #-8]
  416aac:	bl	416934 <ferror@plt+0x14204>
  416ab0:	b	416abc <ferror@plt+0x1438c>
  416ab4:	ldur	x0, [x29, #-8]
  416ab8:	bl	416934 <ferror@plt+0x14204>
  416abc:	ldur	x0, [x29, #-24]
  416ac0:	ldr	w1, [sp, #20]
  416ac4:	bl	420534 <ferror@plt+0x1de04>
  416ac8:	ldp	x29, x30, [sp, #64]
  416acc:	add	sp, sp, #0x50
  416ad0:	ret
  416ad4:	sub	sp, sp, #0x30
  416ad8:	stp	x29, x30, [sp, #32]
  416adc:	add	x29, sp, #0x20
  416ae0:	stur	x0, [x29, #-8]
  416ae4:	str	x1, [sp, #16]
  416ae8:	ldur	x8, [x29, #-8]
  416aec:	ldr	x8, [x8, #16]
  416af0:	str	x8, [sp, #8]
  416af4:	ldr	x8, [sp, #8]
  416af8:	cbz	x8, 416b2c <ferror@plt+0x143fc>
  416afc:	ldr	x0, [sp, #16]
  416b00:	ldr	x8, [sp, #8]
  416b04:	add	x1, x8, #0x10
  416b08:	ldr	x8, [sp, #8]
  416b0c:	ldr	w2, [x8, #12]
  416b10:	ldr	x8, [sp, #8]
  416b14:	ldr	w3, [x8, #8]
  416b18:	bl	4167a0 <ferror@plt+0x14070>
  416b1c:	ldr	x8, [sp, #8]
  416b20:	ldr	x8, [x8]
  416b24:	str	x8, [sp, #8]
  416b28:	b	416af4 <ferror@plt+0x143c4>
  416b2c:	ldur	x0, [x29, #-8]
  416b30:	bl	416934 <ferror@plt+0x14204>
  416b34:	ldp	x29, x30, [sp, #32]
  416b38:	add	sp, sp, #0x30
  416b3c:	ret
  416b40:	stp	x29, x30, [sp, #-32]!
  416b44:	str	x28, [sp, #16]
  416b48:	mov	x29, sp
  416b4c:	sub	sp, sp, #0x260
  416b50:	stur	x0, [x29, #-16]
  416b54:	stur	w1, [x29, #-20]
  416b58:	ldur	x8, [x29, #-16]
  416b5c:	ldr	x8, [x8, #8]
  416b60:	stur	x8, [x29, #-32]
  416b64:	ldur	w9, [x29, #-20]
  416b68:	and	w9, w9, #0xfffffff
  416b6c:	cbnz	w9, 416b7c <ferror@plt+0x1444c>
  416b70:	mov	x8, xzr
  416b74:	stur	x8, [x29, #-8]
  416b78:	b	416dec <ferror@plt+0x146bc>
  416b7c:	ldur	x8, [x29, #-32]
  416b80:	ldur	w9, [x29, #-20]
  416b84:	and	w9, w9, #0xfffffff
  416b88:	mov	w10, w9
  416b8c:	ubfx	x10, x10, #0, #32
  416b90:	add	x8, x8, x10
  416b94:	stur	x8, [x29, #-32]
  416b98:	ldur	w9, [x29, #-20]
  416b9c:	and	w9, w9, #0x80000000
  416ba0:	cbz	w9, 416bb8 <ferror@plt+0x14488>
  416ba4:	sub	x0, x29, #0x20
  416ba8:	add	x1, sp, #0x18
  416bac:	bl	416e00 <ferror@plt+0x146d0>
  416bb0:	stur	x0, [x29, #-48]
  416bb4:	b	416bc4 <ferror@plt+0x14494>
  416bb8:	adrp	x8, 425000 <ferror@plt+0x228d0>
  416bbc:	add	x8, x8, #0x16f
  416bc0:	stur	x8, [x29, #-48]
  416bc4:	ldur	w8, [x29, #-20]
  416bc8:	and	w8, w8, #0x20000000
  416bcc:	cbz	w8, 416c40 <ferror@plt+0x14510>
  416bd0:	sub	x8, x29, #0x20
  416bd4:	mov	x0, x8
  416bd8:	str	x8, [sp, #8]
  416bdc:	bl	416e64 <ferror@plt+0x14734>
  416be0:	strb	w0, [sp, #31]
  416be4:	ldr	x0, [sp, #8]
  416be8:	bl	416e64 <ferror@plt+0x14734>
  416bec:	strb	w0, [sp, #30]
  416bf0:	ldrb	w9, [sp, #30]
  416bf4:	ldrb	w10, [sp, #31]
  416bf8:	subs	w9, w9, w10
  416bfc:	add	w9, w9, #0x1
  416c00:	stur	w9, [x29, #-56]
  416c04:	stur	wzr, [x29, #-52]
  416c08:	ldur	w8, [x29, #-52]
  416c0c:	ldur	w9, [x29, #-56]
  416c10:	cmp	w8, w9
  416c14:	b.ge	416c3c <ferror@plt+0x1450c>  // b.tcont
  416c18:	sub	x0, x29, #0x20
  416c1c:	bl	415d68 <ferror@plt+0x13638>
  416c20:	ldursw	x8, [x29, #-52]
  416c24:	add	x9, sp, #0x20
  416c28:	str	w0, [x9, x8, lsl #2]
  416c2c:	ldur	w8, [x29, #-52]
  416c30:	add	w8, w8, #0x1
  416c34:	stur	w8, [x29, #-52]
  416c38:	b	416c08 <ferror@plt+0x144d8>
  416c3c:	b	416c54 <ferror@plt+0x14524>
  416c40:	mov	w8, #0x80                  	// #128
  416c44:	strb	w8, [sp, #31]
  416c48:	mov	w8, #0x0                   	// #0
  416c4c:	strb	w8, [sp, #30]
  416c50:	stur	wzr, [x29, #-56]
  416c54:	ldursw	x8, [x29, #-56]
  416c58:	mov	x9, #0x4                   	// #4
  416c5c:	mul	x8, x9, x8
  416c60:	add	x8, x8, #0x28
  416c64:	mov	x9, #0x8                   	// #8
  416c68:	udiv	x10, x8, x9
  416c6c:	mul	x9, x10, x9
  416c70:	subs	x8, x8, x9
  416c74:	stur	w8, [x29, #-64]
  416c78:	ldur	w8, [x29, #-20]
  416c7c:	and	w8, w8, #0x40000000
  416c80:	cbz	w8, 416c94 <ferror@plt+0x14564>
  416c84:	sub	x0, x29, #0x20
  416c88:	bl	415d68 <ferror@plt+0x13638>
  416c8c:	stur	w0, [x29, #-60]
  416c90:	b	416c98 <ferror@plt+0x14568>
  416c94:	stur	wzr, [x29, #-60]
  416c98:	ldursw	x8, [x29, #-56]
  416c9c:	mov	x9, #0x4                   	// #4
  416ca0:	mul	x8, x9, x8
  416ca4:	add	x8, x8, #0x28
  416ca8:	ldursw	x9, [x29, #-64]
  416cac:	add	x8, x8, x9
  416cb0:	ldursw	x9, [x29, #-60]
  416cb4:	mov	x10, #0x10                  	// #16
  416cb8:	mul	x9, x10, x9
  416cbc:	add	x0, x8, x9
  416cc0:	bl	402280 <malloc@plt>
  416cc4:	stur	x0, [x29, #-40]
  416cc8:	ldur	x8, [x29, #-40]
  416ccc:	cbnz	x8, 416cdc <ferror@plt+0x145ac>
  416cd0:	mov	x8, xzr
  416cd4:	stur	x8, [x29, #-8]
  416cd8:	b	416dec <ferror@plt+0x146bc>
  416cdc:	ldur	x8, [x29, #-16]
  416ce0:	ldur	x9, [x29, #-40]
  416ce4:	str	x8, [x9]
  416ce8:	ldur	x8, [x29, #-48]
  416cec:	ldur	x9, [x29, #-40]
  416cf0:	str	x8, [x9, #8]
  416cf4:	ldur	w10, [x29, #-60]
  416cf8:	cbnz	w10, 416d0c <ferror@plt+0x145dc>
  416cfc:	ldur	x8, [x29, #-40]
  416d00:	mov	x9, xzr
  416d04:	str	x9, [x8, #16]
  416d08:	b	416d34 <ferror@plt+0x14604>
  416d0c:	ldur	x8, [x29, #-40]
  416d10:	add	x8, x8, #0x28
  416d14:	ldursw	x9, [x29, #-56]
  416d18:	mov	x10, #0x4                   	// #4
  416d1c:	mul	x9, x10, x9
  416d20:	add	x8, x8, x9
  416d24:	ldursw	x9, [x29, #-64]
  416d28:	add	x8, x8, x9
  416d2c:	ldur	x9, [x29, #-40]
  416d30:	str	x8, [x9, #16]
  416d34:	ldur	w8, [x29, #-60]
  416d38:	ldur	x9, [x29, #-40]
  416d3c:	str	w8, [x9, #24]
  416d40:	ldrb	w8, [sp, #31]
  416d44:	ldur	x9, [x29, #-40]
  416d48:	strb	w8, [x9, #32]
  416d4c:	ldrb	w8, [sp, #30]
  416d50:	ldur	x9, [x29, #-40]
  416d54:	strb	w8, [x9, #33]
  416d58:	ldur	x9, [x29, #-40]
  416d5c:	add	x0, x9, #0x24
  416d60:	ldursw	x9, [x29, #-56]
  416d64:	mov	x10, #0x4                   	// #4
  416d68:	mul	x2, x10, x9
  416d6c:	add	x1, sp, #0x20
  416d70:	bl	4020a0 <memcpy@plt>
  416d74:	stur	wzr, [x29, #-52]
  416d78:	ldur	w8, [x29, #-52]
  416d7c:	ldur	w9, [x29, #-60]
  416d80:	cmp	w8, w9
  416d84:	b.ge	416de4 <ferror@plt+0x146b4>  // b.tcont
  416d88:	ldur	x8, [x29, #-40]
  416d8c:	mov	x9, #0x10                  	// #16
  416d90:	ldr	x8, [x8, #16]
  416d94:	ldursw	x10, [x29, #-52]
  416d98:	mul	x9, x9, x10
  416d9c:	add	x8, x8, x9
  416da0:	str	x8, [sp, #16]
  416da4:	sub	x8, x29, #0x20
  416da8:	mov	x0, x8
  416dac:	str	x8, [sp]
  416db0:	bl	415d68 <ferror@plt+0x13638>
  416db4:	ldr	x8, [sp, #16]
  416db8:	str	w0, [x8]
  416dbc:	ldr	x8, [sp, #16]
  416dc0:	add	x1, x8, #0x4
  416dc4:	ldr	x0, [sp]
  416dc8:	bl	416e00 <ferror@plt+0x146d0>
  416dcc:	ldr	x8, [sp, #16]
  416dd0:	str	x0, [x8, #8]
  416dd4:	ldur	w8, [x29, #-52]
  416dd8:	add	w8, w8, #0x1
  416ddc:	stur	w8, [x29, #-52]
  416de0:	b	416d78 <ferror@plt+0x14648>
  416de4:	ldur	x8, [x29, #-40]
  416de8:	stur	x8, [x29, #-8]
  416dec:	ldur	x0, [x29, #-8]
  416df0:	add	sp, sp, #0x260
  416df4:	ldr	x28, [sp, #16]
  416df8:	ldp	x29, x30, [sp], #32
  416dfc:	ret
  416e00:	sub	sp, sp, #0x30
  416e04:	stp	x29, x30, [sp, #32]
  416e08:	add	x29, sp, #0x20
  416e0c:	stur	x0, [x29, #-8]
  416e10:	str	x1, [sp, #16]
  416e14:	ldur	x8, [x29, #-8]
  416e18:	ldr	x8, [x8]
  416e1c:	str	x8, [sp, #8]
  416e20:	ldr	x0, [sp, #8]
  416e24:	bl	4020e0 <strlen@plt>
  416e28:	mov	w9, w0
  416e2c:	ldr	x8, [sp, #16]
  416e30:	str	w9, [x8]
  416e34:	and	x8, x0, #0xffffffff
  416e38:	str	x8, [sp]
  416e3c:	ldr	x8, [sp, #8]
  416e40:	ldr	x10, [sp]
  416e44:	add	x8, x8, x10
  416e48:	add	x8, x8, #0x1
  416e4c:	ldur	x10, [x29, #-8]
  416e50:	str	x8, [x10]
  416e54:	ldr	x0, [sp, #8]
  416e58:	ldp	x29, x30, [sp, #32]
  416e5c:	add	sp, sp, #0x30
  416e60:	ret
  416e64:	sub	sp, sp, #0x20
  416e68:	str	x0, [sp, #24]
  416e6c:	ldr	x8, [sp, #24]
  416e70:	ldr	x8, [x8]
  416e74:	str	x8, [sp, #16]
  416e78:	ldr	x8, [sp, #16]
  416e7c:	ldrb	w9, [x8]
  416e80:	strb	w9, [sp, #15]
  416e84:	ldr	x8, [sp, #16]
  416e88:	add	x8, x8, #0x1
  416e8c:	ldr	x10, [sp, #24]
  416e90:	str	x8, [x10]
  416e94:	ldrb	w0, [sp, #15]
  416e98:	add	sp, sp, #0x20
  416e9c:	ret
  416ea0:	sub	sp, sp, #0x30
  416ea4:	stp	x29, x30, [sp, #32]
  416ea8:	add	x29, sp, #0x20
  416eac:	str	x0, [sp, #16]
  416eb0:	str	w1, [sp, #12]
  416eb4:	ldr	x8, [sp, #16]
  416eb8:	ldrb	w9, [x8, #32]
  416ebc:	ldr	w10, [sp, #12]
  416ec0:	cmp	w9, w10
  416ec4:	b.gt	416f0c <ferror@plt+0x147dc>
  416ec8:	ldr	w8, [sp, #12]
  416ecc:	ldr	x9, [sp, #16]
  416ed0:	ldrb	w10, [x9, #33]
  416ed4:	cmp	w8, w10
  416ed8:	b.gt	416f0c <ferror@plt+0x147dc>
  416edc:	ldr	x8, [sp, #16]
  416ee0:	ldr	x0, [x8]
  416ee4:	ldr	x8, [sp, #16]
  416ee8:	add	x8, x8, #0x24
  416eec:	ldr	w9, [sp, #12]
  416ef0:	ldr	x10, [sp, #16]
  416ef4:	ldrb	w11, [x10, #32]
  416ef8:	subs	w9, w9, w11
  416efc:	ldr	w1, [x8, w9, sxtw #2]
  416f00:	bl	416b40 <ferror@plt+0x14410>
  416f04:	stur	x0, [x29, #-8]
  416f08:	b	416f14 <ferror@plt+0x147e4>
  416f0c:	mov	x8, xzr
  416f10:	stur	x8, [x29, #-8]
  416f14:	ldur	x0, [x29, #-8]
  416f18:	ldp	x29, x30, [sp, #32]
  416f1c:	add	sp, sp, #0x30
  416f20:	ret
  416f24:	sub	sp, sp, #0x20
  416f28:	stp	x29, x30, [sp, #16]
  416f2c:	add	x29, sp, #0x10
  416f30:	str	x0, [sp, #8]
  416f34:	ldr	x0, [sp, #8]
  416f38:	bl	4024e0 <free@plt>
  416f3c:	ldp	x29, x30, [sp, #16]
  416f40:	add	sp, sp, #0x20
  416f44:	ret
  416f48:	sub	sp, sp, #0x50
  416f4c:	stp	x29, x30, [sp, #64]
  416f50:	add	x29, sp, #0x40
  416f54:	stur	x0, [x29, #-8]
  416f58:	stur	w1, [x29, #-12]
  416f5c:	stur	x2, [x29, #-24]
  416f60:	str	x3, [sp, #32]
  416f64:	str	x4, [sp, #24]
  416f68:	str	wzr, [sp, #20]
  416f6c:	ldur	x8, [x29, #-8]
  416f70:	ldr	x8, [x8, #8]
  416f74:	ldursw	x9, [x29, #-12]
  416f78:	add	x8, x8, x9
  416f7c:	ldrb	w10, [x8]
  416f80:	cbz	w10, 416fc4 <ferror@plt+0x14894>
  416f84:	ldur	x8, [x29, #-8]
  416f88:	ldr	x8, [x8, #8]
  416f8c:	ldursw	x9, [x29, #-12]
  416f90:	ldrb	w10, [x8, x9]
  416f94:	str	w10, [sp, #16]
  416f98:	ldur	x0, [x29, #-24]
  416f9c:	ldr	w10, [sp, #16]
  416fa0:	mov	w1, w10
  416fa4:	bl	420344 <ferror@plt+0x1dc14>
  416fa8:	ldr	w10, [sp, #20]
  416fac:	add	w10, w10, #0x1
  416fb0:	str	w10, [sp, #20]
  416fb4:	ldur	w10, [x29, #-12]
  416fb8:	add	w10, w10, #0x1
  416fbc:	stur	w10, [x29, #-12]
  416fc0:	b	416f6c <ferror@plt+0x1483c>
  416fc4:	ldur	x8, [x29, #-8]
  416fc8:	ldrb	w9, [x8, #32]
  416fcc:	str	w9, [sp, #16]
  416fd0:	ldr	w8, [sp, #16]
  416fd4:	ldur	x9, [x29, #-8]
  416fd8:	ldrb	w10, [x9, #33]
  416fdc:	cmp	w8, w10
  416fe0:	b.gt	417048 <ferror@plt+0x14918>
  416fe4:	ldur	x0, [x29, #-8]
  416fe8:	ldr	w1, [sp, #16]
  416fec:	bl	416ea0 <ferror@plt+0x14770>
  416ff0:	str	x0, [sp, #8]
  416ff4:	ldr	x8, [sp, #8]
  416ff8:	cbnz	x8, 417000 <ferror@plt+0x148d0>
  416ffc:	b	417038 <ferror@plt+0x14908>
  417000:	ldur	x0, [x29, #-24]
  417004:	ldr	w8, [sp, #16]
  417008:	mov	w1, w8
  41700c:	bl	420344 <ferror@plt+0x1dc14>
  417010:	ldr	x9, [sp, #8]
  417014:	ldur	x2, [x29, #-24]
  417018:	ldr	x3, [sp, #32]
  41701c:	ldr	x4, [sp, #24]
  417020:	mov	x0, x9
  417024:	mov	w8, wzr
  417028:	mov	w1, w8
  41702c:	bl	416f48 <ferror@plt+0x14818>
  417030:	ldur	x0, [x29, #-24]
  417034:	bl	4204d0 <ferror@plt+0x1dda0>
  417038:	ldr	w8, [sp, #16]
  41703c:	add	w8, w8, #0x1
  417040:	str	w8, [sp, #16]
  417044:	b	416fd0 <ferror@plt+0x148a0>
  417048:	ldur	x8, [x29, #-8]
  41704c:	ldr	w9, [x8, #24]
  417050:	cmp	w9, #0x0
  417054:	cset	w9, ls  // ls = plast
  417058:	tbnz	w9, #0, 417094 <ferror@plt+0x14964>
  41705c:	ldur	x0, [x29, #-24]
  417060:	bl	4201e0 <ferror@plt+0x1dab0>
  417064:	ldr	x1, [sp, #32]
  417068:	mov	w8, wzr
  41706c:	mov	w2, w8
  417070:	bl	402550 <fnmatch@plt>
  417074:	cbnz	w0, 417088 <ferror@plt+0x14958>
  417078:	ldur	x0, [x29, #-8]
  41707c:	ldr	x1, [sp, #24]
  417080:	bl	4170b4 <ferror@plt+0x14984>
  417084:	b	417090 <ferror@plt+0x14960>
  417088:	ldur	x0, [x29, #-8]
  41708c:	bl	416f24 <ferror@plt+0x147f4>
  417090:	b	41709c <ferror@plt+0x1496c>
  417094:	ldur	x0, [x29, #-8]
  417098:	bl	416f24 <ferror@plt+0x147f4>
  41709c:	ldur	x0, [x29, #-24]
  4170a0:	ldr	w1, [sp, #20]
  4170a4:	bl	420534 <ferror@plt+0x1de04>
  4170a8:	ldp	x29, x30, [sp, #64]
  4170ac:	add	sp, sp, #0x50
  4170b0:	ret
  4170b4:	sub	sp, sp, #0x30
  4170b8:	stp	x29, x30, [sp, #32]
  4170bc:	add	x29, sp, #0x20
  4170c0:	stur	x0, [x29, #-8]
  4170c4:	str	x1, [sp, #16]
  4170c8:	ldur	x8, [x29, #-8]
  4170cc:	mov	x9, #0x10                  	// #16
  4170d0:	ldr	x8, [x8, #16]
  4170d4:	str	x8, [sp, #8]
  4170d8:	ldr	x8, [sp, #8]
  4170dc:	ldur	x10, [x29, #-8]
  4170e0:	ldr	w11, [x10, #24]
  4170e4:	mov	w10, w11
  4170e8:	mul	x9, x9, x10
  4170ec:	add	x8, x8, x9
  4170f0:	str	x8, [sp]
  4170f4:	ldr	x8, [sp, #8]
  4170f8:	ldr	x9, [sp]
  4170fc:	cmp	x8, x9
  417100:	b.cs	417134 <ferror@plt+0x14a04>  // b.hs, b.nlast
  417104:	ldr	x0, [sp, #16]
  417108:	ldr	x8, [sp, #8]
  41710c:	ldr	x1, [x8, #8]
  417110:	ldr	x8, [sp, #8]
  417114:	ldr	w2, [x8, #4]
  417118:	ldr	x8, [sp, #8]
  41711c:	ldr	w3, [x8]
  417120:	bl	4167a0 <ferror@plt+0x14070>
  417124:	ldr	x8, [sp, #8]
  417128:	add	x8, x8, #0x10
  41712c:	str	x8, [sp, #8]
  417130:	b	4170f4 <ferror@plt+0x149c4>
  417134:	ldur	x0, [x29, #-8]
  417138:	bl	416f24 <ferror@plt+0x147f4>
  41713c:	ldp	x29, x30, [sp, #32]
  417140:	add	sp, sp, #0x30
  417144:	ret
  417148:	stp	x29, x30, [sp, #-32]!
  41714c:	str	x28, [sp, #16]
  417150:	mov	x29, sp
  417154:	sub	sp, sp, #0x1, lsl #12
  417158:	sub	sp, sp, #0xc0
  41715c:	mov	x8, xzr
  417160:	adrp	x9, 425000 <ferror@plt+0x228d0>
  417164:	add	x9, x9, #0x181
  417168:	mov	w10, #0x1                   	// #1
  41716c:	stur	x0, [x29, #-48]
  417170:	stur	x1, [x29, #-56]
  417174:	ldur	x11, [x29, #-48]
  417178:	ldr	x11, [x11]
  41717c:	stur	x11, [x29, #-64]
  417180:	stur	x8, [x29, #-72]
  417184:	str	wzr, [sp, #92]
  417188:	str	wzr, [sp, #88]
  41718c:	ldur	x8, [x29, #-48]
  417190:	ldrb	w12, [x8, #88]
  417194:	and	w10, w12, w10
  417198:	str	x9, [sp, #48]
  41719c:	tbnz	w10, #0, 4171a4 <ferror@plt+0x14a74>
  4171a0:	b	4171b4 <ferror@plt+0x14a84>
  4171a4:	ldur	x8, [x29, #-48]
  4171a8:	ldr	w9, [x8, #80]
  4171ac:	stur	w9, [x29, #-36]
  4171b0:	b	4174cc <ferror@plt+0x14d9c>
  4171b4:	ldur	x8, [x29, #-48]
  4171b8:	ldr	x8, [x8, #32]
  4171bc:	cbnz	x8, 4171c4 <ferror@plt+0x14a94>
  4171c0:	b	4171e0 <ferror@plt+0x14ab0>
  4171c4:	adrp	x0, 425000 <ferror@plt+0x228d0>
  4171c8:	add	x0, x0, #0x170
  4171cc:	ldr	x1, [sp, #48]
  4171d0:	mov	w2, #0x95                  	// #149
  4171d4:	adrp	x3, 425000 <ferror@plt+0x228d0>
  4171d8:	add	x3, x3, #0x19a
  4171dc:	bl	402670 <__assert_fail@plt>
  4171e0:	ldur	x8, [x29, #-48]
  4171e4:	ldrb	w9, [x8, #88]
  4171e8:	and	w9, w9, #0xfffffffe
  4171ec:	orr	w9, w9, #0x1
  4171f0:	strb	w9, [x8, #88]
  4171f4:	ldur	x0, [x29, #-56]
  4171f8:	mov	w1, #0x3a                  	// #58
  4171fc:	bl	402510 <strchr@plt>
  417200:	str	x0, [sp, #104]
  417204:	ldr	x8, [sp, #104]
  417208:	cbnz	x8, 417214 <ferror@plt+0x14ae4>
  41720c:	stur	wzr, [x29, #-36]
  417210:	b	4174cc <ferror@plt+0x14d9c>
  417214:	ldr	x8, [sp, #104]
  417218:	mov	w9, #0x0                   	// #0
  41721c:	strb	w9, [x8]
  417220:	ldur	x8, [x29, #-48]
  417224:	ldr	x0, [x8]
  417228:	bl	410930 <ferror@plt+0xe200>
  41722c:	stur	x0, [x29, #-80]
  417230:	ldur	x0, [x29, #-80]
  417234:	bl	4020e0 <strlen@plt>
  417238:	str	x0, [sp, #80]
  41723c:	ldr	x8, [sp, #80]
  417240:	add	x8, x8, #0x2
  417244:	cmp	x8, #0x1, lsl #12
  417248:	b.cc	417254 <ferror@plt+0x14b24>  // b.lo, b.ul, b.last
  41724c:	stur	wzr, [x29, #-36]
  417250:	b	4174cc <ferror@plt+0x14d9c>
  417254:	ldur	x1, [x29, #-80]
  417258:	ldr	x2, [sp, #80]
  41725c:	add	x8, sp, #0x70
  417260:	mov	x0, x8
  417264:	str	x8, [sp, #40]
  417268:	bl	4020a0 <memcpy@plt>
  41726c:	ldr	x8, [sp, #80]
  417270:	ldr	x9, [sp, #40]
  417274:	add	x8, x9, x8
  417278:	mov	w10, #0x2f                  	// #47
  41727c:	strb	w10, [x8]
  417280:	ldr	x8, [sp, #80]
  417284:	add	x8, x8, #0x1
  417288:	str	x8, [sp, #80]
  41728c:	ldr	x8, [sp, #80]
  417290:	add	x8, x9, x8
  417294:	mov	w10, #0x0                   	// #0
  417298:	strb	w10, [x8]
  41729c:	ldur	x8, [x29, #-48]
  4172a0:	ldr	x8, [x8, #24]
  4172a4:	cbnz	x8, 4172f0 <ferror@plt+0x14bc0>
  4172a8:	ldur	x0, [x29, #-56]
  4172ac:	ldr	x1, [sp, #80]
  4172b0:	add	x2, sp, #0x70
  4172b4:	bl	4174e4 <ferror@plt+0x14db4>
  4172b8:	str	x0, [sp, #72]
  4172bc:	ldr	x8, [sp, #72]
  4172c0:	cbnz	x8, 4172cc <ferror@plt+0x14b9c>
  4172c4:	stur	wzr, [x29, #-36]
  4172c8:	b	4174cc <ferror@plt+0x14d9c>
  4172cc:	ldr	x0, [sp, #72]
  4172d0:	bl	402340 <strdup@plt>
  4172d4:	ldur	x8, [x29, #-48]
  4172d8:	str	x0, [x8, #24]
  4172dc:	ldur	x8, [x29, #-48]
  4172e0:	ldr	x8, [x8, #24]
  4172e4:	cbnz	x8, 4172f0 <ferror@plt+0x14bc0>
  4172e8:	stur	wzr, [x29, #-36]
  4172ec:	b	4174cc <ferror@plt+0x14d9c>
  4172f0:	ldr	x8, [sp, #104]
  4172f4:	add	x8, x8, #0x1
  4172f8:	str	x8, [sp, #104]
  4172fc:	ldr	x0, [sp, #104]
  417300:	adrp	x1, 423000 <ferror@plt+0x208d0>
  417304:	add	x1, x1, #0x286
  417308:	add	x2, sp, #0x60
  41730c:	bl	402260 <strtok_r@plt>
  417310:	str	x0, [sp, #104]
  417314:	ldr	x8, [sp, #104]
  417318:	cbz	x8, 417474 <ferror@plt+0x14d44>
  41731c:	mov	x8, xzr
  417320:	str	x8, [sp, #64]
  417324:	ldr	x0, [sp, #104]
  417328:	ldr	x1, [sp, #80]
  41732c:	add	x2, sp, #0x70
  417330:	bl	4174e4 <ferror@plt+0x14db4>
  417334:	str	x0, [sp, #56]
  417338:	ldr	x8, [sp, #56]
  41733c:	cbnz	x8, 417380 <ferror@plt+0x14c50>
  417340:	ldur	x0, [x29, #-64]
  417344:	bl	410dac <ferror@plt+0xe67c>
  417348:	cmp	w0, #0x3
  41734c:	b.lt	41737c <ferror@plt+0x14c4c>  // b.tstop
  417350:	ldur	x0, [x29, #-64]
  417354:	ldur	x6, [x29, #-80]
  417358:	ldr	x7, [sp, #104]
  41735c:	mov	w1, #0x3                   	// #3
  417360:	ldr	x2, [sp, #48]
  417364:	mov	w3, #0xb9                  	// #185
  417368:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41736c:	add	x4, x4, #0x1d6
  417370:	adrp	x5, 425000 <ferror@plt+0x228d0>
  417374:	add	x5, x5, #0x1f0
  417378:	bl	410850 <ferror@plt+0xe120>
  41737c:	b	4174ac <ferror@plt+0x14d7c>
  417380:	ldur	x0, [x29, #-64]
  417384:	ldr	x1, [sp, #56]
  417388:	add	x2, sp, #0x40
  41738c:	bl	41757c <ferror@plt+0x14e4c>
  417390:	str	w0, [sp, #92]
  417394:	ldr	w8, [sp, #92]
  417398:	cmp	w8, #0x0
  41739c:	cset	w8, ge  // ge = tcont
  4173a0:	tbnz	w8, #0, 417424 <ferror@plt+0x14cf4>
  4173a4:	ldur	x0, [x29, #-64]
  4173a8:	bl	410dac <ferror@plt+0xe67c>
  4173ac:	cmp	w0, #0x3
  4173b0:	b.lt	417420 <ferror@plt+0x14cf0>  // b.tstop
  4173b4:	ldur	x0, [x29, #-64]
  4173b8:	ldur	x6, [x29, #-64]
  4173bc:	ldr	x7, [sp, #56]
  4173c0:	ldr	w8, [sp, #92]
  4173c4:	mov	w9, wzr
  4173c8:	subs	w8, w9, w8
  4173cc:	str	x0, [sp, #32]
  4173d0:	mov	w0, w8
  4173d4:	str	x6, [sp, #24]
  4173d8:	str	x7, [sp, #16]
  4173dc:	bl	402370 <strerror@plt>
  4173e0:	ldr	x10, [sp, #32]
  4173e4:	str	x0, [sp, #8]
  4173e8:	mov	x0, x10
  4173ec:	mov	w1, #0x3                   	// #3
  4173f0:	ldr	x2, [sp, #48]
  4173f4:	mov	w3, #0xc0                  	// #192
  4173f8:	adrp	x4, 425000 <ferror@plt+0x228d0>
  4173fc:	add	x4, x4, #0x1d6
  417400:	adrp	x5, 425000 <ferror@plt+0x228d0>
  417404:	add	x5, x5, #0x214
  417408:	ldr	x6, [sp, #24]
  41740c:	ldr	x7, [sp, #16]
  417410:	mov	x11, sp
  417414:	ldr	x12, [sp, #8]
  417418:	str	x12, [x11]
  41741c:	bl	410850 <ferror@plt+0xe120>
  417420:	b	4174ac <ferror@plt+0x14d7c>
  417424:	ldur	x8, [x29, #-64]
  417428:	stur	x8, [x29, #-24]
  41742c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  417430:	add	x8, x8, #0x22d
  417434:	stur	x8, [x29, #-32]
  417438:	ldur	x0, [x29, #-72]
  41743c:	ldr	x1, [sp, #64]
  417440:	bl	4125e0 <ferror@plt+0xfeb0>
  417444:	stur	x0, [x29, #-72]
  417448:	ldr	w9, [sp, #88]
  41744c:	add	w9, w9, #0x1
  417450:	str	w9, [sp, #88]
  417454:	mov	x8, xzr
  417458:	mov	x0, x8
  41745c:	adrp	x1, 423000 <ferror@plt+0x208d0>
  417460:	add	x1, x1, #0x286
  417464:	add	x2, sp, #0x60
  417468:	bl	402260 <strtok_r@plt>
  41746c:	str	x0, [sp, #104]
  417470:	b	417314 <ferror@plt+0x14be4>
  417474:	ldur	x8, [x29, #-64]
  417478:	stur	x8, [x29, #-8]
  41747c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  417480:	add	x8, x8, #0x23a
  417484:	stur	x8, [x29, #-16]
  417488:	ldur	x8, [x29, #-72]
  41748c:	ldur	x9, [x29, #-48]
  417490:	str	x8, [x9, #32]
  417494:	ldr	w10, [sp, #88]
  417498:	ldur	x8, [x29, #-48]
  41749c:	str	w10, [x8, #80]
  4174a0:	ldr	w10, [sp, #88]
  4174a4:	stur	w10, [x29, #-36]
  4174a8:	b	4174cc <ferror@plt+0x14d9c>
  4174ac:	ldur	x0, [x29, #-72]
  4174b0:	bl	4177f8 <ferror@plt+0x150c8>
  4174b4:	ldur	x8, [x29, #-48]
  4174b8:	ldrb	w9, [x8, #88]
  4174bc:	and	w9, w9, #0xfffffffe
  4174c0:	strb	w9, [x8, #88]
  4174c4:	ldr	w9, [sp, #92]
  4174c8:	stur	w9, [x29, #-36]
  4174cc:	ldur	w0, [x29, #-36]
  4174d0:	add	sp, sp, #0x1, lsl #12
  4174d4:	add	sp, sp, #0xc0
  4174d8:	ldr	x28, [sp, #16]
  4174dc:	ldp	x29, x30, [sp], #32
  4174e0:	ret
  4174e4:	sub	sp, sp, #0x40
  4174e8:	stp	x29, x30, [sp, #48]
  4174ec:	add	x29, sp, #0x30
  4174f0:	stur	x0, [x29, #-16]
  4174f4:	str	x1, [sp, #24]
  4174f8:	str	x2, [sp, #16]
  4174fc:	ldur	x8, [x29, #-16]
  417500:	ldrb	w9, [x8]
  417504:	cmp	w9, #0x2f
  417508:	b.ne	417518 <ferror@plt+0x14de8>  // b.any
  41750c:	ldur	x8, [x29, #-16]
  417510:	stur	x8, [x29, #-8]
  417514:	b	41756c <ferror@plt+0x14e3c>
  417518:	ldur	x0, [x29, #-16]
  41751c:	bl	4020e0 <strlen@plt>
  417520:	str	x0, [sp, #8]
  417524:	ldr	x8, [sp, #24]
  417528:	ldr	x9, [sp, #8]
  41752c:	add	x8, x8, x9
  417530:	add	x8, x8, #0x1
  417534:	cmp	x8, #0x1, lsl #12
  417538:	b.cc	417548 <ferror@plt+0x14e18>  // b.lo, b.ul, b.last
  41753c:	mov	x8, xzr
  417540:	stur	x8, [x29, #-8]
  417544:	b	41756c <ferror@plt+0x14e3c>
  417548:	ldr	x8, [sp, #16]
  41754c:	ldr	x9, [sp, #24]
  417550:	add	x0, x8, x9
  417554:	ldur	x1, [x29, #-16]
  417558:	ldr	x8, [sp, #8]
  41755c:	add	x2, x8, #0x1
  417560:	bl	4020a0 <memcpy@plt>
  417564:	ldr	x8, [sp, #16]
  417568:	stur	x8, [x29, #-8]
  41756c:	ldur	x0, [x29, #-8]
  417570:	ldp	x29, x30, [sp, #48]
  417574:	add	sp, sp, #0x40
  417578:	ret
  41757c:	stp	x29, x30, [sp, #-32]!
  417580:	str	x28, [sp, #16]
  417584:	mov	x29, sp
  417588:	sub	sp, sp, #0x1, lsl #12
  41758c:	sub	sp, sp, #0x100
  417590:	stur	x0, [x29, #-64]
  417594:	stur	x1, [x29, #-72]
  417598:	stur	x2, [x29, #-80]
  41759c:	ldur	x8, [x29, #-64]
  4175a0:	cbz	x8, 4175b4 <ferror@plt+0x14e84>
  4175a4:	ldur	x8, [x29, #-72]
  4175a8:	cbz	x8, 4175b4 <ferror@plt+0x14e84>
  4175ac:	ldur	x8, [x29, #-80]
  4175b0:	cbnz	x8, 4175c0 <ferror@plt+0x14e90>
  4175b4:	mov	w8, #0xfffffffe            	// #-2
  4175b8:	stur	w8, [x29, #-52]
  4175bc:	b	4177e0 <ferror@plt+0x150b0>
  4175c0:	ldur	x0, [x29, #-72]
  4175c4:	bl	410390 <ferror@plt+0xdc60>
  4175c8:	str	x0, [sp, #24]
  4175cc:	ldr	x8, [sp, #24]
  4175d0:	cbnz	x8, 4175f4 <ferror@plt+0x14ec4>
  4175d4:	ldur	x8, [x29, #-64]
  4175d8:	stur	x8, [x29, #-40]
  4175dc:	adrp	x8, 425000 <ferror@plt+0x228d0>
  4175e0:	add	x8, x8, #0x252
  4175e4:	stur	x8, [x29, #-48]
  4175e8:	mov	w9, #0xfffffff4            	// #-12
  4175ec:	stur	w9, [x29, #-52]
  4175f0:	b	4177e0 <ferror@plt+0x150b0>
  4175f4:	ldr	x0, [sp, #24]
  4175f8:	sub	x1, x29, #0xe0
  4175fc:	bl	420640 <ferror@plt+0x1df10>
  417600:	stur	w0, [x29, #-92]
  417604:	ldur	w8, [x29, #-92]
  417608:	cmp	w8, #0x0
  41760c:	cset	w8, ge  // ge = tcont
  417610:	tbnz	w8, #0, 417668 <ferror@plt+0x14f38>
  417614:	bl	402680 <__errno_location@plt>
  417618:	ldr	w8, [x0]
  41761c:	mov	w9, wzr
  417620:	subs	w8, w9, w8
  417624:	stur	w8, [x29, #-92]
  417628:	ldur	x10, [x29, #-64]
  41762c:	str	x10, [sp, #8]
  417630:	bl	402680 <__errno_location@plt>
  417634:	ldr	w0, [x0]
  417638:	bl	402370 <strerror@plt>
  41763c:	ldr	x10, [sp, #8]
  417640:	stur	x10, [x29, #-24]
  417644:	adrp	x11, 425000 <ferror@plt+0x228d0>
  417648:	add	x11, x11, #0x26b
  41764c:	stur	x11, [x29, #-32]
  417650:	ldr	x11, [sp, #24]
  417654:	mov	x0, x11
  417658:	bl	4024e0 <free@plt>
  41765c:	ldur	w8, [x29, #-92]
  417660:	stur	w8, [x29, #-52]
  417664:	b	4177e0 <ferror@plt+0x150b0>
  417668:	ldur	x0, [x29, #-72]
  41766c:	add	x1, sp, #0x20
  417670:	add	x2, sp, #0x10
  417674:	bl	40fd68 <ferror@plt+0xd638>
  417678:	cbnz	x0, 4176a4 <ferror@plt+0x14f74>
  41767c:	ldur	x8, [x29, #-64]
  417680:	stur	x8, [x29, #-8]
  417684:	adrp	x8, 423000 <ferror@plt+0x208d0>
  417688:	add	x8, x8, #0x63e
  41768c:	stur	x8, [x29, #-16]
  417690:	ldr	x0, [sp, #24]
  417694:	bl	4024e0 <free@plt>
  417698:	mov	w9, #0xfffffffe            	// #-2
  41769c:	stur	w9, [x29, #-52]
  4176a0:	b	4177e0 <ferror@plt+0x150b0>
  4176a4:	ldur	x0, [x29, #-64]
  4176a8:	add	x1, sp, #0x20
  4176ac:	bl	411040 <ferror@plt+0xe910>
  4176b0:	stur	x0, [x29, #-88]
  4176b4:	ldur	x8, [x29, #-88]
  4176b8:	cbz	x8, 417774 <ferror@plt+0x15044>
  4176bc:	ldur	x8, [x29, #-88]
  4176c0:	ldr	x8, [x8, #24]
  4176c4:	cbnz	x8, 4176d8 <ferror@plt+0x14fa8>
  4176c8:	ldr	x8, [sp, #24]
  4176cc:	ldur	x9, [x29, #-88]
  4176d0:	str	x8, [x9, #24]
  4176d4:	b	41775c <ferror@plt+0x1502c>
  4176d8:	ldur	x8, [x29, #-88]
  4176dc:	ldr	x0, [x8, #24]
  4176e0:	ldr	x1, [sp, #24]
  4176e4:	bl	402470 <strcmp@plt>
  4176e8:	cbnz	w0, 4176f8 <ferror@plt+0x14fc8>
  4176ec:	ldr	x0, [sp, #24]
  4176f0:	bl	4024e0 <free@plt>
  4176f4:	b	41775c <ferror@plt+0x1502c>
  4176f8:	ldur	x0, [x29, #-64]
  4176fc:	bl	410dac <ferror@plt+0xe67c>
  417700:	cmp	w0, #0x3
  417704:	b.lt	417748 <ferror@plt+0x15018>  // b.tstop
  417708:	ldur	x0, [x29, #-64]
  41770c:	ldr	x7, [sp, #24]
  417710:	ldur	x8, [x29, #-88]
  417714:	ldr	x8, [x8, #24]
  417718:	mov	w1, #0x3                   	// #3
  41771c:	adrp	x2, 425000 <ferror@plt+0x228d0>
  417720:	add	x2, x2, #0x181
  417724:	mov	w3, #0x1ad                 	// #429
  417728:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41772c:	add	x4, x4, #0x278
  417730:	adrp	x5, 425000 <ferror@plt+0x228d0>
  417734:	add	x5, x5, #0x292
  417738:	add	x6, sp, #0x20
  41773c:	mov	x9, sp
  417740:	str	x8, [x9]
  417744:	bl	410850 <ferror@plt+0xe120>
  417748:	ldr	x0, [sp, #24]
  41774c:	bl	4024e0 <free@plt>
  417750:	mov	w8, #0xffffffef            	// #-17
  417754:	stur	w8, [x29, #-52]
  417758:	b	4177e0 <ferror@plt+0x150b0>
  41775c:	ldur	x0, [x29, #-88]
  417760:	bl	417ce8 <ferror@plt+0x155b8>
  417764:	ldur	x8, [x29, #-80]
  417768:	str	x0, [x8]
  41776c:	stur	wzr, [x29, #-52]
  417770:	b	4177e0 <ferror@plt+0x150b0>
  417774:	ldur	x0, [x29, #-64]
  417778:	ldr	x3, [sp, #16]
  41777c:	add	x8, sp, #0x20
  417780:	mov	x1, x8
  417784:	mov	x2, x8
  417788:	mov	x8, xzr
  41778c:	mov	x4, x8
  417790:	mov	x5, x8
  417794:	sub	x6, x29, #0x58
  417798:	bl	4179fc <ferror@plt+0x152cc>
  41779c:	stur	w0, [x29, #-92]
  4177a0:	ldur	w9, [x29, #-92]
  4177a4:	cmp	w9, #0x0
  4177a8:	cset	w9, ge  // ge = tcont
  4177ac:	tbnz	w9, #0, 4177c4 <ferror@plt+0x15094>
  4177b0:	ldr	x0, [sp, #24]
  4177b4:	bl	4024e0 <free@plt>
  4177b8:	ldur	w8, [x29, #-92]
  4177bc:	stur	w8, [x29, #-52]
  4177c0:	b	4177e0 <ferror@plt+0x150b0>
  4177c4:	ldr	x8, [sp, #24]
  4177c8:	ldur	x9, [x29, #-88]
  4177cc:	str	x8, [x9, #24]
  4177d0:	ldur	x8, [x29, #-88]
  4177d4:	ldur	x9, [x29, #-80]
  4177d8:	str	x8, [x9]
  4177dc:	stur	wzr, [x29, #-52]
  4177e0:	ldur	w0, [x29, #-52]
  4177e4:	add	sp, sp, #0x1, lsl #12
  4177e8:	add	sp, sp, #0x100
  4177ec:	ldr	x28, [sp, #16]
  4177f0:	ldp	x29, x30, [sp], #32
  4177f4:	ret
  4177f8:	sub	sp, sp, #0x20
  4177fc:	stp	x29, x30, [sp, #16]
  417800:	add	x29, sp, #0x10
  417804:	str	x0, [sp, #8]
  417808:	ldr	x8, [sp, #8]
  41780c:	cbz	x8, 41782c <ferror@plt+0x150fc>
  417810:	ldr	x8, [sp, #8]
  417814:	ldr	x0, [x8, #16]
  417818:	bl	417d28 <ferror@plt+0x155f8>
  41781c:	ldr	x0, [sp, #8]
  417820:	bl	412668 <ferror@plt+0xff38>
  417824:	str	x0, [sp, #8]
  417828:	b	417808 <ferror@plt+0x150d8>
  41782c:	mov	w8, wzr
  417830:	mov	w0, w8
  417834:	ldp	x29, x30, [sp, #16]
  417838:	add	sp, sp, #0x20
  41783c:	ret
  417840:	sub	sp, sp, #0x10
  417844:	str	x0, [sp, #8]
  417848:	mov	w8, #0x1                   	// #1
  41784c:	and	w8, w1, w8
  417850:	strb	w8, [sp, #7]
  417854:	ldrb	w8, [sp, #7]
  417858:	ldr	x9, [sp, #8]
  41785c:	ldrb	w10, [x9, #96]
  417860:	and	w10, w10, #0xfffffffe
  417864:	and	w8, w8, #0x1
  417868:	orr	w8, w10, w8
  41786c:	strb	w8, [x9, #96]
  417870:	add	sp, sp, #0x10
  417874:	ret
  417878:	sub	sp, sp, #0x10
  41787c:	mov	w8, #0x2                   	// #2
  417880:	mov	w9, #0x1                   	// #1
  417884:	str	x0, [sp, #8]
  417888:	and	w10, w1, w9
  41788c:	strb	w10, [sp, #7]
  417890:	ldrb	w10, [sp, #7]
  417894:	tst	w10, #0x1
  417898:	csel	w8, w8, w9, ne  // ne = any
  41789c:	ldr	x11, [sp, #8]
  4178a0:	str	w8, [x11, #92]
  4178a4:	add	sp, sp, #0x10
  4178a8:	ret
  4178ac:	sub	sp, sp, #0x10
  4178b0:	str	x0, [sp, #8]
  4178b4:	mov	w8, #0x1                   	// #1
  4178b8:	and	w8, w1, w8
  4178bc:	strb	w8, [sp, #7]
  4178c0:	ldrb	w8, [sp, #7]
  4178c4:	ldr	x9, [sp, #8]
  4178c8:	ldrb	w10, [x9, #96]
  4178cc:	and	w8, w8, #0x1
  4178d0:	lsl	w8, w8, #2
  4178d4:	and	w10, w10, #0xfffffffb
  4178d8:	orr	w8, w10, w8
  4178dc:	strb	w8, [x9, #96]
  4178e0:	add	sp, sp, #0x10
  4178e4:	ret
  4178e8:	sub	sp, sp, #0x30
  4178ec:	stp	x29, x30, [sp, #32]
  4178f0:	add	x29, sp, #0x20
  4178f4:	stur	x0, [x29, #-8]
  4178f8:	ldur	x8, [x29, #-8]
  4178fc:	ldr	w9, [x8, #92]
  417900:	cbnz	w9, 41793c <ferror@plt+0x1520c>
  417904:	ldur	x0, [x29, #-8]
  417908:	ldur	x8, [x29, #-8]
  41790c:	ldr	x8, [x8]
  417910:	ldur	x9, [x29, #-8]
  417914:	ldr	x1, [x9, #16]
  417918:	str	x0, [sp, #16]
  41791c:	mov	x0, x8
  417920:	bl	411698 <ferror@plt+0xef68>
  417924:	ldr	x8, [sp, #16]
  417928:	str	w0, [sp, #12]
  41792c:	mov	x0, x8
  417930:	ldr	w2, [sp, #12]
  417934:	and	w1, w2, #0x1
  417938:	bl	417878 <ferror@plt+0x15148>
  41793c:	ldur	x8, [x29, #-8]
  417940:	ldr	w9, [x8, #92]
  417944:	cmp	w9, #0x2
  417948:	cset	w9, eq  // eq = none
  41794c:	and	w0, w9, #0x1
  417950:	ldp	x29, x30, [sp, #32]
  417954:	add	sp, sp, #0x30
  417958:	ret
  41795c:	stp	x29, x30, [sp, #-32]!
  417960:	str	x28, [sp, #16]
  417964:	mov	x29, sp
  417968:	sub	sp, sp, #0x1, lsl #12
  41796c:	sub	sp, sp, #0x30
  417970:	stur	x0, [x29, #-16]
  417974:	stur	x1, [x29, #-24]
  417978:	stur	x2, [x29, #-32]
  41797c:	ldur	x8, [x29, #-16]
  417980:	cbz	x8, 417994 <ferror@plt+0x15264>
  417984:	ldur	x8, [x29, #-24]
  417988:	cbz	x8, 417994 <ferror@plt+0x15264>
  41798c:	ldur	x8, [x29, #-32]
  417990:	cbnz	x8, 4179a0 <ferror@plt+0x15270>
  417994:	mov	w8, #0xfffffffe            	// #-2
  417998:	stur	w8, [x29, #-4]
  41799c:	b	4179e4 <ferror@plt+0x152b4>
  4179a0:	ldur	x0, [x29, #-24]
  4179a4:	add	x8, sp, #0x8
  4179a8:	mov	x1, x8
  4179ac:	sub	x2, x29, #0x28
  4179b0:	str	x8, [sp]
  4179b4:	bl	40fca0 <ferror@plt+0xd570>
  4179b8:	ldur	x8, [x29, #-16]
  4179bc:	ldur	x3, [x29, #-40]
  4179c0:	ldur	x6, [x29, #-32]
  4179c4:	mov	x0, x8
  4179c8:	ldr	x1, [sp]
  4179cc:	ldr	x2, [sp]
  4179d0:	mov	x8, xzr
  4179d4:	mov	x4, x8
  4179d8:	mov	x5, x8
  4179dc:	bl	4179fc <ferror@plt+0x152cc>
  4179e0:	stur	w0, [x29, #-4]
  4179e4:	ldur	w0, [x29, #-4]
  4179e8:	add	sp, sp, #0x1, lsl #12
  4179ec:	add	sp, sp, #0x30
  4179f0:	ldr	x28, [sp, #16]
  4179f4:	ldp	x29, x30, [sp], #32
  4179f8:	ret
  4179fc:	sub	sp, sp, #0x60
  417a00:	stp	x29, x30, [sp, #80]
  417a04:	add	x29, sp, #0x50
  417a08:	stur	x0, [x29, #-16]
  417a0c:	stur	x1, [x29, #-24]
  417a10:	stur	x2, [x29, #-32]
  417a14:	str	x3, [sp, #40]
  417a18:	str	x4, [sp, #32]
  417a1c:	str	x5, [sp, #24]
  417a20:	str	x6, [sp, #16]
  417a24:	ldur	x0, [x29, #-16]
  417a28:	ldur	x1, [x29, #-24]
  417a2c:	bl	411040 <ferror@plt+0xe910>
  417a30:	str	x0, [sp, #8]
  417a34:	ldr	x8, [sp, #8]
  417a38:	cbz	x8, 417a54 <ferror@plt+0x15324>
  417a3c:	ldr	x0, [sp, #8]
  417a40:	bl	417ce8 <ferror@plt+0x155b8>
  417a44:	ldr	x8, [sp, #16]
  417a48:	str	x0, [x8]
  417a4c:	stur	wzr, [x29, #-4]
  417a50:	b	417bd0 <ferror@plt+0x154a0>
  417a54:	ldr	x8, [sp, #32]
  417a58:	cbnz	x8, 417a68 <ferror@plt+0x15338>
  417a5c:	ldr	x8, [sp, #40]
  417a60:	str	x8, [sp]
  417a64:	b	417a7c <ferror@plt+0x1534c>
  417a68:	ldr	x8, [sp, #40]
  417a6c:	ldr	x9, [sp, #24]
  417a70:	add	x8, x8, x9
  417a74:	add	x8, x8, #0x1
  417a78:	str	x8, [sp]
  417a7c:	ldr	x8, [sp, #32]
  417a80:	mov	w9, #0x2                   	// #2
  417a84:	mov	w10, #0x1                   	// #1
  417a88:	cmp	x8, #0x0
  417a8c:	csel	w9, w10, w9, eq  // eq = none
  417a90:	mov	w0, w9
  417a94:	sxtw	x8, w0
  417a98:	ldr	x11, [sp]
  417a9c:	add	x11, x11, #0x1
  417aa0:	mul	x8, x8, x11
  417aa4:	add	x0, x8, #0x68
  417aa8:	bl	402280 <malloc@plt>
  417aac:	str	x0, [sp, #8]
  417ab0:	ldr	x8, [sp, #8]
  417ab4:	cbnz	x8, 417ac4 <ferror@plt+0x15394>
  417ab8:	mov	w8, #0xfffffff4            	// #-12
  417abc:	stur	w8, [x29, #-4]
  417ac0:	b	417bd0 <ferror@plt+0x154a0>
  417ac4:	ldr	x0, [sp, #8]
  417ac8:	mov	w8, wzr
  417acc:	mov	w1, w8
  417ad0:	mov	x2, #0x68                  	// #104
  417ad4:	bl	4022c0 <memset@plt>
  417ad8:	ldur	x0, [x29, #-16]
  417adc:	bl	410de0 <ferror@plt+0xe6b0>
  417ae0:	ldr	x9, [sp, #8]
  417ae4:	str	x0, [x9]
  417ae8:	ldr	x9, [sp, #8]
  417aec:	add	x9, x9, #0x68
  417af0:	ldr	x10, [sp, #8]
  417af4:	str	x9, [x10, #16]
  417af8:	ldr	x9, [sp, #8]
  417afc:	ldr	x0, [x9, #16]
  417b00:	ldur	x1, [x29, #-24]
  417b04:	ldr	x9, [sp]
  417b08:	add	x2, x9, #0x1
  417b0c:	bl	4020a0 <memcpy@plt>
  417b10:	ldr	x9, [sp, #32]
  417b14:	cbnz	x9, 417b38 <ferror@plt+0x15408>
  417b18:	ldr	x8, [sp, #8]
  417b1c:	ldr	x8, [x8, #16]
  417b20:	ldr	x9, [sp, #8]
  417b24:	str	x8, [x9, #8]
  417b28:	ldr	x8, [sp, #8]
  417b2c:	mov	x9, xzr
  417b30:	str	x9, [x8, #64]
  417b34:	b	417ba0 <ferror@plt+0x15470>
  417b38:	ldr	x8, [sp, #8]
  417b3c:	ldr	x8, [x8, #16]
  417b40:	ldr	x9, [sp, #40]
  417b44:	add	x8, x8, x9
  417b48:	mov	w10, #0x0                   	// #0
  417b4c:	strb	w10, [x8]
  417b50:	ldr	x8, [sp, #8]
  417b54:	ldr	x8, [x8, #16]
  417b58:	ldr	x9, [sp, #40]
  417b5c:	add	x8, x8, x9
  417b60:	add	x8, x8, #0x1
  417b64:	ldr	x9, [sp, #8]
  417b68:	str	x8, [x9, #64]
  417b6c:	ldr	x8, [sp, #8]
  417b70:	ldr	x8, [x8, #16]
  417b74:	ldr	x9, [sp]
  417b78:	add	x8, x8, x9
  417b7c:	add	x8, x8, #0x1
  417b80:	ldr	x9, [sp, #8]
  417b84:	str	x8, [x9, #8]
  417b88:	ldr	x8, [sp, #8]
  417b8c:	ldr	x0, [x8, #8]
  417b90:	ldur	x1, [x29, #-24]
  417b94:	ldr	x8, [sp]
  417b98:	add	x2, x8, #0x1
  417b9c:	bl	4020a0 <memcpy@plt>
  417ba0:	ldr	x8, [sp, #8]
  417ba4:	mov	w9, #0x1                   	// #1
  417ba8:	str	w9, [x8, #84]
  417bac:	ldur	x0, [x29, #-16]
  417bb0:	ldr	x1, [sp, #8]
  417bb4:	ldr	x8, [sp, #8]
  417bb8:	ldr	x2, [x8, #8]
  417bbc:	bl	411094 <ferror@plt+0xe964>
  417bc0:	ldr	x8, [sp, #8]
  417bc4:	ldr	x10, [sp, #16]
  417bc8:	str	x8, [x10]
  417bcc:	stur	wzr, [x29, #-4]
  417bd0:	ldur	w0, [x29, #-4]
  417bd4:	ldp	x29, x30, [sp, #80]
  417bd8:	add	sp, sp, #0x60
  417bdc:	ret
  417be0:	stp	x29, x30, [sp, #-32]!
  417be4:	str	x28, [sp, #16]
  417be8:	mov	x29, sp
  417bec:	sub	sp, sp, #0x1, lsl #12
  417bf0:	sub	sp, sp, #0x50
  417bf4:	stur	x0, [x29, #-16]
  417bf8:	stur	x1, [x29, #-24]
  417bfc:	stur	x2, [x29, #-32]
  417c00:	stur	x3, [x29, #-40]
  417c04:	ldur	x0, [x29, #-32]
  417c08:	bl	4020e0 <strlen@plt>
  417c0c:	str	x0, [sp, #24]
  417c10:	ldur	x0, [x29, #-24]
  417c14:	bl	4020e0 <strlen@plt>
  417c18:	str	x0, [sp, #16]
  417c1c:	ldr	x8, [sp, #24]
  417c20:	ldr	x9, [sp, #16]
  417c24:	add	x8, x8, x9
  417c28:	add	x8, x8, #0x2
  417c2c:	cmp	x8, #0x1, lsl #12
  417c30:	b.ls	417c40 <ferror@plt+0x15510>  // b.plast
  417c34:	mov	w8, #0xffffffdc            	// #-36
  417c38:	stur	w8, [x29, #-4]
  417c3c:	b	417cd0 <ferror@plt+0x155a0>
  417c40:	ldur	x1, [x29, #-32]
  417c44:	ldr	x2, [sp, #24]
  417c48:	add	x8, sp, #0x24
  417c4c:	mov	x0, x8
  417c50:	str	x8, [sp, #8]
  417c54:	bl	4020a0 <memcpy@plt>
  417c58:	ldr	x8, [sp, #24]
  417c5c:	ldr	x9, [sp, #8]
  417c60:	add	x8, x9, x8
  417c64:	add	x0, x8, #0x1
  417c68:	ldur	x1, [x29, #-24]
  417c6c:	ldr	x8, [sp, #16]
  417c70:	add	x2, x8, #0x1
  417c74:	bl	4020a0 <memcpy@plt>
  417c78:	ldr	x8, [sp, #24]
  417c7c:	ldr	x9, [sp, #8]
  417c80:	add	x8, x9, x8
  417c84:	mov	w10, #0x5c                  	// #92
  417c88:	strb	w10, [x8]
  417c8c:	ldur	x0, [x29, #-16]
  417c90:	ldur	x2, [x29, #-32]
  417c94:	ldr	x3, [sp, #24]
  417c98:	ldur	x4, [x29, #-24]
  417c9c:	ldr	x5, [sp, #16]
  417ca0:	ldur	x6, [x29, #-40]
  417ca4:	mov	x1, x9
  417ca8:	bl	4179fc <ferror@plt+0x152cc>
  417cac:	stur	w0, [x29, #-44]
  417cb0:	ldur	w10, [x29, #-44]
  417cb4:	cmp	w10, #0x0
  417cb8:	cset	w10, ge  // ge = tcont
  417cbc:	tbnz	w10, #0, 417ccc <ferror@plt+0x1559c>
  417cc0:	ldur	w8, [x29, #-44]
  417cc4:	stur	w8, [x29, #-4]
  417cc8:	b	417cd0 <ferror@plt+0x155a0>
  417ccc:	stur	wzr, [x29, #-4]
  417cd0:	ldur	w0, [x29, #-4]
  417cd4:	add	sp, sp, #0x1, lsl #12
  417cd8:	add	sp, sp, #0x50
  417cdc:	ldr	x28, [sp, #16]
  417ce0:	ldp	x29, x30, [sp], #32
  417ce4:	ret
  417ce8:	sub	sp, sp, #0x10
  417cec:	str	x0, [sp]
  417cf0:	ldr	x8, [sp]
  417cf4:	cbnz	x8, 417d04 <ferror@plt+0x155d4>
  417cf8:	mov	x8, xzr
  417cfc:	str	x8, [sp, #8]
  417d00:	b	417d1c <ferror@plt+0x155ec>
  417d04:	ldr	x8, [sp]
  417d08:	ldr	w9, [x8, #84]
  417d0c:	add	w9, w9, #0x1
  417d10:	str	w9, [x8, #84]
  417d14:	ldr	x8, [sp]
  417d18:	str	x8, [sp, #8]
  417d1c:	ldr	x0, [sp, #8]
  417d20:	add	sp, sp, #0x10
  417d24:	ret
  417d28:	sub	sp, sp, #0x30
  417d2c:	stp	x29, x30, [sp, #32]
  417d30:	add	x29, sp, #0x20
  417d34:	str	x0, [sp]
  417d38:	ldr	x8, [sp]
  417d3c:	cbnz	x8, 417d4c <ferror@plt+0x1561c>
  417d40:	mov	x8, xzr
  417d44:	str	x8, [sp, #8]
  417d48:	b	417e00 <ferror@plt+0x156d0>
  417d4c:	ldr	x8, [sp]
  417d50:	ldr	w9, [x8, #84]
  417d54:	subs	w9, w9, #0x1
  417d58:	str	w9, [x8, #84]
  417d5c:	cmp	w9, #0x0
  417d60:	cset	w9, le
  417d64:	tbnz	w9, #0, 417d74 <ferror@plt+0x15644>
  417d68:	ldr	x8, [sp]
  417d6c:	str	x8, [sp, #8]
  417d70:	b	417e00 <ferror@plt+0x156d0>
  417d74:	ldr	x8, [sp]
  417d78:	ldr	x8, [x8]
  417d7c:	stur	x8, [x29, #-8]
  417d80:	adrp	x8, 425000 <ferror@plt+0x228d0>
  417d84:	add	x8, x8, #0x2e4
  417d88:	str	x8, [sp, #16]
  417d8c:	ldr	x8, [sp]
  417d90:	ldr	x0, [x8]
  417d94:	ldr	x1, [sp]
  417d98:	ldr	x8, [sp]
  417d9c:	ldr	x2, [x8, #8]
  417da0:	bl	4110e0 <ferror@plt+0xe9b0>
  417da4:	ldr	x8, [sp]
  417da8:	ldr	x0, [x8, #32]
  417dac:	bl	4177f8 <ferror@plt+0x150c8>
  417db0:	ldr	x8, [sp]
  417db4:	ldr	x8, [x8, #72]
  417db8:	cbz	x8, 417dc8 <ferror@plt+0x15698>
  417dbc:	ldr	x8, [sp]
  417dc0:	ldr	x0, [x8, #72]
  417dc4:	bl	41c7a0 <ferror@plt+0x1a070>
  417dc8:	ldr	x8, [sp]
  417dcc:	ldr	x0, [x8]
  417dd0:	bl	410e20 <ferror@plt+0xe6f0>
  417dd4:	ldr	x8, [sp]
  417dd8:	ldr	x8, [x8, #40]
  417ddc:	mov	x0, x8
  417de0:	bl	4024e0 <free@plt>
  417de4:	ldr	x8, [sp]
  417de8:	ldr	x0, [x8, #24]
  417dec:	bl	4024e0 <free@plt>
  417df0:	ldr	x0, [sp]
  417df4:	bl	4024e0 <free@plt>
  417df8:	mov	x8, xzr
  417dfc:	str	x8, [sp, #8]
  417e00:	ldr	x0, [sp, #8]
  417e04:	ldp	x29, x30, [sp, #32]
  417e08:	add	sp, sp, #0x30
  417e0c:	ret
  417e10:	stp	x29, x30, [sp, #-32]!
  417e14:	str	x28, [sp, #16]
  417e18:	mov	x29, sp
  417e1c:	sub	sp, sp, #0x1, lsl #12
  417e20:	sub	sp, sp, #0xc0
  417e24:	sub	x8, x29, #0xb0
  417e28:	str	x0, [x8, #16]
  417e2c:	str	x1, [x8, #8]
  417e30:	str	x2, [x8]
  417e34:	ldr	x9, [x8, #16]
  417e38:	str	x8, [sp]
  417e3c:	cbz	x9, 417e4c <ferror@plt+0x1571c>
  417e40:	ldr	x8, [sp]
  417e44:	ldr	x9, [x8, #8]
  417e48:	cbnz	x9, 417e58 <ferror@plt+0x15728>
  417e4c:	mov	w8, #0xfffffffe            	// #-2
  417e50:	stur	w8, [x29, #-148]
  417e54:	b	418160 <ferror@plt+0x15a30>
  417e58:	ldr	x8, [sp]
  417e5c:	ldr	x9, [x8]
  417e60:	cbz	x9, 417e74 <ferror@plt+0x15744>
  417e64:	ldr	x8, [sp]
  417e68:	ldr	x9, [x8]
  417e6c:	ldr	x9, [x9]
  417e70:	cbz	x9, 417ec0 <ferror@plt+0x15790>
  417e74:	ldr	x8, [sp]
  417e78:	ldr	x0, [x8, #16]
  417e7c:	bl	410dac <ferror@plt+0xe67c>
  417e80:	cmp	w0, #0x3
  417e84:	b.lt	417eb4 <ferror@plt+0x15784>  // b.tstop
  417e88:	ldr	x8, [sp]
  417e8c:	ldr	x0, [x8, #16]
  417e90:	mov	w1, #0x3                   	// #3
  417e94:	adrp	x2, 425000 <ferror@plt+0x228d0>
  417e98:	add	x2, x2, #0x181
  417e9c:	mov	w3, #0x223                 	// #547
  417ea0:	adrp	x4, 425000 <ferror@plt+0x228d0>
  417ea4:	add	x4, x4, #0x2fd
  417ea8:	adrp	x5, 425000 <ferror@plt+0x228d0>
  417eac:	add	x5, x5, #0x319
  417eb0:	bl	410850 <ferror@plt+0xe120>
  417eb4:	mov	w8, #0xffffffda            	// #-38
  417eb8:	stur	w8, [x29, #-148]
  417ebc:	b	418160 <ferror@plt+0x15a30>
  417ec0:	ldr	x8, [sp]
  417ec4:	ldr	x0, [x8, #8]
  417ec8:	add	x1, sp, #0xc
  417ecc:	mov	x9, xzr
  417ed0:	mov	x2, x9
  417ed4:	bl	40f9d8 <ferror@plt+0xd2a8>
  417ed8:	cmp	w0, #0x0
  417edc:	cset	w10, ge  // ge = tcont
  417ee0:	tbnz	w10, #0, 417f08 <ferror@plt+0x157d8>
  417ee4:	ldr	x8, [sp]
  417ee8:	ldr	x9, [x8, #16]
  417eec:	str	x9, [x8, #40]
  417ef0:	adrp	x9, 425000 <ferror@plt+0x228d0>
  417ef4:	add	x9, x9, #0x343
  417ef8:	str	x9, [x8, #32]
  417efc:	mov	w10, #0xffffffea            	// #-22
  417f00:	stur	w10, [x29, #-148]
  417f04:	b	418160 <ferror@plt+0x15a30>
  417f08:	ldr	x8, [sp]
  417f0c:	ldr	x9, [x8, #16]
  417f10:	str	x9, [x8, #56]
  417f14:	adrp	x9, 425000 <ferror@plt+0x228d0>
  417f18:	add	x9, x9, #0x356
  417f1c:	str	x9, [x8, #48]
  417f20:	ldr	x0, [x8, #16]
  417f24:	ldr	x2, [x8]
  417f28:	add	x1, sp, #0xc
  417f2c:	bl	411948 <ferror@plt+0xf218>
  417f30:	stur	w0, [x29, #-180]
  417f34:	ldur	w8, [x29, #-180]
  417f38:	cmp	w8, #0x0
  417f3c:	cset	w8, ge  // ge = tcont
  417f40:	tbnz	w8, #0, 417f48 <ferror@plt+0x15818>
  417f44:	b	418124 <ferror@plt+0x159f4>
  417f48:	ldr	x8, [sp]
  417f4c:	ldr	x9, [x8]
  417f50:	ldr	x9, [x9]
  417f54:	cbz	x9, 417f5c <ferror@plt+0x1582c>
  417f58:	b	418100 <ferror@plt+0x159d0>
  417f5c:	ldr	x8, [sp]
  417f60:	ldr	x9, [x8, #16]
  417f64:	str	x9, [x8, #168]
  417f68:	adrp	x9, 425000 <ferror@plt+0x228d0>
  417f6c:	add	x9, x9, #0x375
  417f70:	str	x9, [x8, #160]
  417f74:	ldr	x0, [x8, #16]
  417f78:	ldr	x2, [x8]
  417f7c:	add	x1, sp, #0xc
  417f80:	bl	411820 <ferror@plt+0xf0f0>
  417f84:	stur	w0, [x29, #-180]
  417f88:	ldur	w8, [x29, #-180]
  417f8c:	cmp	w8, #0x0
  417f90:	cset	w8, ge  // ge = tcont
  417f94:	tbnz	w8, #0, 417f9c <ferror@plt+0x1586c>
  417f98:	b	418124 <ferror@plt+0x159f4>
  417f9c:	ldr	x8, [sp]
  417fa0:	ldr	x9, [x8]
  417fa4:	ldr	x9, [x9]
  417fa8:	cbz	x9, 417fb0 <ferror@plt+0x15880>
  417fac:	b	418100 <ferror@plt+0x159d0>
  417fb0:	ldr	x8, [sp]
  417fb4:	ldr	x9, [x8, #16]
  417fb8:	str	x9, [x8, #152]
  417fbc:	adrp	x9, 425000 <ferror@plt+0x228d0>
  417fc0:	add	x9, x9, #0x38c
  417fc4:	str	x9, [x8, #144]
  417fc8:	ldr	x0, [x8, #16]
  417fcc:	ldr	x2, [x8]
  417fd0:	add	x1, sp, #0xc
  417fd4:	bl	411128 <ferror@plt+0xe9f8>
  417fd8:	stur	w0, [x29, #-180]
  417fdc:	ldur	w8, [x29, #-180]
  417fe0:	cmp	w8, #0x0
  417fe4:	cset	w8, ge  // ge = tcont
  417fe8:	tbnz	w8, #0, 417ff0 <ferror@plt+0x158c0>
  417fec:	b	418124 <ferror@plt+0x159f4>
  417ff0:	ldr	x8, [sp]
  417ff4:	ldr	x9, [x8]
  417ff8:	ldr	x9, [x9]
  417ffc:	cbz	x9, 418004 <ferror@plt+0x158d4>
  418000:	b	418100 <ferror@plt+0x159d0>
  418004:	ldr	x8, [sp]
  418008:	ldr	x9, [x8, #16]
  41800c:	str	x9, [x8, #136]
  418010:	adrp	x9, 425000 <ferror@plt+0x228d0>
  418014:	add	x9, x9, #0x3a7
  418018:	str	x9, [x8, #128]
  41801c:	ldr	x0, [x8, #16]
  418020:	ldr	x2, [x8]
  418024:	add	x1, sp, #0xc
  418028:	bl	411b1c <ferror@plt+0xf3ec>
  41802c:	stur	w0, [x29, #-180]
  418030:	ldur	w8, [x29, #-180]
  418034:	cmp	w8, #0x0
  418038:	cset	w8, ge  // ge = tcont
  41803c:	tbnz	w8, #0, 418044 <ferror@plt+0x15914>
  418040:	b	418124 <ferror@plt+0x159f4>
  418044:	ldr	x8, [sp]
  418048:	ldr	x9, [x8]
  41804c:	ldr	x9, [x9]
  418050:	cbz	x9, 418058 <ferror@plt+0x15928>
  418054:	b	418100 <ferror@plt+0x159d0>
  418058:	ldr	x8, [sp]
  41805c:	ldr	x9, [x8, #16]
  418060:	str	x9, [x8, #120]
  418064:	adrp	x9, 425000 <ferror@plt+0x228d0>
  418068:	add	x9, x9, #0x3ce
  41806c:	str	x9, [x8, #112]
  418070:	ldr	x0, [x8, #16]
  418074:	ldr	x2, [x8]
  418078:	add	x1, sp, #0xc
  41807c:	bl	411400 <ferror@plt+0xecd0>
  418080:	stur	w0, [x29, #-180]
  418084:	ldur	w8, [x29, #-180]
  418088:	cmp	w8, #0x0
  41808c:	cset	w8, ge  // ge = tcont
  418090:	tbnz	w8, #0, 418098 <ferror@plt+0x15968>
  418094:	b	418124 <ferror@plt+0x159f4>
  418098:	ldr	x8, [sp]
  41809c:	ldr	x9, [x8]
  4180a0:	ldr	x9, [x9]
  4180a4:	cbz	x9, 4180ac <ferror@plt+0x1597c>
  4180a8:	b	418100 <ferror@plt+0x159d0>
  4180ac:	ldr	x8, [sp]
  4180b0:	ldr	x9, [x8, #16]
  4180b4:	str	x9, [x8, #104]
  4180b8:	adrp	x9, 425000 <ferror@plt+0x228d0>
  4180bc:	add	x9, x9, #0x3e9
  4180c0:	str	x9, [x8, #96]
  4180c4:	ldr	x0, [x8, #16]
  4180c8:	ldr	x2, [x8]
  4180cc:	add	x1, sp, #0xc
  4180d0:	bl	41143c <ferror@plt+0xed0c>
  4180d4:	stur	w0, [x29, #-180]
  4180d8:	ldur	w8, [x29, #-180]
  4180dc:	cmp	w8, #0x0
  4180e0:	cset	w8, ge  // ge = tcont
  4180e4:	tbnz	w8, #0, 4180ec <ferror@plt+0x159bc>
  4180e8:	b	418124 <ferror@plt+0x159f4>
  4180ec:	ldr	x8, [sp]
  4180f0:	ldr	x9, [x8]
  4180f4:	ldr	x9, [x9]
  4180f8:	cbz	x9, 418100 <ferror@plt+0x159d0>
  4180fc:	b	418100 <ferror@plt+0x159d0>
  418100:	ldr	x8, [sp]
  418104:	ldr	x9, [x8, #16]
  418108:	str	x9, [x8, #88]
  41810c:	adrp	x9, 425000 <ferror@plt+0x228d0>
  418110:	add	x9, x9, #0x404
  418114:	str	x9, [x8, #80]
  418118:	ldur	w10, [x29, #-180]
  41811c:	stur	w10, [x29, #-148]
  418120:	b	418160 <ferror@plt+0x15a30>
  418124:	ldr	x8, [sp]
  418128:	ldr	x9, [x8, #16]
  41812c:	str	x9, [x8, #72]
  418130:	adrp	x9, 425000 <ferror@plt+0x228d0>
  418134:	add	x9, x9, #0x41b
  418138:	str	x9, [x8, #64]
  41813c:	ldr	x9, [x8]
  418140:	ldr	x0, [x9]
  418144:	bl	4177f8 <ferror@plt+0x150c8>
  418148:	ldr	x8, [sp]
  41814c:	ldr	x9, [x8]
  418150:	mov	x10, xzr
  418154:	str	x10, [x9]
  418158:	ldur	w11, [x29, #-180]
  41815c:	stur	w11, [x29, #-148]
  418160:	ldur	w0, [x29, #-148]
  418164:	add	sp, sp, #0x1, lsl #12
  418168:	add	sp, sp, #0xc0
  41816c:	ldr	x28, [sp, #16]
  418170:	ldp	x29, x30, [sp], #32
  418174:	ret
  418178:	sub	sp, sp, #0x60
  41817c:	stp	x29, x30, [sp, #80]
  418180:	add	x29, sp, #0x50
  418184:	stur	x0, [x29, #-16]
  418188:	stur	w1, [x29, #-20]
  41818c:	stur	x2, [x29, #-32]
  418190:	str	x3, [sp, #40]
  418194:	ldur	x8, [x29, #-16]
  418198:	cbz	x8, 4181a4 <ferror@plt+0x15a74>
  41819c:	ldr	x8, [sp, #40]
  4181a0:	cbnz	x8, 4181b0 <ferror@plt+0x15a80>
  4181a4:	mov	w8, #0xfffffffe            	// #-2
  4181a8:	stur	w8, [x29, #-4]
  4181ac:	b	4182d8 <ferror@plt+0x15ba8>
  4181b0:	ldr	x8, [sp, #40]
  4181b4:	mov	x9, xzr
  4181b8:	str	x9, [x8]
  4181bc:	ldur	x8, [x29, #-32]
  4181c0:	cbnz	x8, 4181cc <ferror@plt+0x15a9c>
  4181c4:	stur	wzr, [x29, #-4]
  4181c8:	b	4182d8 <ferror@plt+0x15ba8>
  4181cc:	ldur	x8, [x29, #-32]
  4181d0:	cbnz	x8, 4181e0 <ferror@plt+0x15ab0>
  4181d4:	mov	x8, xzr
  4181d8:	str	x8, [sp, #8]
  4181dc:	b	4181e8 <ferror@plt+0x15ab8>
  4181e0:	ldur	x8, [x29, #-32]
  4181e4:	str	x8, [sp, #8]
  4181e8:	ldr	x8, [sp, #8]
  4181ec:	str	x8, [sp, #32]
  4181f0:	ldr	x8, [sp, #32]
  4181f4:	cbz	x8, 4182b0 <ferror@plt+0x15b80>
  4181f8:	ldr	x8, [sp, #32]
  4181fc:	ldr	x8, [x8, #16]
  418200:	str	x8, [sp, #24]
  418204:	ldur	w9, [x29, #-20]
  418208:	and	w9, w9, #0x1
  41820c:	cbz	w9, 418224 <ferror@plt+0x15af4>
  418210:	ldr	x0, [sp, #24]
  418214:	bl	418af4 <ferror@plt+0x163c4>
  418218:	tbnz	w0, #0, 418220 <ferror@plt+0x15af0>
  41821c:	b	418224 <ferror@plt+0x15af4>
  418220:	b	418278 <ferror@plt+0x15b48>
  418224:	ldur	w8, [x29, #-20]
  418228:	and	w8, w8, #0x2
  41822c:	cbz	w8, 418244 <ferror@plt+0x15b14>
  418230:	ldr	x0, [sp, #24]
  418234:	bl	4178e8 <ferror@plt+0x151b8>
  418238:	tbnz	w0, #0, 418240 <ferror@plt+0x15b10>
  41823c:	b	418244 <ferror@plt+0x15b14>
  418240:	b	418278 <ferror@plt+0x15b48>
  418244:	ldr	x8, [sp, #40]
  418248:	ldr	x0, [x8]
  41824c:	ldr	x1, [sp, #24]
  418250:	bl	412308 <ferror@plt+0xfbd8>
  418254:	str	x0, [sp, #16]
  418258:	ldr	x8, [sp, #16]
  41825c:	cbnz	x8, 418264 <ferror@plt+0x15b34>
  418260:	b	4182b8 <ferror@plt+0x15b88>
  418264:	ldr	x8, [sp, #16]
  418268:	ldr	x9, [sp, #40]
  41826c:	str	x8, [x9]
  418270:	ldr	x0, [sp, #24]
  418274:	bl	417ce8 <ferror@plt+0x155b8>
  418278:	ldr	x8, [sp, #32]
  41827c:	ldr	x8, [x8]
  418280:	ldur	x9, [x29, #-32]
  418284:	cmp	x8, x9
  418288:	b.ne	418298 <ferror@plt+0x15b68>  // b.any
  41828c:	mov	x8, xzr
  418290:	str	x8, [sp]
  418294:	b	4182a4 <ferror@plt+0x15b74>
  418298:	ldr	x8, [sp, #32]
  41829c:	ldr	x8, [x8]
  4182a0:	str	x8, [sp]
  4182a4:	ldr	x8, [sp]
  4182a8:	str	x8, [sp, #32]
  4182ac:	b	4181f0 <ferror@plt+0x15ac0>
  4182b0:	stur	wzr, [x29, #-4]
  4182b4:	b	4182d8 <ferror@plt+0x15ba8>
  4182b8:	ldr	x8, [sp, #40]
  4182bc:	ldr	x0, [x8]
  4182c0:	bl	4177f8 <ferror@plt+0x150c8>
  4182c4:	ldr	x8, [sp, #40]
  4182c8:	mov	x9, xzr
  4182cc:	str	x9, [x8]
  4182d0:	mov	w10, #0xfffffff4            	// #-12
  4182d4:	stur	w10, [x29, #-4]
  4182d8:	ldur	w0, [x29, #-4]
  4182dc:	ldp	x29, x30, [sp, #80]
  4182e0:	add	sp, sp, #0x60
  4182e4:	ret
  4182e8:	sub	sp, sp, #0x60
  4182ec:	stp	x29, x30, [sp, #80]
  4182f0:	add	x29, sp, #0x50
  4182f4:	mov	x8, xzr
  4182f8:	stur	x0, [x29, #-16]
  4182fc:	str	x8, [sp, #40]
  418300:	ldur	x8, [x29, #-16]
  418304:	cbnz	x8, 418314 <ferror@plt+0x15be4>
  418308:	mov	x8, xzr
  41830c:	stur	x8, [x29, #-8]
  418310:	b	418438 <ferror@plt+0x15d08>
  418314:	ldur	x0, [x29, #-16]
  418318:	bl	418448 <ferror@plt+0x15d18>
  41831c:	ldur	x8, [x29, #-16]
  418320:	ldr	x8, [x8, #32]
  418324:	cbnz	x8, 418334 <ferror@plt+0x15c04>
  418328:	mov	x8, xzr
  41832c:	str	x8, [sp, #32]
  418330:	b	418340 <ferror@plt+0x15c10>
  418334:	ldur	x8, [x29, #-16]
  418338:	ldr	x8, [x8, #32]
  41833c:	str	x8, [sp, #32]
  418340:	ldr	x8, [sp, #32]
  418344:	stur	x8, [x29, #-24]
  418348:	ldur	x8, [x29, #-24]
  41834c:	cbz	x8, 4183dc <ferror@plt+0x15cac>
  418350:	ldr	x0, [sp, #40]
  418354:	ldur	x8, [x29, #-24]
  418358:	ldr	x8, [x8, #16]
  41835c:	str	x0, [sp, #24]
  418360:	mov	x0, x8
  418364:	bl	417ce8 <ferror@plt+0x155b8>
  418368:	ldr	x8, [sp, #24]
  41836c:	str	x0, [sp, #16]
  418370:	mov	x0, x8
  418374:	ldr	x1, [sp, #16]
  418378:	bl	412308 <ferror@plt+0xfbd8>
  41837c:	stur	x0, [x29, #-32]
  418380:	ldur	x8, [x29, #-32]
  418384:	cbnz	x8, 418398 <ferror@plt+0x15c68>
  418388:	ldur	x8, [x29, #-24]
  41838c:	ldr	x0, [x8, #16]
  418390:	bl	417d28 <ferror@plt+0x155f8>
  418394:	b	4183e8 <ferror@plt+0x15cb8>
  418398:	ldur	x8, [x29, #-32]
  41839c:	str	x8, [sp, #40]
  4183a0:	ldur	x8, [x29, #-24]
  4183a4:	ldr	x8, [x8]
  4183a8:	ldur	x9, [x29, #-16]
  4183ac:	ldr	x9, [x9, #32]
  4183b0:	cmp	x8, x9
  4183b4:	b.ne	4183c4 <ferror@plt+0x15c94>  // b.any
  4183b8:	mov	x8, xzr
  4183bc:	str	x8, [sp, #8]
  4183c0:	b	4183d0 <ferror@plt+0x15ca0>
  4183c4:	ldur	x8, [x29, #-24]
  4183c8:	ldr	x8, [x8]
  4183cc:	str	x8, [sp, #8]
  4183d0:	ldr	x8, [sp, #8]
  4183d4:	stur	x8, [x29, #-24]
  4183d8:	b	418348 <ferror@plt+0x15c18>
  4183dc:	ldr	x8, [sp, #40]
  4183e0:	stur	x8, [x29, #-8]
  4183e4:	b	418438 <ferror@plt+0x15d08>
  4183e8:	ldur	x8, [x29, #-16]
  4183ec:	ldr	x0, [x8]
  4183f0:	bl	410dac <ferror@plt+0xe67c>
  4183f4:	cmp	w0, #0x3
  4183f8:	b.lt	418428 <ferror@plt+0x15cf8>  // b.tstop
  4183fc:	ldur	x8, [x29, #-16]
  418400:	ldr	x0, [x8]
  418404:	mov	w1, #0x3                   	// #3
  418408:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41840c:	add	x2, x2, #0x181
  418410:	mov	w3, #0x2ab                 	// #683
  418414:	adrp	x4, 425000 <ferror@plt+0x228d0>
  418418:	add	x4, x4, #0x430
  41841c:	adrp	x5, 423000 <ferror@plt+0x208d0>
  418420:	add	x5, x5, #0x5a6
  418424:	bl	410850 <ferror@plt+0xe120>
  418428:	ldr	x0, [sp, #40]
  41842c:	bl	4177f8 <ferror@plt+0x150c8>
  418430:	mov	x8, xzr
  418434:	stur	x8, [x29, #-8]
  418438:	ldur	x0, [x29, #-8]
  41843c:	ldp	x29, x30, [sp, #80]
  418440:	add	sp, sp, #0x60
  418444:	ret
  418448:	sub	sp, sp, #0x30
  41844c:	stp	x29, x30, [sp, #32]
  418450:	add	x29, sp, #0x20
  418454:	str	x0, [sp, #16]
  418458:	ldr	x8, [sp, #16]
  41845c:	ldrb	w9, [x8, #88]
  418460:	and	w9, w9, #0x1
  418464:	tbnz	w9, #0, 4184c8 <ferror@plt+0x15d98>
  418468:	ldr	x8, [sp, #16]
  41846c:	ldr	x0, [x8]
  418470:	ldr	x8, [sp, #16]
  418474:	ldr	x1, [x8, #16]
  418478:	bl	411718 <ferror@plt+0xefe8>
  41847c:	str	x0, [sp, #8]
  418480:	ldr	x8, [sp, #8]
  418484:	cbnz	x8, 418494 <ferror@plt+0x15d64>
  418488:	mov	x8, xzr
  41848c:	stur	x8, [x29, #-8]
  418490:	b	4184d4 <ferror@plt+0x15da4>
  418494:	ldr	x0, [sp, #16]
  418498:	ldr	x1, [sp, #8]
  41849c:	bl	417148 <ferror@plt+0x14a18>
  4184a0:	ldr	x8, [sp, #8]
  4184a4:	mov	x0, x8
  4184a8:	bl	4024e0 <free@plt>
  4184ac:	ldr	x8, [sp, #16]
  4184b0:	ldrb	w9, [x8, #88]
  4184b4:	and	w9, w9, #0x1
  4184b8:	tbnz	w9, #0, 4184c8 <ferror@plt+0x15d98>
  4184bc:	mov	x8, xzr
  4184c0:	stur	x8, [x29, #-8]
  4184c4:	b	4184d4 <ferror@plt+0x15da4>
  4184c8:	ldr	x8, [sp, #16]
  4184cc:	ldr	x8, [x8, #32]
  4184d0:	stur	x8, [x29, #-8]
  4184d4:	ldur	x0, [x29, #-8]
  4184d8:	ldp	x29, x30, [sp, #32]
  4184dc:	add	sp, sp, #0x30
  4184e0:	ret
  4184e4:	sub	sp, sp, #0x20
  4184e8:	stp	x29, x30, [sp, #16]
  4184ec:	add	x29, sp, #0x10
  4184f0:	str	x0, [sp]
  4184f4:	ldr	x8, [sp]
  4184f8:	cbnz	x8, 418508 <ferror@plt+0x15dd8>
  4184fc:	mov	x8, xzr
  418500:	str	x8, [sp, #8]
  418504:	b	418518 <ferror@plt+0x15de8>
  418508:	ldr	x8, [sp]
  41850c:	ldr	x0, [x8, #16]
  418510:	bl	417ce8 <ferror@plt+0x155b8>
  418514:	str	x0, [sp, #8]
  418518:	ldr	x0, [sp, #8]
  41851c:	ldp	x29, x30, [sp, #16]
  418520:	add	sp, sp, #0x20
  418524:	ret
  418528:	sub	sp, sp, #0x10
  41852c:	str	x0, [sp]
  418530:	ldr	x8, [sp]
  418534:	cbnz	x8, 418544 <ferror@plt+0x15e14>
  418538:	mov	x8, xzr
  41853c:	str	x8, [sp, #8]
  418540:	b	418550 <ferror@plt+0x15e20>
  418544:	ldr	x8, [sp]
  418548:	ldr	x8, [x8, #16]
  41854c:	str	x8, [sp, #8]
  418550:	ldr	x0, [sp, #8]
  418554:	add	sp, sp, #0x10
  418558:	ret
  41855c:	sub	sp, sp, #0x40
  418560:	stp	x29, x30, [sp, #48]
  418564:	add	x29, sp, #0x30
  418568:	str	x0, [sp, #16]
  41856c:	ldr	x8, [sp, #16]
  418570:	cbnz	x8, 418580 <ferror@plt+0x15e50>
  418574:	mov	x8, xzr
  418578:	str	x8, [sp, #24]
  41857c:	b	418624 <ferror@plt+0x15ef4>
  418580:	ldr	x8, [sp, #16]
  418584:	ldr	x8, [x8]
  418588:	stur	x8, [x29, #-8]
  41858c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  418590:	add	x8, x8, #0x44d
  418594:	stur	x8, [x29, #-16]
  418598:	ldr	x8, [sp, #16]
  41859c:	ldr	x8, [x8, #24]
  4185a0:	cbz	x8, 4185b4 <ferror@plt+0x15e84>
  4185a4:	ldr	x8, [sp, #16]
  4185a8:	ldr	x8, [x8, #24]
  4185ac:	str	x8, [sp, #24]
  4185b0:	b	418624 <ferror@plt+0x15ef4>
  4185b4:	ldr	x8, [sp, #16]
  4185b8:	ldrb	w9, [x8, #88]
  4185bc:	and	w9, w9, #0x1
  4185c0:	tbnz	w9, #0, 4185c8 <ferror@plt+0x15e98>
  4185c4:	b	4185d4 <ferror@plt+0x15ea4>
  4185c8:	mov	x8, xzr
  4185cc:	str	x8, [sp, #24]
  4185d0:	b	418624 <ferror@plt+0x15ef4>
  4185d4:	ldr	x8, [sp, #16]
  4185d8:	ldr	x0, [x8]
  4185dc:	ldr	x8, [sp, #16]
  4185e0:	ldr	x1, [x8, #16]
  4185e4:	bl	411718 <ferror@plt+0xefe8>
  4185e8:	str	x0, [sp, #8]
  4185ec:	ldr	x8, [sp, #8]
  4185f0:	cbnz	x8, 418600 <ferror@plt+0x15ed0>
  4185f4:	mov	x8, xzr
  4185f8:	str	x8, [sp, #24]
  4185fc:	b	418624 <ferror@plt+0x15ef4>
  418600:	ldr	x0, [sp, #16]
  418604:	ldr	x1, [sp, #8]
  418608:	bl	417148 <ferror@plt+0x14a18>
  41860c:	ldr	x8, [sp, #8]
  418610:	mov	x0, x8
  418614:	bl	4024e0 <free@plt>
  418618:	ldr	x8, [sp, #16]
  41861c:	ldr	x8, [x8, #24]
  418620:	str	x8, [sp, #24]
  418624:	ldr	x0, [sp, #24]
  418628:	ldp	x29, x30, [sp, #48]
  41862c:	add	sp, sp, #0x40
  418630:	ret
  418634:	sub	sp, sp, #0x30
  418638:	stp	x29, x30, [sp, #32]
  41863c:	add	x29, sp, #0x20
  418640:	str	x0, [sp, #16]
  418644:	str	w1, [sp, #12]
  418648:	ldr	x8, [sp, #16]
  41864c:	cbnz	x8, 41865c <ferror@plt+0x15f2c>
  418650:	mov	w8, #0xfffffffe            	// #-2
  418654:	stur	w8, [x29, #-4]
  418658:	b	4186f4 <ferror@plt+0x15fc4>
  41865c:	ldr	w8, [sp, #12]
  418660:	and	w8, w8, #0x200
  418664:	str	w8, [sp, #12]
  418668:	ldr	w8, [sp, #12]
  41866c:	orr	w8, w8, #0x800
  418670:	str	w8, [sp, #12]
  418674:	ldr	x9, [sp, #16]
  418678:	ldr	x0, [x9, #16]
  41867c:	ldr	w1, [sp, #12]
  418680:	bl	402710 <delete_module@plt>
  418684:	str	w0, [sp, #8]
  418688:	ldr	w8, [sp, #8]
  41868c:	cbz	w8, 4186ec <ferror@plt+0x15fbc>
  418690:	bl	402680 <__errno_location@plt>
  418694:	ldr	w8, [x0]
  418698:	mov	w9, wzr
  41869c:	subs	w8, w9, w8
  4186a0:	str	w8, [sp, #8]
  4186a4:	ldr	x8, [sp, #16]
  4186a8:	ldr	x0, [x8]
  4186ac:	bl	410dac <ferror@plt+0xe67c>
  4186b0:	cmp	w0, #0x3
  4186b4:	b.lt	4186ec <ferror@plt+0x15fbc>  // b.tstop
  4186b8:	ldr	x8, [sp, #16]
  4186bc:	ldr	x0, [x8]
  4186c0:	ldr	x8, [sp, #16]
  4186c4:	ldr	x6, [x8, #16]
  4186c8:	mov	w1, #0x3                   	// #3
  4186cc:	adrp	x2, 425000 <ferror@plt+0x228d0>
  4186d0:	add	x2, x2, #0x181
  4186d4:	mov	w3, #0x319                 	// #793
  4186d8:	adrp	x4, 425000 <ferror@plt+0x228d0>
  4186dc:	add	x4, x4, #0x462
  4186e0:	adrp	x5, 425000 <ferror@plt+0x228d0>
  4186e4:	add	x5, x5, #0x47c
  4186e8:	bl	410850 <ferror@plt+0xe120>
  4186ec:	ldr	w8, [sp, #8]
  4186f0:	stur	w8, [x29, #-4]
  4186f4:	ldur	w0, [x29, #-4]
  4186f8:	ldp	x29, x30, [sp, #32]
  4186fc:	add	sp, sp, #0x30
  418700:	ret
  418704:	sub	sp, sp, #0xa0
  418708:	stp	x29, x30, [sp, #144]
  41870c:	add	x29, sp, #0x90
  418710:	adrp	x8, 425000 <ferror@plt+0x228d0>
  418714:	add	x8, x8, #0x181
  418718:	adrp	x9, 425000 <ferror@plt+0x228d0>
  41871c:	add	x9, x9, #0x497
  418720:	stur	x0, [x29, #-16]
  418724:	stur	w1, [x29, #-20]
  418728:	stur	x2, [x29, #-32]
  41872c:	ldur	x10, [x29, #-32]
  418730:	str	x8, [sp, #48]
  418734:	str	x9, [sp, #40]
  418738:	cbz	x10, 418748 <ferror@plt+0x16018>
  41873c:	ldur	x8, [x29, #-32]
  418740:	str	x8, [sp, #32]
  418744:	b	418754 <ferror@plt+0x16024>
  418748:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41874c:	add	x8, x8, #0xbdb
  418750:	str	x8, [sp, #32]
  418754:	ldr	x8, [sp, #32]
  418758:	str	x8, [sp, #64]
  41875c:	ldur	x8, [x29, #-16]
  418760:	cbnz	x8, 418770 <ferror@plt+0x16040>
  418764:	mov	w8, #0xfffffffe            	// #-2
  418768:	stur	w8, [x29, #-4]
  41876c:	b	418aa8 <ferror@plt+0x16378>
  418770:	ldur	x0, [x29, #-16]
  418774:	bl	41855c <ferror@plt+0x15e2c>
  418778:	str	x0, [sp, #72]
  41877c:	ldr	x8, [sp, #72]
  418780:	cbnz	x8, 4187d0 <ferror@plt+0x160a0>
  418784:	ldur	x8, [x29, #-16]
  418788:	ldr	x0, [x8]
  41878c:	bl	410dac <ferror@plt+0xe67c>
  418790:	cmp	w0, #0x3
  418794:	b.lt	4187c4 <ferror@plt+0x16094>  // b.tstop
  418798:	ldur	x8, [x29, #-16]
  41879c:	ldr	x0, [x8]
  4187a0:	ldur	x8, [x29, #-16]
  4187a4:	ldr	x6, [x8, #16]
  4187a8:	mov	w1, #0x3                   	// #3
  4187ac:	ldr	x2, [sp, #48]
  4187b0:	mov	w3, #0x340                 	// #832
  4187b4:	ldr	x4, [sp, #40]
  4187b8:	adrp	x5, 425000 <ferror@plt+0x228d0>
  4187bc:	add	x5, x5, #0x4b1
  4187c0:	bl	410850 <ferror@plt+0xe120>
  4187c4:	mov	w8, #0xfffffffe            	// #-2
  4187c8:	stur	w8, [x29, #-4]
  4187cc:	b	418aa8 <ferror@plt+0x16378>
  4187d0:	ldur	x8, [x29, #-16]
  4187d4:	ldr	x8, [x8, #72]
  4187d8:	cbnz	x8, 418820 <ferror@plt+0x160f0>
  4187dc:	ldur	x8, [x29, #-16]
  4187e0:	ldr	x0, [x8]
  4187e4:	ldr	x1, [sp, #72]
  4187e8:	bl	41c480 <ferror@plt+0x19d50>
  4187ec:	ldur	x8, [x29, #-16]
  4187f0:	str	x0, [x8, #72]
  4187f4:	ldur	x8, [x29, #-16]
  4187f8:	ldr	x8, [x8, #72]
  4187fc:	cbnz	x8, 418820 <ferror@plt+0x160f0>
  418800:	bl	402680 <__errno_location@plt>
  418804:	ldr	w8, [x0]
  418808:	mov	w9, wzr
  41880c:	subs	w8, w9, w8
  418810:	stur	w8, [x29, #-36]
  418814:	ldur	w8, [x29, #-36]
  418818:	stur	w8, [x29, #-4]
  41881c:	b	418aa8 <ferror@plt+0x16378>
  418820:	ldur	x8, [x29, #-16]
  418824:	ldr	x0, [x8, #72]
  418828:	bl	41c76c <ferror@plt+0x1a03c>
  41882c:	tbnz	w0, #0, 418834 <ferror@plt+0x16104>
  418830:	b	4188a0 <ferror@plt+0x16170>
  418834:	str	wzr, [sp, #60]
  418838:	ldur	w8, [x29, #-20]
  41883c:	and	w8, w8, #0x1
  418840:	cbz	w8, 418850 <ferror@plt+0x16120>
  418844:	ldr	w8, [sp, #60]
  418848:	orr	w8, w8, #0x2
  41884c:	str	w8, [sp, #60]
  418850:	ldur	w8, [x29, #-20]
  418854:	and	w8, w8, #0x2
  418858:	cbz	w8, 418868 <ferror@plt+0x16138>
  41885c:	ldr	w8, [sp, #60]
  418860:	orr	w8, w8, #0x1
  418864:	str	w8, [sp, #60]
  418868:	ldur	x8, [x29, #-16]
  41886c:	ldr	x0, [x8, #72]
  418870:	bl	41c788 <ferror@plt+0x1a058>
  418874:	ldr	x1, [sp, #64]
  418878:	ldr	w2, [sp, #60]
  41887c:	bl	418ab8 <ferror@plt+0x16388>
  418880:	stur	w0, [x29, #-36]
  418884:	ldur	w9, [x29, #-36]
  418888:	cbz	w9, 41889c <ferror@plt+0x1616c>
  41888c:	bl	402680 <__errno_location@plt>
  418890:	ldr	w8, [x0]
  418894:	cmp	w8, #0x26
  418898:	b.eq	4188a0 <ferror@plt+0x16170>  // b.none
  41889c:	b	418a40 <ferror@plt+0x16310>
  4188a0:	ldur	w8, [x29, #-20]
  4188a4:	and	w8, w8, #0x3
  4188a8:	cbz	w8, 418a0c <ferror@plt+0x162dc>
  4188ac:	ldur	x8, [x29, #-16]
  4188b0:	ldr	x0, [x8, #72]
  4188b4:	bl	41c41c <ferror@plt+0x19cec>
  4188b8:	stur	x0, [x29, #-64]
  4188bc:	ldur	x8, [x29, #-64]
  4188c0:	cbnz	x8, 4188e4 <ferror@plt+0x161b4>
  4188c4:	bl	402680 <__errno_location@plt>
  4188c8:	ldr	w8, [x0]
  4188cc:	mov	w9, wzr
  4188d0:	subs	w8, w9, w8
  4188d4:	stur	w8, [x29, #-36]
  4188d8:	ldur	w8, [x29, #-36]
  4188dc:	stur	w8, [x29, #-4]
  4188e0:	b	418aa8 <ferror@plt+0x16378>
  4188e4:	ldur	w8, [x29, #-20]
  4188e8:	and	w8, w8, #0x2
  4188ec:	cbz	w8, 418974 <ferror@plt+0x16244>
  4188f0:	ldur	x0, [x29, #-64]
  4188f4:	adrp	x1, 425000 <ferror@plt+0x228d0>
  4188f8:	add	x1, x1, #0x4d5
  4188fc:	bl	41e168 <ferror@plt+0x1ba38>
  418900:	stur	w0, [x29, #-36]
  418904:	ldur	w8, [x29, #-36]
  418908:	cmp	w8, #0x0
  41890c:	cset	w8, ge  // ge = tcont
  418910:	tbnz	w8, #0, 418974 <ferror@plt+0x16244>
  418914:	ldur	x8, [x29, #-16]
  418918:	ldr	x0, [x8]
  41891c:	bl	410dac <ferror@plt+0xe67c>
  418920:	cmp	w0, #0x6
  418924:	b.lt	418974 <ferror@plt+0x16244>  // b.tstop
  418928:	ldur	x8, [x29, #-16]
  41892c:	ldr	x0, [x8]
  418930:	ldur	w9, [x29, #-36]
  418934:	mov	w10, wzr
  418938:	subs	w9, w10, w9
  41893c:	str	x0, [sp, #24]
  418940:	mov	w0, w9
  418944:	bl	402370 <strerror@plt>
  418948:	ldr	x8, [sp, #24]
  41894c:	str	x0, [sp, #16]
  418950:	mov	x0, x8
  418954:	mov	w1, #0x6                   	// #6
  418958:	ldr	x2, [sp, #48]
  41895c:	mov	w3, #0x363                 	// #867
  418960:	ldr	x4, [sp, #40]
  418964:	adrp	x5, 425000 <ferror@plt+0x228d0>
  418968:	add	x5, x5, #0x4e0
  41896c:	ldr	x6, [sp, #16]
  418970:	bl	410850 <ferror@plt+0xe120>
  418974:	ldur	w8, [x29, #-20]
  418978:	and	w8, w8, #0x1
  41897c:	cbz	w8, 4189fc <ferror@plt+0x162cc>
  418980:	ldur	x0, [x29, #-64]
  418984:	bl	41e624 <ferror@plt+0x1bef4>
  418988:	stur	w0, [x29, #-36]
  41898c:	ldur	w8, [x29, #-36]
  418990:	cmp	w8, #0x0
  418994:	cset	w8, ge  // ge = tcont
  418998:	tbnz	w8, #0, 4189fc <ferror@plt+0x162cc>
  41899c:	ldur	x8, [x29, #-16]
  4189a0:	ldr	x0, [x8]
  4189a4:	bl	410dac <ferror@plt+0xe67c>
  4189a8:	cmp	w0, #0x6
  4189ac:	b.lt	4189fc <ferror@plt+0x162cc>  // b.tstop
  4189b0:	ldur	x8, [x29, #-16]
  4189b4:	ldr	x0, [x8]
  4189b8:	ldur	w9, [x29, #-36]
  4189bc:	mov	w10, wzr
  4189c0:	subs	w9, w10, w9
  4189c4:	str	x0, [sp, #8]
  4189c8:	mov	w0, w9
  4189cc:	bl	402370 <strerror@plt>
  4189d0:	ldr	x8, [sp, #8]
  4189d4:	str	x0, [sp]
  4189d8:	mov	x0, x8
  4189dc:	mov	w1, #0x6                   	// #6
  4189e0:	ldr	x2, [sp, #48]
  4189e4:	mov	w3, #0x369                 	// #873
  4189e8:	ldr	x4, [sp, #40]
  4189ec:	adrp	x5, 425000 <ferror@plt+0x228d0>
  4189f0:	add	x5, x5, #0x500
  4189f4:	ldr	x6, [sp]
  4189f8:	bl	410850 <ferror@plt+0xe120>
  4189fc:	ldur	x0, [x29, #-64]
  418a00:	bl	41da04 <ferror@plt+0x1b2d4>
  418a04:	stur	x0, [x29, #-48]
  418a08:	b	418a1c <ferror@plt+0x162ec>
  418a0c:	ldur	x8, [x29, #-16]
  418a10:	ldr	x0, [x8, #72]
  418a14:	bl	41c73c <ferror@plt+0x1a00c>
  418a18:	stur	x0, [x29, #-48]
  418a1c:	ldur	x8, [x29, #-16]
  418a20:	ldr	x0, [x8, #72]
  418a24:	bl	41c754 <ferror@plt+0x1a024>
  418a28:	stur	x0, [x29, #-56]
  418a2c:	ldur	x0, [x29, #-48]
  418a30:	ldur	x1, [x29, #-56]
  418a34:	ldr	x2, [sp, #64]
  418a38:	bl	402530 <init_module@plt>
  418a3c:	stur	w0, [x29, #-36]
  418a40:	ldur	w8, [x29, #-36]
  418a44:	cmp	w8, #0x0
  418a48:	cset	w8, ge  // ge = tcont
  418a4c:	tbnz	w8, #0, 418aa0 <ferror@plt+0x16370>
  418a50:	bl	402680 <__errno_location@plt>
  418a54:	ldr	w8, [x0]
  418a58:	mov	w9, wzr
  418a5c:	subs	w8, w9, w8
  418a60:	stur	w8, [x29, #-36]
  418a64:	ldur	x8, [x29, #-16]
  418a68:	ldr	x0, [x8]
  418a6c:	bl	410dac <ferror@plt+0xe67c>
  418a70:	cmp	w0, #0x6
  418a74:	b.lt	418aa0 <ferror@plt+0x16370>  // b.tstop
  418a78:	ldur	x8, [x29, #-16]
  418a7c:	ldr	x0, [x8]
  418a80:	ldr	x6, [sp, #72]
  418a84:	mov	w1, #0x6                   	// #6
  418a88:	ldr	x2, [sp, #48]
  418a8c:	mov	w3, #0x376                 	// #886
  418a90:	ldr	x4, [sp, #40]
  418a94:	adrp	x5, 425000 <ferror@plt+0x228d0>
  418a98:	add	x5, x5, #0x51e
  418a9c:	bl	410850 <ferror@plt+0xe120>
  418aa0:	ldur	w8, [x29, #-36]
  418aa4:	stur	w8, [x29, #-4]
  418aa8:	ldur	w0, [x29, #-4]
  418aac:	ldp	x29, x30, [sp, #144]
  418ab0:	add	sp, sp, #0xa0
  418ab4:	ret
  418ab8:	sub	sp, sp, #0x30
  418abc:	stp	x29, x30, [sp, #32]
  418ac0:	add	x29, sp, #0x20
  418ac4:	mov	x8, #0x111                 	// #273
  418ac8:	stur	w0, [x29, #-4]
  418acc:	str	x1, [sp, #16]
  418ad0:	str	w2, [sp, #12]
  418ad4:	ldur	w1, [x29, #-4]
  418ad8:	ldr	x2, [sp, #16]
  418adc:	ldr	w3, [sp, #12]
  418ae0:	mov	x0, x8
  418ae4:	bl	4026d0 <syscall@plt>
  418ae8:	ldp	x29, x30, [sp, #32]
  418aec:	add	sp, sp, #0x30
  418af0:	ret
  418af4:	sub	sp, sp, #0x60
  418af8:	stp	x29, x30, [sp, #80]
  418afc:	add	x29, sp, #0x50
  418b00:	stur	x0, [x29, #-16]
  418b04:	ldur	x8, [x29, #-16]
  418b08:	ldr	x8, [x8]
  418b0c:	stur	x8, [x29, #-24]
  418b10:	ldur	x0, [x29, #-24]
  418b14:	bl	4122f0 <ferror@plt+0xfbc0>
  418b18:	stur	x0, [x29, #-32]
  418b1c:	ldur	x8, [x29, #-32]
  418b20:	ldr	x8, [x8, #16]
  418b24:	str	x8, [sp, #40]
  418b28:	ldr	x8, [sp, #40]
  418b2c:	cbnz	x8, 418b3c <ferror@plt+0x1640c>
  418b30:	mov	x8, xzr
  418b34:	str	x8, [sp, #16]
  418b38:	b	418b44 <ferror@plt+0x16414>
  418b3c:	ldr	x8, [sp, #40]
  418b40:	str	x8, [sp, #16]
  418b44:	ldr	x8, [sp, #16]
  418b48:	str	x8, [sp, #32]
  418b4c:	ldr	x8, [sp, #32]
  418b50:	cbz	x8, 418bbc <ferror@plt+0x1648c>
  418b54:	ldr	x0, [sp, #32]
  418b58:	bl	412970 <ferror@plt+0x10240>
  418b5c:	str	x0, [sp, #24]
  418b60:	ldr	x0, [sp, #24]
  418b64:	ldur	x8, [x29, #-16]
  418b68:	ldr	x1, [x8, #16]
  418b6c:	bl	402470 <strcmp@plt>
  418b70:	cbnz	w0, 418b84 <ferror@plt+0x16454>
  418b74:	mov	w8, #0x1                   	// #1
  418b78:	and	w8, w8, #0x1
  418b7c:	sturb	w8, [x29, #-1]
  418b80:	b	418bc8 <ferror@plt+0x16498>
  418b84:	ldr	x8, [sp, #32]
  418b88:	ldr	x8, [x8]
  418b8c:	ldr	x9, [sp, #40]
  418b90:	cmp	x8, x9
  418b94:	b.ne	418ba4 <ferror@plt+0x16474>  // b.any
  418b98:	mov	x8, xzr
  418b9c:	str	x8, [sp, #8]
  418ba0:	b	418bb0 <ferror@plt+0x16480>
  418ba4:	ldr	x8, [sp, #32]
  418ba8:	ldr	x8, [x8]
  418bac:	str	x8, [sp, #8]
  418bb0:	ldr	x8, [sp, #8]
  418bb4:	str	x8, [sp, #32]
  418bb8:	b	418b4c <ferror@plt+0x1641c>
  418bbc:	mov	w8, wzr
  418bc0:	and	w8, w8, #0x1
  418bc4:	sturb	w8, [x29, #-1]
  418bc8:	ldurb	w8, [x29, #-1]
  418bcc:	and	w0, w8, #0x1
  418bd0:	ldp	x29, x30, [sp, #80]
  418bd4:	add	sp, sp, #0x60
  418bd8:	ret
  418bdc:	sub	sp, sp, #0x120
  418be0:	stp	x29, x30, [sp, #256]
  418be4:	str	x28, [sp, #272]
  418be8:	add	x29, sp, #0x100
  418bec:	mov	x8, xzr
  418bf0:	stur	x0, [x29, #-32]
  418bf4:	stur	w1, [x29, #-36]
  418bf8:	stur	x2, [x29, #-48]
  418bfc:	stur	x3, [x29, #-56]
  418c00:	stur	x4, [x29, #-64]
  418c04:	stur	x5, [x29, #-72]
  418c08:	stur	x8, [x29, #-80]
  418c0c:	ldur	x8, [x29, #-32]
  418c10:	cbnz	x8, 418c20 <ferror@plt+0x164f0>
  418c14:	mov	w8, #0xfffffffe            	// #-2
  418c18:	stur	w8, [x29, #-20]
  418c1c:	b	419028 <ferror@plt+0x168f8>
  418c20:	ldur	w8, [x29, #-36]
  418c24:	and	w8, w8, #0x8
  418c28:	cbnz	w8, 418c5c <ferror@plt+0x1652c>
  418c2c:	ldur	x0, [x29, #-32]
  418c30:	bl	41903c <ferror@plt+0x1690c>
  418c34:	tbnz	w0, #0, 418c3c <ferror@plt+0x1650c>
  418c38:	b	418c5c <ferror@plt+0x1652c>
  418c3c:	ldur	w8, [x29, #-36]
  418c40:	and	w8, w8, #0x20
  418c44:	cbz	w8, 418c54 <ferror@plt+0x16524>
  418c48:	mov	w8, #0xffffffef            	// #-17
  418c4c:	stur	w8, [x29, #-20]
  418c50:	b	419028 <ferror@plt+0x168f8>
  418c54:	stur	wzr, [x29, #-20]
  418c58:	b	419028 <ferror@plt+0x168f8>
  418c5c:	ldur	x8, [x29, #-32]
  418c60:	ldr	x8, [x8, #64]
  418c64:	cbz	x8, 418c78 <ferror@plt+0x16548>
  418c68:	ldur	w8, [x29, #-36]
  418c6c:	and	w8, w8, #0x40000
  418c70:	stur	w8, [x29, #-108]
  418c74:	cbnz	w8, 418c98 <ferror@plt+0x16568>
  418c78:	ldur	w8, [x29, #-36]
  418c7c:	and	w8, w8, #0x10000
  418c80:	stur	w8, [x29, #-108]
  418c84:	cbnz	w8, 418c98 <ferror@plt+0x16568>
  418c88:	ldur	w8, [x29, #-36]
  418c8c:	and	w8, w8, #0x20000
  418c90:	stur	w8, [x29, #-108]
  418c94:	cbz	w8, 418cb4 <ferror@plt+0x16584>
  418c98:	ldur	x0, [x29, #-32]
  418c9c:	bl	418af4 <ferror@plt+0x163c4>
  418ca0:	tbnz	w0, #0, 418ca8 <ferror@plt+0x16578>
  418ca4:	b	418cb4 <ferror@plt+0x16584>
  418ca8:	ldur	w8, [x29, #-108]
  418cac:	stur	w8, [x29, #-20]
  418cb0:	b	419028 <ferror@plt+0x168f8>
  418cb4:	ldur	x0, [x29, #-32]
  418cb8:	ldur	w8, [x29, #-36]
  418cbc:	tst	w8, #0x4
  418cc0:	cset	w8, ne  // ne = any
  418cc4:	mov	w9, #0x1                   	// #1
  418cc8:	eor	w8, w8, #0x1
  418ccc:	eor	w8, w8, w9
  418cd0:	and	w1, w8, #0x1
  418cd4:	sub	x2, x29, #0x50
  418cd8:	bl	41909c <ferror@plt+0x1696c>
  418cdc:	stur	w0, [x29, #-108]
  418ce0:	ldur	w8, [x29, #-108]
  418ce4:	cmp	w8, #0x0
  418ce8:	cset	w8, ge  // ge = tcont
  418cec:	tbnz	w8, #0, 418cfc <ferror@plt+0x165cc>
  418cf0:	ldur	w8, [x29, #-108]
  418cf4:	stur	w8, [x29, #-20]
  418cf8:	b	419028 <ferror@plt+0x168f8>
  418cfc:	ldur	w8, [x29, #-36]
  418d00:	and	w8, w8, #0x10000
  418d04:	cbz	w8, 418d6c <ferror@plt+0x1663c>
  418d08:	sub	x3, x29, #0x78
  418d0c:	mov	x8, xzr
  418d10:	stur	x8, [x29, #-120]
  418d14:	ldur	x8, [x29, #-32]
  418d18:	ldr	x0, [x8]
  418d1c:	ldur	x2, [x29, #-80]
  418d20:	mov	w1, #0x1                   	// #1
  418d24:	bl	418178 <ferror@plt+0x15a48>
  418d28:	stur	w0, [x29, #-108]
  418d2c:	ldur	w9, [x29, #-108]
  418d30:	cmp	w9, #0x0
  418d34:	cset	w9, ge  // ge = tcont
  418d38:	tbnz	w9, #0, 418d48 <ferror@plt+0x16618>
  418d3c:	ldur	w8, [x29, #-108]
  418d40:	stur	w8, [x29, #-20]
  418d44:	b	419028 <ferror@plt+0x168f8>
  418d48:	ldur	x0, [x29, #-80]
  418d4c:	bl	4177f8 <ferror@plt+0x150c8>
  418d50:	ldur	x8, [x29, #-120]
  418d54:	cbnz	x8, 418d64 <ferror@plt+0x16634>
  418d58:	mov	w8, #0x10000               	// #65536
  418d5c:	stur	w8, [x29, #-20]
  418d60:	b	419028 <ferror@plt+0x168f8>
  418d64:	ldur	x8, [x29, #-120]
  418d68:	stur	x8, [x29, #-80]
  418d6c:	ldur	x8, [x29, #-56]
  418d70:	sub	x9, x29, #0x68
  418d74:	stur	x8, [x29, #-104]
  418d78:	ldur	x8, [x29, #-64]
  418d7c:	str	x8, [x9, #8]
  418d80:	ldur	x8, [x29, #-80]
  418d84:	cbnz	x8, 418d94 <ferror@plt+0x16664>
  418d88:	mov	x8, xzr
  418d8c:	str	x8, [sp, #96]
  418d90:	b	418d9c <ferror@plt+0x1666c>
  418d94:	ldur	x8, [x29, #-80]
  418d98:	str	x8, [sp, #96]
  418d9c:	ldr	x8, [sp, #96]
  418da0:	stur	x8, [x29, #-88]
  418da4:	ldur	x8, [x29, #-88]
  418da8:	cbz	x8, 419018 <ferror@plt+0x168e8>
  418dac:	ldur	x8, [x29, #-88]
  418db0:	ldr	x8, [x8, #16]
  418db4:	str	x8, [sp, #128]
  418db8:	ldr	x0, [sp, #128]
  418dbc:	bl	4191a8 <ferror@plt+0x16a78>
  418dc0:	str	x0, [sp, #120]
  418dc4:	ldr	x0, [sp, #128]
  418dc8:	bl	419440 <ferror@plt+0x16d10>
  418dcc:	str	x0, [sp, #112]
  418dd0:	ldur	w9, [x29, #-36]
  418dd4:	and	w9, w9, #0x8
  418dd8:	cbnz	w9, 418e10 <ferror@plt+0x166e0>
  418ddc:	ldr	x0, [sp, #128]
  418de0:	bl	41903c <ferror@plt+0x1690c>
  418de4:	tbnz	w0, #0, 418dec <ferror@plt+0x166bc>
  418de8:	b	418e10 <ferror@plt+0x166e0>
  418dec:	ldur	x8, [x29, #-32]
  418df0:	ldr	x8, [x8]
  418df4:	stur	x8, [x29, #-8]
  418df8:	adrp	x8, 425000 <ferror@plt+0x228d0>
  418dfc:	add	x8, x8, #0x540
  418e00:	stur	x8, [x29, #-16]
  418e04:	mov	w9, #0xffffffef            	// #-17
  418e08:	stur	w9, [x29, #-108]
  418e0c:	b	418f6c <ferror@plt+0x1683c>
  418e10:	ldr	x0, [sp, #120]
  418e14:	ldr	x8, [sp, #128]
  418e18:	ldur	x9, [x29, #-32]
  418e1c:	cmp	x8, x9
  418e20:	str	x0, [sp, #88]
  418e24:	b.ne	418e34 <ferror@plt+0x16704>  // b.any
  418e28:	ldur	x8, [x29, #-48]
  418e2c:	str	x8, [sp, #80]
  418e30:	b	418e3c <ferror@plt+0x1670c>
  418e34:	mov	x8, xzr
  418e38:	str	x8, [sp, #80]
  418e3c:	ldr	x8, [sp, #80]
  418e40:	ldr	x0, [sp, #88]
  418e44:	mov	x1, x8
  418e48:	bl	419574 <ferror@plt+0x16e44>
  418e4c:	str	x0, [sp, #104]
  418e50:	ldr	x8, [sp, #112]
  418e54:	cbz	x8, 418eec <ferror@plt+0x167bc>
  418e58:	ldr	x8, [sp, #128]
  418e5c:	ldrb	w9, [x8, #96]
  418e60:	mov	w10, #0x1                   	// #1
  418e64:	lsr	w9, w9, w10
  418e68:	and	w9, w9, w10
  418e6c:	tbnz	w9, #0, 418eec <ferror@plt+0x167bc>
  418e70:	ldur	x8, [x29, #-72]
  418e74:	cbz	x8, 418ec8 <ferror@plt+0x16798>
  418e78:	ldur	x8, [x29, #-72]
  418e7c:	ldr	x0, [sp, #128]
  418e80:	ldr	x9, [sp, #104]
  418e84:	str	x8, [sp, #72]
  418e88:	str	x0, [sp, #64]
  418e8c:	str	x9, [sp, #56]
  418e90:	cbz	x9, 418ea0 <ferror@plt+0x16770>
  418e94:	ldr	x8, [sp, #56]
  418e98:	str	x8, [sp, #48]
  418e9c:	b	418eac <ferror@plt+0x1677c>
  418ea0:	adrp	x8, 425000 <ferror@plt+0x228d0>
  418ea4:	add	x8, x8, #0xbdb
  418ea8:	str	x8, [sp, #48]
  418eac:	ldr	x8, [sp, #48]
  418eb0:	ldr	x0, [sp, #64]
  418eb4:	mov	w9, #0x1                   	// #1
  418eb8:	and	w1, w9, #0x1
  418ebc:	mov	x2, x8
  418ec0:	ldr	x8, [sp, #72]
  418ec4:	blr	x8
  418ec8:	ldur	w8, [x29, #-36]
  418ecc:	and	w8, w8, #0x10
  418ed0:	cbnz	w8, 418ee8 <ferror@plt+0x167b8>
  418ed4:	ldr	x0, [sp, #128]
  418ed8:	ldr	x1, [sp, #104]
  418edc:	sub	x2, x29, #0x68
  418ee0:	bl	419698 <ferror@plt+0x16f68>
  418ee4:	stur	w0, [x29, #-108]
  418ee8:	b	418f64 <ferror@plt+0x16834>
  418eec:	ldur	x8, [x29, #-72]
  418ef0:	cbz	x8, 418f44 <ferror@plt+0x16814>
  418ef4:	ldur	x8, [x29, #-72]
  418ef8:	ldr	x0, [sp, #128]
  418efc:	ldr	x9, [sp, #104]
  418f00:	str	x8, [sp, #40]
  418f04:	str	x0, [sp, #32]
  418f08:	str	x9, [sp, #24]
  418f0c:	cbz	x9, 418f1c <ferror@plt+0x167ec>
  418f10:	ldr	x8, [sp, #24]
  418f14:	str	x8, [sp, #16]
  418f18:	b	418f28 <ferror@plt+0x167f8>
  418f1c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  418f20:	add	x8, x8, #0xbdb
  418f24:	str	x8, [sp, #16]
  418f28:	ldr	x8, [sp, #16]
  418f2c:	ldr	x0, [sp, #32]
  418f30:	mov	w9, wzr
  418f34:	and	w1, w9, #0x1
  418f38:	mov	x2, x8
  418f3c:	ldr	x8, [sp, #40]
  418f40:	blr	x8
  418f44:	ldur	w8, [x29, #-36]
  418f48:	and	w8, w8, #0x10
  418f4c:	cbnz	w8, 418f64 <ferror@plt+0x16834>
  418f50:	ldr	x0, [sp, #128]
  418f54:	ldur	w1, [x29, #-36]
  418f58:	ldr	x2, [sp, #104]
  418f5c:	bl	418704 <ferror@plt+0x15fd4>
  418f60:	stur	w0, [x29, #-108]
  418f64:	ldr	x0, [sp, #104]
  418f68:	bl	4024e0 <free@plt>
  418f6c:	ldur	w8, [x29, #-108]
  418f70:	mov	w9, #0xffffffef            	// #-17
  418f74:	cmp	w8, w9
  418f78:	b.ne	418f9c <ferror@plt+0x1686c>  // b.any
  418f7c:	ldr	x8, [sp, #128]
  418f80:	ldur	x9, [x29, #-32]
  418f84:	cmp	x8, x9
  418f88:	b.ne	418f9c <ferror@plt+0x1686c>  // b.any
  418f8c:	ldur	w8, [x29, #-36]
  418f90:	and	w8, w8, #0x20
  418f94:	cbz	w8, 418f9c <ferror@plt+0x1686c>
  418f98:	b	419018 <ferror@plt+0x168e8>
  418f9c:	ldur	w8, [x29, #-108]
  418fa0:	mov	w9, #0xffffffef            	// #-17
  418fa4:	cmp	w8, w9
  418fa8:	b.eq	418fc4 <ferror@plt+0x16894>  // b.none
  418fac:	ldr	x8, [sp, #128]
  418fb0:	ldrb	w9, [x8, #96]
  418fb4:	mov	w10, #0x2                   	// #2
  418fb8:	lsr	w9, w9, w10
  418fbc:	and	w9, w9, #0x1
  418fc0:	tbnz	w9, #0, 418fcc <ferror@plt+0x1689c>
  418fc4:	stur	wzr, [x29, #-108]
  418fc8:	b	418fe0 <ferror@plt+0x168b0>
  418fcc:	ldur	w8, [x29, #-108]
  418fd0:	cmp	w8, #0x0
  418fd4:	cset	w8, ge  // ge = tcont
  418fd8:	tbnz	w8, #0, 418fe0 <ferror@plt+0x168b0>
  418fdc:	b	419018 <ferror@plt+0x168e8>
  418fe0:	ldur	x8, [x29, #-88]
  418fe4:	ldr	x8, [x8]
  418fe8:	ldur	x9, [x29, #-80]
  418fec:	cmp	x8, x9
  418ff0:	b.ne	419000 <ferror@plt+0x168d0>  // b.any
  418ff4:	mov	x8, xzr
  418ff8:	str	x8, [sp, #8]
  418ffc:	b	41900c <ferror@plt+0x168dc>
  419000:	ldur	x8, [x29, #-88]
  419004:	ldr	x8, [x8]
  419008:	str	x8, [sp, #8]
  41900c:	ldr	x8, [sp, #8]
  419010:	stur	x8, [x29, #-88]
  419014:	b	418da4 <ferror@plt+0x16674>
  419018:	ldur	x0, [x29, #-80]
  41901c:	bl	4177f8 <ferror@plt+0x150c8>
  419020:	ldur	w8, [x29, #-108]
  419024:	stur	w8, [x29, #-20]
  419028:	ldur	w0, [x29, #-20]
  41902c:	ldr	x28, [sp, #272]
  419030:	ldp	x29, x30, [sp, #256]
  419034:	add	sp, sp, #0x120
  419038:	ret
  41903c:	sub	sp, sp, #0x30
  419040:	stp	x29, x30, [sp, #32]
  419044:	add	x29, sp, #0x20
  419048:	str	x0, [sp, #16]
  41904c:	ldr	x0, [sp, #16]
  419050:	bl	419fc0 <ferror@plt+0x17890>
  419054:	str	w0, [sp, #12]
  419058:	ldr	w8, [sp, #12]
  41905c:	cmp	w8, #0x1
  419060:	b.eq	41906c <ferror@plt+0x1693c>  // b.none
  419064:	ldr	w8, [sp, #12]
  419068:	cbnz	w8, 41907c <ferror@plt+0x1694c>
  41906c:	mov	w8, #0x1                   	// #1
  419070:	and	w8, w8, #0x1
  419074:	sturb	w8, [x29, #-1]
  419078:	b	419088 <ferror@plt+0x16958>
  41907c:	mov	w8, wzr
  419080:	and	w8, w8, #0x1
  419084:	sturb	w8, [x29, #-1]
  419088:	ldurb	w8, [x29, #-1]
  41908c:	and	w0, w8, #0x1
  419090:	ldp	x29, x30, [sp, #32]
  419094:	add	sp, sp, #0x30
  419098:	ret
  41909c:	sub	sp, sp, #0x40
  4190a0:	stp	x29, x30, [sp, #48]
  4190a4:	add	x29, sp, #0x30
  4190a8:	stur	x0, [x29, #-8]
  4190ac:	and	w8, w1, #0x1
  4190b0:	sturb	w8, [x29, #-9]
  4190b4:	str	x2, [sp, #24]
  4190b8:	ldur	x9, [x29, #-8]
  4190bc:	cbz	x9, 4190c4 <ferror@plt+0x16994>
  4190c0:	b	4190e4 <ferror@plt+0x169b4>
  4190c4:	adrp	x0, 425000 <ferror@plt+0x228d0>
  4190c8:	add	x0, x0, #0xa4b
  4190cc:	adrp	x1, 425000 <ferror@plt+0x228d0>
  4190d0:	add	x1, x1, #0x181
  4190d4:	mov	w2, #0x499                 	// #1177
  4190d8:	adrp	x3, 425000 <ferror@plt+0x228d0>
  4190dc:	add	x3, x3, #0xa57
  4190e0:	bl	402670 <__assert_fail@plt>
  4190e4:	ldr	x8, [sp, #24]
  4190e8:	cbz	x8, 4190fc <ferror@plt+0x169cc>
  4190ec:	ldr	x8, [sp, #24]
  4190f0:	ldr	x8, [x8]
  4190f4:	cbnz	x8, 4190fc <ferror@plt+0x169cc>
  4190f8:	b	41911c <ferror@plt+0x169ec>
  4190fc:	adrp	x0, 425000 <ferror@plt+0x228d0>
  419100:	add	x0, x0, #0xaa8
  419104:	adrp	x1, 425000 <ferror@plt+0x228d0>
  419108:	add	x1, x1, #0x181
  41910c:	mov	w2, #0x49a                 	// #1178
  419110:	adrp	x3, 425000 <ferror@plt+0x228d0>
  419114:	add	x3, x3, #0xa57
  419118:	bl	402670 <__assert_fail@plt>
  41911c:	ldur	x8, [x29, #-8]
  419120:	ldr	x0, [x8]
  419124:	mov	w9, #0x1                   	// #1
  419128:	mov	w10, wzr
  41912c:	and	w1, w10, #0x1
  419130:	str	w9, [sp, #16]
  419134:	str	w10, [sp, #12]
  419138:	bl	411ed8 <ferror@plt+0xf7a8>
  41913c:	ldur	x8, [x29, #-8]
  419140:	ldr	x0, [x8]
  419144:	ldr	w9, [sp, #12]
  419148:	and	w1, w9, #0x1
  41914c:	bl	411f40 <ferror@plt+0xf810>
  419150:	ldur	x0, [x29, #-8]
  419154:	ldurb	w9, [x29, #-9]
  419158:	ldr	x3, [sp, #24]
  41915c:	ldr	w10, [sp, #16]
  419160:	and	w1, w10, #0x1
  419164:	and	w2, w9, #0x1
  419168:	bl	41bb7c <ferror@plt+0x1944c>
  41916c:	str	w0, [sp, #20]
  419170:	ldr	w9, [sp, #20]
  419174:	cmp	w9, #0x0
  419178:	cset	w9, ge  // ge = tcont
  41917c:	tbnz	w9, #0, 419198 <ferror@plt+0x16a68>
  419180:	ldr	x8, [sp, #24]
  419184:	ldr	x0, [x8]
  419188:	bl	4177f8 <ferror@plt+0x150c8>
  41918c:	ldr	x8, [sp, #24]
  419190:	mov	x9, xzr
  419194:	str	x9, [x8]
  419198:	ldr	w0, [sp, #20]
  41919c:	ldp	x29, x30, [sp, #48]
  4191a0:	add	sp, sp, #0x40
  4191a4:	ret
  4191a8:	sub	sp, sp, #0xa0
  4191ac:	stp	x29, x30, [sp, #144]
  4191b0:	add	x29, sp, #0x90
  4191b4:	stur	x0, [x29, #-48]
  4191b8:	ldur	x8, [x29, #-48]
  4191bc:	cbnz	x8, 4191cc <ferror@plt+0x16a9c>
  4191c0:	mov	x8, xzr
  4191c4:	stur	x8, [x29, #-40]
  4191c8:	b	419430 <ferror@plt+0x16d00>
  4191cc:	ldur	x8, [x29, #-48]
  4191d0:	ldrb	w9, [x8, #88]
  4191d4:	mov	w10, #0x1                   	// #1
  4191d8:	lsr	w9, w9, w10
  4191dc:	and	w9, w9, w10
  4191e0:	tbnz	w9, #0, 4193d8 <ferror@plt+0x16ca8>
  4191e4:	ldur	x8, [x29, #-48]
  4191e8:	stur	x8, [x29, #-56]
  4191ec:	mov	x8, xzr
  4191f0:	str	x8, [sp, #64]
  4191f4:	str	xzr, [sp, #56]
  4191f8:	ldur	x8, [x29, #-48]
  4191fc:	ldr	x0, [x8]
  419200:	bl	4122f0 <ferror@plt+0xfbc0>
  419204:	str	x0, [sp, #72]
  419208:	ldr	x8, [sp, #72]
  41920c:	ldr	x8, [x8, #24]
  419210:	cbnz	x8, 419220 <ferror@plt+0x16af0>
  419214:	mov	x8, xzr
  419218:	str	x8, [sp, #16]
  41921c:	b	41922c <ferror@plt+0x16afc>
  419220:	ldr	x8, [sp, #72]
  419224:	ldr	x8, [x8, #24]
  419228:	str	x8, [sp, #16]
  41922c:	ldr	x8, [sp, #16]
  419230:	stur	x8, [x29, #-64]
  419234:	ldur	x8, [x29, #-64]
  419238:	cbz	x8, 4193b8 <ferror@plt+0x16c88>
  41923c:	ldur	x0, [x29, #-64]
  419240:	bl	4129f4 <ferror@plt+0x102c4>
  419244:	str	x0, [sp, #48]
  419248:	ldur	x8, [x29, #-48]
  41924c:	ldr	x8, [x8]
  419250:	stur	x8, [x29, #-24]
  419254:	adrp	x8, 425000 <ferror@plt+0x228d0>
  419258:	add	x8, x8, #0x56f
  41925c:	stur	x8, [x29, #-32]
  419260:	ldr	x0, [sp, #48]
  419264:	ldur	x8, [x29, #-48]
  419268:	ldr	x1, [x8, #16]
  41926c:	bl	402470 <strcmp@plt>
  419270:	cbz	w0, 419298 <ferror@plt+0x16b68>
  419274:	ldur	x8, [x29, #-48]
  419278:	ldr	x8, [x8, #64]
  41927c:	cbz	x8, 419294 <ferror@plt+0x16b64>
  419280:	ldr	x0, [sp, #48]
  419284:	ldur	x8, [x29, #-48]
  419288:	ldr	x1, [x8, #64]
  41928c:	bl	402470 <strcmp@plt>
  419290:	cbz	w0, 419298 <ferror@plt+0x16b68>
  419294:	b	41937c <ferror@plt+0x16c4c>
  419298:	ldur	x8, [x29, #-48]
  41929c:	ldr	x8, [x8]
  4192a0:	stur	x8, [x29, #-8]
  4192a4:	adrp	x8, 425000 <ferror@plt+0x228d0>
  4192a8:	add	x8, x8, #0x566
  4192ac:	stur	x8, [x29, #-16]
  4192b0:	ldur	x0, [x29, #-64]
  4192b4:	bl	4129d0 <ferror@plt+0x102a0>
  4192b8:	str	x0, [sp, #40]
  4192bc:	ldr	x0, [sp, #40]
  4192c0:	bl	4020e0 <strlen@plt>
  4192c4:	str	x0, [sp, #32]
  4192c8:	ldr	x8, [sp, #32]
  4192cc:	cmp	x8, #0x1
  4192d0:	b.cs	4192d8 <ferror@plt+0x16ba8>  // b.hs, b.nlast
  4192d4:	b	41937c <ferror@plt+0x16c4c>
  4192d8:	ldr	x0, [sp, #64]
  4192dc:	ldr	x8, [sp, #56]
  4192e0:	ldr	x9, [sp, #32]
  4192e4:	add	x8, x8, x9
  4192e8:	add	x1, x8, #0x2
  4192ec:	bl	402320 <realloc@plt>
  4192f0:	str	x0, [sp, #24]
  4192f4:	ldr	x8, [sp, #24]
  4192f8:	cbnz	x8, 419308 <ferror@plt+0x16bd8>
  4192fc:	ldr	x0, [sp, #64]
  419300:	bl	4024e0 <free@plt>
  419304:	b	4193e8 <ferror@plt+0x16cb8>
  419308:	ldr	x8, [sp, #24]
  41930c:	str	x8, [sp, #64]
  419310:	ldr	x8, [sp, #56]
  419314:	cmp	x8, #0x0
  419318:	cset	w9, ls  // ls = plast
  41931c:	tbnz	w9, #0, 419340 <ferror@plt+0x16c10>
  419320:	ldr	x8, [sp, #64]
  419324:	ldr	x9, [sp, #56]
  419328:	add	x8, x8, x9
  41932c:	mov	w10, #0x20                  	// #32
  419330:	strb	w10, [x8]
  419334:	ldr	x8, [sp, #56]
  419338:	add	x8, x8, #0x1
  41933c:	str	x8, [sp, #56]
  419340:	ldr	x8, [sp, #64]
  419344:	ldr	x9, [sp, #56]
  419348:	add	x0, x8, x9
  41934c:	ldr	x1, [sp, #40]
  419350:	ldr	x2, [sp, #32]
  419354:	bl	4020a0 <memcpy@plt>
  419358:	ldr	x8, [sp, #32]
  41935c:	ldr	x9, [sp, #56]
  419360:	add	x8, x9, x8
  419364:	str	x8, [sp, #56]
  419368:	ldr	x8, [sp, #64]
  41936c:	ldr	x9, [sp, #56]
  419370:	add	x8, x8, x9
  419374:	mov	w10, #0x0                   	// #0
  419378:	strb	w10, [x8]
  41937c:	ldur	x8, [x29, #-64]
  419380:	ldr	x8, [x8]
  419384:	ldr	x9, [sp, #72]
  419388:	ldr	x9, [x9, #24]
  41938c:	cmp	x8, x9
  419390:	b.ne	4193a0 <ferror@plt+0x16c70>  // b.any
  419394:	mov	x8, xzr
  419398:	str	x8, [sp, #8]
  41939c:	b	4193ac <ferror@plt+0x16c7c>
  4193a0:	ldur	x8, [x29, #-64]
  4193a4:	ldr	x8, [x8]
  4193a8:	str	x8, [sp, #8]
  4193ac:	ldr	x8, [sp, #8]
  4193b0:	stur	x8, [x29, #-64]
  4193b4:	b	419234 <ferror@plt+0x16b04>
  4193b8:	ldur	x8, [x29, #-56]
  4193bc:	ldrb	w9, [x8, #88]
  4193c0:	and	w9, w9, #0xfffffffd
  4193c4:	orr	w9, w9, #0x2
  4193c8:	strb	w9, [x8, #88]
  4193cc:	ldr	x8, [sp, #64]
  4193d0:	ldur	x10, [x29, #-56]
  4193d4:	str	x8, [x10, #40]
  4193d8:	ldur	x8, [x29, #-48]
  4193dc:	ldr	x8, [x8, #40]
  4193e0:	stur	x8, [x29, #-40]
  4193e4:	b	419430 <ferror@plt+0x16d00>
  4193e8:	ldur	x8, [x29, #-48]
  4193ec:	ldr	x0, [x8]
  4193f0:	bl	410dac <ferror@plt+0xe67c>
  4193f4:	cmp	w0, #0x3
  4193f8:	b.lt	419428 <ferror@plt+0x16cf8>  // b.tstop
  4193fc:	ldur	x8, [x29, #-48]
  419400:	ldr	x0, [x8]
  419404:	mov	w1, #0x3                   	// #3
  419408:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41940c:	add	x2, x2, #0x181
  419410:	mov	w3, #0x595                 	// #1429
  419414:	adrp	x4, 425000 <ferror@plt+0x228d0>
  419418:	add	x4, x4, #0x596
  41941c:	adrp	x5, 423000 <ferror@plt+0x208d0>
  419420:	add	x5, x5, #0x5a6
  419424:	bl	410850 <ferror@plt+0xe120>
  419428:	mov	x8, xzr
  41942c:	stur	x8, [x29, #-40]
  419430:	ldur	x0, [x29, #-40]
  419434:	ldp	x29, x30, [sp, #144]
  419438:	add	sp, sp, #0xa0
  41943c:	ret
  419440:	sub	sp, sp, #0x50
  419444:	stp	x29, x30, [sp, #64]
  419448:	add	x29, sp, #0x40
  41944c:	stur	x0, [x29, #-16]
  419450:	ldur	x8, [x29, #-16]
  419454:	cbnz	x8, 419464 <ferror@plt+0x16d34>
  419458:	mov	x8, xzr
  41945c:	stur	x8, [x29, #-8]
  419460:	b	419564 <ferror@plt+0x16e34>
  419464:	ldur	x8, [x29, #-16]
  419468:	ldrb	w9, [x8, #88]
  41946c:	mov	w10, #0x2                   	// #2
  419470:	lsr	w9, w9, w10
  419474:	and	w9, w9, #0x1
  419478:	tbnz	w9, #0, 419558 <ferror@plt+0x16e28>
  41947c:	ldur	x8, [x29, #-16]
  419480:	stur	x8, [x29, #-24]
  419484:	ldur	x8, [x29, #-16]
  419488:	ldr	x0, [x8]
  41948c:	bl	4122f0 <ferror@plt+0xfbc0>
  419490:	str	x0, [sp, #24]
  419494:	ldr	x8, [sp, #24]
  419498:	ldr	x8, [x8, #40]
  41949c:	cbnz	x8, 4194ac <ferror@plt+0x16d7c>
  4194a0:	mov	x8, xzr
  4194a4:	str	x8, [sp, #8]
  4194a8:	b	4194b8 <ferror@plt+0x16d88>
  4194ac:	ldr	x8, [sp, #24]
  4194b0:	ldr	x8, [x8, #40]
  4194b4:	str	x8, [sp, #8]
  4194b8:	ldr	x8, [sp, #8]
  4194bc:	str	x8, [sp, #32]
  4194c0:	ldr	x8, [sp, #32]
  4194c4:	cbz	x8, 419544 <ferror@plt+0x16e14>
  4194c8:	ldr	x0, [sp, #32]
  4194cc:	bl	412a3c <ferror@plt+0x1030c>
  4194d0:	str	x0, [sp, #16]
  4194d4:	ldr	x0, [sp, #16]
  4194d8:	ldur	x8, [x29, #-16]
  4194dc:	ldr	x1, [x8, #16]
  4194e0:	mov	w9, wzr
  4194e4:	mov	w2, w9
  4194e8:	bl	402550 <fnmatch@plt>
  4194ec:	cbz	w0, 4194f4 <ferror@plt+0x16dc4>
  4194f0:	b	419508 <ferror@plt+0x16dd8>
  4194f4:	ldr	x0, [sp, #32]
  4194f8:	bl	412a18 <ferror@plt+0x102e8>
  4194fc:	ldur	x8, [x29, #-24]
  419500:	str	x0, [x8, #48]
  419504:	b	419544 <ferror@plt+0x16e14>
  419508:	ldr	x8, [sp, #32]
  41950c:	ldr	x8, [x8]
  419510:	ldr	x9, [sp, #24]
  419514:	ldr	x9, [x9, #40]
  419518:	cmp	x8, x9
  41951c:	b.ne	41952c <ferror@plt+0x16dfc>  // b.any
  419520:	mov	x8, xzr
  419524:	str	x8, [sp]
  419528:	b	419538 <ferror@plt+0x16e08>
  41952c:	ldr	x8, [sp, #32]
  419530:	ldr	x8, [x8]
  419534:	str	x8, [sp]
  419538:	ldr	x8, [sp]
  41953c:	str	x8, [sp, #32]
  419540:	b	4194c0 <ferror@plt+0x16d90>
  419544:	ldur	x8, [x29, #-24]
  419548:	ldrb	w9, [x8, #88]
  41954c:	and	w9, w9, #0xfffffffb
  419550:	orr	w9, w9, #0x4
  419554:	strb	w9, [x8, #88]
  419558:	ldur	x8, [x29, #-16]
  41955c:	ldr	x8, [x8, #48]
  419560:	stur	x8, [x29, #-8]
  419564:	ldur	x0, [x29, #-8]
  419568:	ldp	x29, x30, [sp, #64]
  41956c:	add	sp, sp, #0x50
  419570:	ret
  419574:	sub	sp, sp, #0x50
  419578:	stp	x29, x30, [sp, #64]
  41957c:	add	x29, sp, #0x40
  419580:	stur	x0, [x29, #-16]
  419584:	stur	x1, [x29, #-24]
  419588:	ldur	x8, [x29, #-16]
  41958c:	cbnz	x8, 41959c <ferror@plt+0x16e6c>
  419590:	mov	x8, xzr
  419594:	str	x8, [sp, #8]
  419598:	b	4195a8 <ferror@plt+0x16e78>
  41959c:	ldur	x0, [x29, #-16]
  4195a0:	bl	4020e0 <strlen@plt>
  4195a4:	str	x0, [sp, #8]
  4195a8:	ldr	x8, [sp, #8]
  4195ac:	str	x8, [sp, #32]
  4195b0:	ldur	x8, [x29, #-24]
  4195b4:	cbnz	x8, 4195c4 <ferror@plt+0x16e94>
  4195b8:	mov	x8, xzr
  4195bc:	str	x8, [sp]
  4195c0:	b	4195d0 <ferror@plt+0x16ea0>
  4195c4:	ldur	x0, [x29, #-24]
  4195c8:	bl	4020e0 <strlen@plt>
  4195cc:	str	x0, [sp]
  4195d0:	ldr	x8, [sp]
  4195d4:	str	x8, [sp, #24]
  4195d8:	ldr	x8, [sp, #32]
  4195dc:	cbnz	x8, 4195f4 <ferror@plt+0x16ec4>
  4195e0:	ldr	x8, [sp, #24]
  4195e4:	cbnz	x8, 4195f4 <ferror@plt+0x16ec4>
  4195e8:	mov	x8, xzr
  4195ec:	stur	x8, [x29, #-8]
  4195f0:	b	419688 <ferror@plt+0x16f58>
  4195f4:	ldr	x8, [sp, #32]
  4195f8:	ldr	x9, [sp, #24]
  4195fc:	add	x8, x8, x9
  419600:	add	x0, x8, #0x2
  419604:	bl	402280 <malloc@plt>
  419608:	str	x0, [sp, #16]
  41960c:	ldur	x8, [x29, #-16]
  419610:	cbz	x8, 419644 <ferror@plt+0x16f14>
  419614:	ldr	x0, [sp, #16]
  419618:	ldur	x1, [x29, #-16]
  41961c:	ldr	x2, [sp, #32]
  419620:	bl	4020a0 <memcpy@plt>
  419624:	ldr	x8, [sp, #16]
  419628:	ldr	x9, [sp, #32]
  41962c:	add	x8, x8, x9
  419630:	mov	w10, #0x20                  	// #32
  419634:	strb	w10, [x8]
  419638:	ldr	x8, [sp, #32]
  41963c:	add	x8, x8, #0x1
  419640:	str	x8, [sp, #32]
  419644:	ldur	x8, [x29, #-24]
  419648:	cbz	x8, 419664 <ferror@plt+0x16f34>
  41964c:	ldr	x8, [sp, #16]
  419650:	ldr	x9, [sp, #32]
  419654:	add	x0, x8, x9
  419658:	ldur	x1, [x29, #-24]
  41965c:	ldr	x2, [sp, #24]
  419660:	bl	4020a0 <memcpy@plt>
  419664:	ldr	x8, [sp, #16]
  419668:	ldr	x9, [sp, #32]
  41966c:	ldr	x10, [sp, #24]
  419670:	add	x9, x9, x10
  419674:	add	x8, x8, x9
  419678:	mov	w11, #0x0                   	// #0
  41967c:	strb	w11, [x8]
  419680:	ldr	x8, [sp, #16]
  419684:	stur	x8, [x29, #-8]
  419688:	ldur	x0, [x29, #-8]
  41968c:	ldp	x29, x30, [sp, #64]
  419690:	add	sp, sp, #0x50
  419694:	ret
  419698:	sub	sp, sp, #0xa0
  41969c:	stp	x29, x30, [sp, #144]
  4196a0:	add	x29, sp, #0x90
  4196a4:	stur	x0, [x29, #-16]
  4196a8:	stur	x1, [x29, #-24]
  4196ac:	stur	x2, [x29, #-32]
  4196b0:	ldur	x0, [x29, #-16]
  4196b4:	bl	419440 <ferror@plt+0x16d10>
  4196b8:	stur	x0, [x29, #-40]
  4196bc:	ldur	x8, [x29, #-40]
  4196c0:	cbz	x8, 4196c8 <ferror@plt+0x16f98>
  4196c4:	b	4196e8 <ferror@plt+0x16fb8>
  4196c8:	adrp	x0, 420000 <ferror@plt+0x1d8d0>
  4196cc:	add	x0, x0, #0xaab
  4196d0:	adrp	x1, 425000 <ferror@plt+0x228d0>
  4196d4:	add	x1, x1, #0x181
  4196d8:	mov	w2, #0x3ea                 	// #1002
  4196dc:	adrp	x3, 425000 <ferror@plt+0x228d0>
  4196e0:	add	x3, x3, #0xb21
  4196e4:	bl	402670 <__assert_fail@plt>
  4196e8:	ldur	x8, [x29, #-24]
  4196ec:	cbnz	x8, 4196fc <ferror@plt+0x16fcc>
  4196f0:	adrp	x8, 425000 <ferror@plt+0x228d0>
  4196f4:	add	x8, x8, #0xbdb
  4196f8:	stur	x8, [x29, #-24]
  4196fc:	ldur	x0, [x29, #-24]
  419700:	bl	4020e0 <strlen@plt>
  419704:	str	x0, [sp, #64]
  419708:	ldur	x0, [x29, #-40]
  41970c:	bl	4020e0 <strlen@plt>
  419710:	str	x0, [sp, #72]
  419714:	mov	x8, #0xd                   	// #13
  419718:	str	x8, [sp, #56]
  41971c:	ldur	x0, [x29, #-40]
  419720:	ldr	x8, [sp, #72]
  419724:	add	x1, x8, #0x1
  419728:	bl	40f914 <ferror@plt+0xd1e4>
  41972c:	stur	x0, [x29, #-56]
  419730:	ldur	x8, [x29, #-56]
  419734:	cbnz	x8, 41974c <ferror@plt+0x1701c>
  419738:	mov	w8, #0xfffffff4            	// #-12
  41973c:	stur	w8, [x29, #-4]
  419740:	mov	w8, #0x1                   	// #1
  419744:	str	w8, [sp, #52]
  419748:	b	4198b8 <ferror@plt+0x17188>
  41974c:	ldur	x0, [x29, #-56]
  419750:	adrp	x1, 422000 <ferror@plt+0x1f8d0>
  419754:	add	x1, x1, #0x4d1
  419758:	bl	4025e0 <strstr@plt>
  41975c:	stur	x0, [x29, #-48]
  419760:	cbz	x0, 419860 <ferror@plt+0x17130>
  419764:	ldur	x8, [x29, #-48]
  419768:	ldur	x9, [x29, #-56]
  41976c:	subs	x8, x8, x9
  419770:	str	x8, [sp, #40]
  419774:	ldr	x8, [sp, #72]
  419778:	ldr	x9, [sp, #40]
  41977c:	subs	x8, x8, x9
  419780:	ldr	x9, [sp, #56]
  419784:	subs	x8, x8, x9
  419788:	str	x8, [sp, #32]
  41978c:	ldr	x8, [sp, #72]
  419790:	ldr	x9, [sp, #56]
  419794:	subs	x8, x8, x9
  419798:	ldr	x9, [sp, #64]
  41979c:	add	x8, x8, x9
  4197a0:	str	x8, [sp, #24]
  4197a4:	ldur	x8, [x29, #-48]
  4197a8:	ldr	x9, [sp, #56]
  4197ac:	add	x8, x8, x9
  4197b0:	str	x8, [sp, #16]
  4197b4:	ldr	x8, [sp, #24]
  4197b8:	add	x0, x8, #0x1
  4197bc:	bl	402280 <malloc@plt>
  4197c0:	str	x0, [sp, #8]
  4197c4:	ldr	x8, [sp, #8]
  4197c8:	cbnz	x8, 4197e0 <ferror@plt+0x170b0>
  4197cc:	mov	w8, #0xfffffff4            	// #-12
  4197d0:	stur	w8, [x29, #-4]
  4197d4:	mov	w8, #0x1                   	// #1
  4197d8:	str	w8, [sp, #52]
  4197dc:	b	4198b8 <ferror@plt+0x17188>
  4197e0:	ldr	x0, [sp, #8]
  4197e4:	ldur	x1, [x29, #-56]
  4197e8:	ldur	x8, [x29, #-48]
  4197ec:	ldur	x9, [x29, #-56]
  4197f0:	subs	x2, x8, x9
  4197f4:	bl	4020a0 <memcpy@plt>
  4197f8:	ldr	x8, [sp, #8]
  4197fc:	ldr	x9, [sp, #40]
  419800:	add	x0, x8, x9
  419804:	ldur	x1, [x29, #-24]
  419808:	ldr	x2, [sp, #64]
  41980c:	bl	4020a0 <memcpy@plt>
  419810:	ldr	x8, [sp, #8]
  419814:	ldr	x9, [sp, #40]
  419818:	add	x8, x8, x9
  41981c:	ldr	x9, [sp, #64]
  419820:	add	x0, x8, x9
  419824:	ldr	x1, [sp, #16]
  419828:	ldr	x2, [sp, #32]
  41982c:	bl	4020a0 <memcpy@plt>
  419830:	ldr	x8, [sp, #8]
  419834:	ldr	x9, [sp, #24]
  419838:	add	x8, x8, x9
  41983c:	mov	w10, #0x0                   	// #0
  419840:	strb	w10, [x8]
  419844:	ldur	x0, [x29, #-56]
  419848:	bl	4024e0 <free@plt>
  41984c:	ldr	x8, [sp, #8]
  419850:	stur	x8, [x29, #-56]
  419854:	ldr	x8, [sp, #24]
  419858:	str	x8, [sp, #72]
  41985c:	b	41974c <ferror@plt+0x1701c>
  419860:	ldur	x8, [x29, #-32]
  419864:	ldr	x8, [x8]
  419868:	cbz	x8, 419890 <ferror@plt+0x17160>
  41986c:	ldur	x8, [x29, #-32]
  419870:	ldr	x8, [x8]
  419874:	ldur	x0, [x29, #-16]
  419878:	ldur	x1, [x29, #-56]
  41987c:	ldur	x9, [x29, #-32]
  419880:	ldr	x2, [x9, #8]
  419884:	blr	x8
  419888:	stur	w0, [x29, #-60]
  41988c:	b	4198a8 <ferror@plt+0x17178>
  419890:	ldur	x0, [x29, #-16]
  419894:	ldur	x2, [x29, #-56]
  419898:	adrp	x1, 421000 <ferror@plt+0x1e8d0>
  41989c:	add	x1, x1, #0xa84
  4198a0:	bl	41c0c0 <ferror@plt+0x19990>
  4198a4:	stur	w0, [x29, #-60]
  4198a8:	ldur	w8, [x29, #-60]
  4198ac:	stur	w8, [x29, #-4]
  4198b0:	mov	w8, #0x1                   	// #1
  4198b4:	str	w8, [sp, #52]
  4198b8:	sub	x0, x29, #0x38
  4198bc:	bl	41c098 <ferror@plt+0x19968>
  4198c0:	ldur	w0, [x29, #-4]
  4198c4:	ldp	x29, x30, [sp, #144]
  4198c8:	add	sp, sp, #0xa0
  4198cc:	ret
  4198d0:	sub	sp, sp, #0x10
  4198d4:	str	x0, [sp, #8]
  4198d8:	str	x1, [sp]
  4198dc:	ldr	x8, [sp, #8]
  4198e0:	ldrb	w9, [x8, #88]
  4198e4:	and	w9, w9, #0xfffffffb
  4198e8:	orr	w9, w9, #0x4
  4198ec:	strb	w9, [x8, #88]
  4198f0:	ldr	x8, [sp]
  4198f4:	ldr	x10, [sp, #8]
  4198f8:	str	x8, [x10, #48]
  4198fc:	add	sp, sp, #0x10
  419900:	ret
  419904:	sub	sp, sp, #0x70
  419908:	stp	x29, x30, [sp, #96]
  41990c:	add	x29, sp, #0x60
  419910:	stur	x0, [x29, #-16]
  419914:	stur	x1, [x29, #-24]
  419918:	stur	x2, [x29, #-32]
  41991c:	ldur	x8, [x29, #-16]
  419920:	cbz	x8, 419934 <ferror@plt+0x17204>
  419924:	ldur	x8, [x29, #-24]
  419928:	cbz	x8, 419934 <ferror@plt+0x17204>
  41992c:	ldur	x8, [x29, #-32]
  419930:	cbnz	x8, 419940 <ferror@plt+0x17210>
  419934:	mov	w8, #0xfffffffe            	// #-2
  419938:	stur	w8, [x29, #-4]
  41993c:	b	419ab4 <ferror@plt+0x17384>
  419940:	ldur	x8, [x29, #-24]
  419944:	ldr	x8, [x8]
  419948:	cbnz	x8, 419950 <ferror@plt+0x17220>
  41994c:	b	419970 <ferror@plt+0x17240>
  419950:	adrp	x0, 425000 <ferror@plt+0x228d0>
  419954:	add	x0, x0, #0x5ae
  419958:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41995c:	add	x1, x1, #0x181
  419960:	mov	w2, #0x5fe                 	// #1534
  419964:	adrp	x3, 425000 <ferror@plt+0x228d0>
  419968:	add	x3, x3, #0x5bb
  41996c:	bl	402670 <__assert_fail@plt>
  419970:	ldur	x8, [x29, #-32]
  419974:	ldr	x8, [x8]
  419978:	cbnz	x8, 419980 <ferror@plt+0x17250>
  41997c:	b	4199a0 <ferror@plt+0x17270>
  419980:	adrp	x0, 425000 <ferror@plt+0x228d0>
  419984:	add	x0, x0, #0x61e
  419988:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41998c:	add	x1, x1, #0x181
  419990:	mov	w2, #0x5ff                 	// #1535
  419994:	adrp	x3, 425000 <ferror@plt+0x228d0>
  419998:	add	x3, x3, #0x5bb
  41999c:	bl	402670 <__assert_fail@plt>
  4199a0:	ldur	x8, [x29, #-16]
  4199a4:	ldr	x0, [x8]
  4199a8:	bl	4122f0 <ferror@plt+0xfbc0>
  4199ac:	str	x0, [sp, #48]
  4199b0:	ldr	x8, [sp, #48]
  4199b4:	ldr	x8, [x8, #48]
  4199b8:	cbnz	x8, 4199c8 <ferror@plt+0x17298>
  4199bc:	mov	x8, xzr
  4199c0:	str	x8, [sp, #16]
  4199c4:	b	4199d4 <ferror@plt+0x172a4>
  4199c8:	ldr	x8, [sp, #48]
  4199cc:	ldr	x8, [x8, #48]
  4199d0:	str	x8, [sp, #16]
  4199d4:	ldr	x8, [sp, #16]
  4199d8:	stur	x8, [x29, #-40]
  4199dc:	ldur	x8, [x29, #-40]
  4199e0:	cbz	x8, 419ab0 <ferror@plt+0x17380>
  4199e4:	ldur	x0, [x29, #-40]
  4199e8:	bl	412a60 <ferror@plt+0x10330>
  4199ec:	str	x0, [sp, #40]
  4199f0:	ldr	x0, [sp, #40]
  4199f4:	ldur	x8, [x29, #-16]
  4199f8:	ldr	x1, [x8, #16]
  4199fc:	mov	w9, wzr
  419a00:	mov	w2, w9
  419a04:	bl	402550 <fnmatch@plt>
  419a08:	cbz	w0, 419a10 <ferror@plt+0x172e0>
  419a0c:	b	419a74 <ferror@plt+0x17344>
  419a10:	ldur	x0, [x29, #-40]
  419a14:	add	x8, sp, #0x1c
  419a18:	mov	x1, x8
  419a1c:	str	x8, [sp, #8]
  419a20:	bl	412a84 <ferror@plt+0x10354>
  419a24:	str	x0, [sp, #32]
  419a28:	ldur	x8, [x29, #-16]
  419a2c:	ldr	x0, [x8]
  419a30:	ldr	x1, [sp, #32]
  419a34:	ldr	w2, [sp, #28]
  419a38:	bl	419ac4 <ferror@plt+0x17394>
  419a3c:	ldur	x8, [x29, #-24]
  419a40:	str	x0, [x8]
  419a44:	ldur	x0, [x29, #-40]
  419a48:	ldr	x1, [sp, #8]
  419a4c:	bl	412abc <ferror@plt+0x1038c>
  419a50:	str	x0, [sp, #32]
  419a54:	ldur	x8, [x29, #-16]
  419a58:	ldr	x0, [x8]
  419a5c:	ldr	x1, [sp, #32]
  419a60:	ldr	w2, [sp, #28]
  419a64:	bl	419ac4 <ferror@plt+0x17394>
  419a68:	ldur	x8, [x29, #-32]
  419a6c:	str	x0, [x8]
  419a70:	b	419ab0 <ferror@plt+0x17380>
  419a74:	ldur	x8, [x29, #-40]
  419a78:	ldr	x8, [x8]
  419a7c:	ldr	x9, [sp, #48]
  419a80:	ldr	x9, [x9, #48]
  419a84:	cmp	x8, x9
  419a88:	b.ne	419a98 <ferror@plt+0x17368>  // b.any
  419a8c:	mov	x8, xzr
  419a90:	str	x8, [sp]
  419a94:	b	419aa4 <ferror@plt+0x17374>
  419a98:	ldur	x8, [x29, #-40]
  419a9c:	ldr	x8, [x8]
  419aa0:	str	x8, [sp]
  419aa4:	ldr	x8, [sp]
  419aa8:	stur	x8, [x29, #-40]
  419aac:	b	4199dc <ferror@plt+0x172ac>
  419ab0:	stur	wzr, [x29, #-4]
  419ab4:	ldur	w0, [x29, #-4]
  419ab8:	ldp	x29, x30, [sp, #96]
  419abc:	add	sp, sp, #0x70
  419ac0:	ret
  419ac4:	sub	sp, sp, #0x50
  419ac8:	stp	x29, x30, [sp, #64]
  419acc:	add	x29, sp, #0x40
  419ad0:	mov	x8, xzr
  419ad4:	stur	x0, [x29, #-8]
  419ad8:	stur	x1, [x29, #-16]
  419adc:	stur	w2, [x29, #-20]
  419ae0:	str	x8, [sp, #32]
  419ae4:	str	wzr, [sp, #28]
  419ae8:	ldr	w8, [sp, #28]
  419aec:	ldur	w9, [x29, #-20]
  419af0:	cmp	w8, w9
  419af4:	b.cs	419bac <ferror@plt+0x1747c>  // b.hs, b.nlast
  419af8:	ldur	x8, [x29, #-16]
  419afc:	ldr	w9, [sp, #28]
  419b00:	mov	w10, w9
  419b04:	mov	x11, #0x8                   	// #8
  419b08:	mul	x10, x11, x10
  419b0c:	add	x8, x8, x10
  419b10:	ldr	x8, [x8]
  419b14:	str	x8, [sp, #16]
  419b18:	add	x2, sp, #0x8
  419b1c:	mov	x8, xzr
  419b20:	str	x8, [sp, #8]
  419b24:	ldur	x0, [x29, #-8]
  419b28:	ldr	x1, [sp, #16]
  419b2c:	bl	417e10 <ferror@plt+0x156e0>
  419b30:	str	w0, [sp, #4]
  419b34:	ldr	w9, [sp, #4]
  419b38:	cmp	w9, #0x0
  419b3c:	cset	w9, ge  // ge = tcont
  419b40:	tbnz	w9, #0, 419b84 <ferror@plt+0x17454>
  419b44:	ldur	x0, [x29, #-8]
  419b48:	bl	410dac <ferror@plt+0xe67c>
  419b4c:	cmp	w0, #0x3
  419b50:	b.lt	419b80 <ferror@plt+0x17450>  // b.tstop
  419b54:	ldur	x0, [x29, #-8]
  419b58:	ldr	x6, [sp, #16]
  419b5c:	mov	w1, #0x3                   	// #3
  419b60:	adrp	x2, 425000 <ferror@plt+0x228d0>
  419b64:	add	x2, x2, #0x181
  419b68:	mov	w3, #0x5db                 	// #1499
  419b6c:	adrp	x4, 425000 <ferror@plt+0x228d0>
  419b70:	add	x4, x4, #0xb89
  419b74:	adrp	x5, 425000 <ferror@plt+0x228d0>
  419b78:	add	x5, x5, #0xb98
  419b7c:	bl	410850 <ferror@plt+0xe120>
  419b80:	b	419b9c <ferror@plt+0x1746c>
  419b84:	ldr	x8, [sp, #8]
  419b88:	cbz	x8, 419b9c <ferror@plt+0x1746c>
  419b8c:	ldr	x0, [sp, #32]
  419b90:	ldr	x1, [sp, #8]
  419b94:	bl	412504 <ferror@plt+0xfdd4>
  419b98:	str	x0, [sp, #32]
  419b9c:	ldr	w8, [sp, #28]
  419ba0:	add	w8, w8, #0x1
  419ba4:	str	w8, [sp, #28]
  419ba8:	b	419ae8 <ferror@plt+0x173b8>
  419bac:	ldr	x0, [sp, #32]
  419bb0:	ldp	x29, x30, [sp, #64]
  419bb4:	add	sp, sp, #0x50
  419bb8:	ret
  419bbc:	sub	sp, sp, #0x50
  419bc0:	stp	x29, x30, [sp, #64]
  419bc4:	add	x29, sp, #0x40
  419bc8:	stur	x0, [x29, #-16]
  419bcc:	ldur	x8, [x29, #-16]
  419bd0:	cbnz	x8, 419be0 <ferror@plt+0x174b0>
  419bd4:	mov	x8, xzr
  419bd8:	stur	x8, [x29, #-8]
  419bdc:	b	419ce0 <ferror@plt+0x175b0>
  419be0:	ldur	x8, [x29, #-16]
  419be4:	ldrb	w9, [x8, #88]
  419be8:	mov	w10, #0x3                   	// #3
  419bec:	lsr	w9, w9, w10
  419bf0:	and	w9, w9, #0x1
  419bf4:	tbnz	w9, #0, 419cd4 <ferror@plt+0x175a4>
  419bf8:	ldur	x8, [x29, #-16]
  419bfc:	stur	x8, [x29, #-24]
  419c00:	ldur	x8, [x29, #-16]
  419c04:	ldr	x0, [x8]
  419c08:	bl	4122f0 <ferror@plt+0xfbc0>
  419c0c:	str	x0, [sp, #24]
  419c10:	ldr	x8, [sp, #24]
  419c14:	ldr	x8, [x8, #32]
  419c18:	cbnz	x8, 419c28 <ferror@plt+0x174f8>
  419c1c:	mov	x8, xzr
  419c20:	str	x8, [sp, #8]
  419c24:	b	419c34 <ferror@plt+0x17504>
  419c28:	ldr	x8, [sp, #24]
  419c2c:	ldr	x8, [x8, #32]
  419c30:	str	x8, [sp, #8]
  419c34:	ldr	x8, [sp, #8]
  419c38:	str	x8, [sp, #32]
  419c3c:	ldr	x8, [sp, #32]
  419c40:	cbz	x8, 419cc0 <ferror@plt+0x17590>
  419c44:	ldr	x0, [sp, #32]
  419c48:	bl	412a3c <ferror@plt+0x1030c>
  419c4c:	str	x0, [sp, #16]
  419c50:	ldr	x0, [sp, #16]
  419c54:	ldur	x8, [x29, #-16]
  419c58:	ldr	x1, [x8, #16]
  419c5c:	mov	w9, wzr
  419c60:	mov	w2, w9
  419c64:	bl	402550 <fnmatch@plt>
  419c68:	cbz	w0, 419c70 <ferror@plt+0x17540>
  419c6c:	b	419c84 <ferror@plt+0x17554>
  419c70:	ldr	x0, [sp, #32]
  419c74:	bl	412a18 <ferror@plt+0x102e8>
  419c78:	ldur	x8, [x29, #-24]
  419c7c:	str	x0, [x8, #56]
  419c80:	b	419cc0 <ferror@plt+0x17590>
  419c84:	ldr	x8, [sp, #32]
  419c88:	ldr	x8, [x8]
  419c8c:	ldr	x9, [sp, #24]
  419c90:	ldr	x9, [x9, #32]
  419c94:	cmp	x8, x9
  419c98:	b.ne	419ca8 <ferror@plt+0x17578>  // b.any
  419c9c:	mov	x8, xzr
  419ca0:	str	x8, [sp]
  419ca4:	b	419cb4 <ferror@plt+0x17584>
  419ca8:	ldr	x8, [sp, #32]
  419cac:	ldr	x8, [x8]
  419cb0:	str	x8, [sp]
  419cb4:	ldr	x8, [sp]
  419cb8:	str	x8, [sp, #32]
  419cbc:	b	419c3c <ferror@plt+0x1750c>
  419cc0:	ldur	x8, [x29, #-24]
  419cc4:	ldrb	w9, [x8, #88]
  419cc8:	and	w9, w9, #0xfffffff7
  419ccc:	orr	w9, w9, #0x8
  419cd0:	strb	w9, [x8, #88]
  419cd4:	ldur	x8, [x29, #-16]
  419cd8:	ldr	x8, [x8, #56]
  419cdc:	stur	x8, [x29, #-8]
  419ce0:	ldur	x0, [x29, #-8]
  419ce4:	ldp	x29, x30, [sp, #64]
  419ce8:	add	sp, sp, #0x50
  419cec:	ret
  419cf0:	sub	sp, sp, #0x10
  419cf4:	str	x0, [sp, #8]
  419cf8:	str	x1, [sp]
  419cfc:	ldr	x8, [sp, #8]
  419d00:	ldrb	w9, [x8, #88]
  419d04:	and	w9, w9, #0xfffffff7
  419d08:	orr	w9, w9, #0x8
  419d0c:	strb	w9, [x8, #88]
  419d10:	ldr	x8, [sp]
  419d14:	ldr	x10, [sp, #8]
  419d18:	str	x8, [x10, #56]
  419d1c:	add	sp, sp, #0x10
  419d20:	ret
  419d24:	stp	x29, x30, [sp, #-32]!
  419d28:	str	x28, [sp, #16]
  419d2c:	mov	x29, sp
  419d30:	sub	sp, sp, #0x1, lsl #12
  419d34:	sub	sp, sp, #0xb0
  419d38:	mov	x8, xzr
  419d3c:	adrp	x9, 425000 <ferror@plt+0x228d0>
  419d40:	add	x9, x9, #0x181
  419d44:	adrp	x10, 425000 <ferror@plt+0x228d0>
  419d48:	add	x10, x10, #0x63a
  419d4c:	stur	x0, [x29, #-16]
  419d50:	stur	x1, [x29, #-24]
  419d54:	stur	x8, [x29, #-32]
  419d58:	ldur	x8, [x29, #-16]
  419d5c:	str	x9, [sp, #72]
  419d60:	str	x10, [sp, #64]
  419d64:	cbz	x8, 419d70 <ferror@plt+0x17640>
  419d68:	ldur	x8, [x29, #-24]
  419d6c:	cbnz	x8, 419d7c <ferror@plt+0x1764c>
  419d70:	mov	w8, #0xfffffffe            	// #-2
  419d74:	stur	w8, [x29, #-4]
  419d78:	b	419fa8 <ferror@plt+0x17878>
  419d7c:	adrp	x0, 425000 <ferror@plt+0x228d0>
  419d80:	add	x0, x0, #0x62c
  419d84:	adrp	x1, 425000 <ferror@plt+0x228d0>
  419d88:	add	x1, x1, #0x955
  419d8c:	bl	402270 <fopen@plt>
  419d90:	stur	x0, [x29, #-40]
  419d94:	ldur	x8, [x29, #-40]
  419d98:	cbnz	x8, 419e0c <ferror@plt+0x176dc>
  419d9c:	bl	402680 <__errno_location@plt>
  419da0:	ldr	w8, [x0]
  419da4:	mov	w9, wzr
  419da8:	subs	w8, w9, w8
  419dac:	str	w8, [sp, #132]
  419db0:	ldur	x0, [x29, #-16]
  419db4:	bl	410dac <ferror@plt+0xe67c>
  419db8:	cmp	w0, #0x3
  419dbc:	b.lt	419e00 <ferror@plt+0x176d0>  // b.tstop
  419dc0:	ldur	x0, [x29, #-16]
  419dc4:	str	x0, [sp, #56]
  419dc8:	bl	402680 <__errno_location@plt>
  419dcc:	ldr	w0, [x0]
  419dd0:	bl	402370 <strerror@plt>
  419dd4:	ldr	x8, [sp, #56]
  419dd8:	str	x0, [sp, #48]
  419ddc:	mov	x0, x8
  419de0:	mov	w1, #0x3                   	// #3
  419de4:	ldr	x2, [sp, #72]
  419de8:	mov	w3, #0x679                 	// #1657
  419dec:	ldr	x4, [sp, #64]
  419df0:	adrp	x5, 425000 <ferror@plt+0x228d0>
  419df4:	add	x5, x5, #0x656
  419df8:	ldr	x6, [sp, #48]
  419dfc:	bl	410850 <ferror@plt+0xe120>
  419e00:	ldr	w8, [sp, #132]
  419e04:	stur	w8, [x29, #-4]
  419e08:	b	419fa8 <ferror@plt+0x17878>
  419e0c:	ldur	x2, [x29, #-40]
  419e10:	add	x0, sp, #0x88
  419e14:	mov	w1, #0x1000                	// #4096
  419e18:	bl	402700 <fgets@plt>
  419e1c:	cbz	x0, 419f90 <ferror@plt+0x17860>
  419e20:	add	x8, sp, #0x88
  419e24:	mov	x0, x8
  419e28:	str	x8, [sp, #40]
  419e2c:	bl	4020e0 <strlen@plt>
  419e30:	str	x0, [sp, #96]
  419e34:	ldr	x0, [sp, #40]
  419e38:	adrp	x1, 423000 <ferror@plt+0x208d0>
  419e3c:	add	x1, x1, #0x286
  419e40:	add	x2, sp, #0x58
  419e44:	bl	402260 <strtok_r@plt>
  419e48:	str	x0, [sp, #80]
  419e4c:	ldur	x0, [x29, #-16]
  419e50:	ldr	x1, [sp, #80]
  419e54:	add	x2, sp, #0x78
  419e58:	bl	41795c <ferror@plt+0x1522c>
  419e5c:	str	w0, [sp, #108]
  419e60:	ldr	w9, [sp, #108]
  419e64:	cmp	w9, #0x0
  419e68:	cset	w9, ge  // ge = tcont
  419e6c:	tbnz	w9, #0, 419ed8 <ferror@plt+0x177a8>
  419e70:	ldur	x0, [x29, #-16]
  419e74:	bl	410dac <ferror@plt+0xe67c>
  419e78:	cmp	w0, #0x3
  419e7c:	b.lt	419ed4 <ferror@plt+0x177a4>  // b.tstop
  419e80:	ldur	x0, [x29, #-16]
  419e84:	ldr	x6, [sp, #80]
  419e88:	ldr	w8, [sp, #108]
  419e8c:	mov	w9, wzr
  419e90:	subs	w8, w9, w8
  419e94:	str	x0, [sp, #32]
  419e98:	mov	w0, w8
  419e9c:	str	x6, [sp, #24]
  419ea0:	bl	402370 <strerror@plt>
  419ea4:	ldr	x10, [sp, #32]
  419ea8:	str	x0, [sp, #16]
  419eac:	mov	x0, x10
  419eb0:	mov	w1, #0x3                   	// #3
  419eb4:	ldr	x2, [sp, #72]
  419eb8:	mov	w3, #0x687                 	// #1671
  419ebc:	ldr	x4, [sp, #64]
  419ec0:	adrp	x5, 425000 <ferror@plt+0x228d0>
  419ec4:	add	x5, x5, #0x678
  419ec8:	ldr	x6, [sp, #24]
  419ecc:	ldr	x7, [sp, #16]
  419ed0:	bl	410850 <ferror@plt+0xe120>
  419ed4:	b	419f34 <ferror@plt+0x17804>
  419ed8:	ldur	x0, [x29, #-32]
  419edc:	ldr	x1, [sp, #120]
  419ee0:	bl	412308 <ferror@plt+0xfbd8>
  419ee4:	str	x0, [sp, #112]
  419ee8:	ldr	x8, [sp, #112]
  419eec:	cbz	x8, 419efc <ferror@plt+0x177cc>
  419ef0:	ldr	x8, [sp, #112]
  419ef4:	stur	x8, [x29, #-32]
  419ef8:	b	419f34 <ferror@plt+0x17804>
  419efc:	ldur	x0, [x29, #-16]
  419f00:	bl	410dac <ferror@plt+0xe67c>
  419f04:	cmp	w0, #0x3
  419f08:	b.lt	419f2c <ferror@plt+0x177fc>  // b.tstop
  419f0c:	ldur	x0, [x29, #-16]
  419f10:	mov	w1, #0x3                   	// #3
  419f14:	ldr	x2, [sp, #72]
  419f18:	mov	w3, #0x68f                 	// #1679
  419f1c:	ldr	x4, [sp, #64]
  419f20:	adrp	x5, 423000 <ferror@plt+0x208d0>
  419f24:	add	x5, x5, #0x5a6
  419f28:	bl	410850 <ferror@plt+0xe120>
  419f2c:	ldr	x0, [sp, #120]
  419f30:	bl	417d28 <ferror@plt+0x155f8>
  419f34:	ldr	x8, [sp, #96]
  419f38:	subs	x8, x8, #0x1
  419f3c:	add	x9, sp, #0x88
  419f40:	ldrb	w10, [x9, x8]
  419f44:	mov	w11, #0x0                   	// #0
  419f48:	cmp	w10, #0xa
  419f4c:	str	w11, [sp, #12]
  419f50:	b.eq	419f70 <ferror@plt+0x17840>  // b.none
  419f54:	ldur	x2, [x29, #-40]
  419f58:	add	x0, sp, #0x88
  419f5c:	mov	w1, #0x1000                	// #4096
  419f60:	bl	402700 <fgets@plt>
  419f64:	cmp	x0, #0x0
  419f68:	cset	w8, ne  // ne = any
  419f6c:	str	w8, [sp, #12]
  419f70:	ldr	w8, [sp, #12]
  419f74:	tbnz	w8, #0, 419f7c <ferror@plt+0x1784c>
  419f78:	b	419f8c <ferror@plt+0x1785c>
  419f7c:	add	x0, sp, #0x88
  419f80:	bl	4020e0 <strlen@plt>
  419f84:	str	x0, [sp, #96]
  419f88:	b	419f34 <ferror@plt+0x17804>
  419f8c:	b	419e0c <ferror@plt+0x176dc>
  419f90:	ldur	x0, [x29, #-40]
  419f94:	bl	402240 <fclose@plt>
  419f98:	ldur	x8, [x29, #-32]
  419f9c:	ldur	x9, [x29, #-24]
  419fa0:	str	x8, [x9]
  419fa4:	stur	wzr, [x29, #-4]
  419fa8:	ldur	w0, [x29, #-4]
  419fac:	add	sp, sp, #0x1, lsl #12
  419fb0:	add	sp, sp, #0xb0
  419fb4:	ldr	x28, [sp, #16]
  419fb8:	ldp	x29, x30, [sp], #32
  419fbc:	ret
  419fc0:	stp	x29, x30, [sp, #-32]!
  419fc4:	str	x28, [sp, #16]
  419fc8:	mov	x29, sp
  419fcc:	sub	sp, sp, #0x1, lsl #12
  419fd0:	sub	sp, sp, #0x110
  419fd4:	stur	x0, [x29, #-48]
  419fd8:	ldur	x8, [x29, #-48]
  419fdc:	cbnz	x8, 419fec <ferror@plt+0x178bc>
  419fe0:	mov	w8, #0xfffffffe            	// #-2
  419fe4:	stur	w8, [x29, #-36]
  419fe8:	b	41a26c <ferror@plt+0x17b3c>
  419fec:	ldur	x0, [x29, #-48]
  419ff0:	bl	4178e8 <ferror@plt+0x151b8>
  419ff4:	tbnz	w0, #0, 419ffc <ferror@plt+0x178cc>
  419ff8:	b	41a004 <ferror@plt+0x178d4>
  419ffc:	stur	wzr, [x29, #-36]
  41a000:	b	41a26c <ferror@plt+0x17b3c>
  41a004:	ldur	x8, [x29, #-48]
  41a008:	ldr	x3, [x8, #16]
  41a00c:	add	x8, sp, #0xe0
  41a010:	mov	x0, x8
  41a014:	mov	x1, #0x1000                	// #4096
  41a018:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a01c:	add	x2, x2, #0x6b3
  41a020:	str	x8, [sp, #40]
  41a024:	bl	402230 <snprintf@plt>
  41a028:	str	w0, [sp, #180]
  41a02c:	ldr	x0, [sp, #40]
  41a030:	mov	w1, #0x80000               	// #524288
  41a034:	bl	402290 <open@plt>
  41a038:	str	w0, [sp, #188]
  41a03c:	ldr	w9, [sp, #188]
  41a040:	cmp	w9, #0x0
  41a044:	cset	w9, ge  // ge = tcont
  41a048:	tbnz	w9, #0, 41a118 <ferror@plt+0x179e8>
  41a04c:	bl	402680 <__errno_location@plt>
  41a050:	ldr	w8, [x0]
  41a054:	mov	w9, wzr
  41a058:	subs	w8, w9, w8
  41a05c:	str	w8, [sp, #184]
  41a060:	ldur	x10, [x29, #-48]
  41a064:	ldr	x10, [x10]
  41a068:	ldr	w8, [sp, #184]
  41a06c:	subs	w0, w9, w8
  41a070:	str	x10, [sp, #32]
  41a074:	bl	402370 <strerror@plt>
  41a078:	ldr	x10, [sp, #32]
  41a07c:	stur	x10, [x29, #-24]
  41a080:	adrp	x11, 425000 <ferror@plt+0x228d0>
  41a084:	add	x11, x11, #0x6cc
  41a088:	stur	x11, [x29, #-32]
  41a08c:	ldr	w8, [sp, #180]
  41a090:	cmp	w8, #0xa
  41a094:	b.le	41a0dc <ferror@plt+0x179ac>
  41a098:	ldrsw	x8, [sp, #180]
  41a09c:	subs	x8, x8, #0xa
  41a0a0:	add	x9, sp, #0xe0
  41a0a4:	add	x8, x9, x8
  41a0a8:	mov	w10, #0x0                   	// #0
  41a0ac:	strb	w10, [x8]
  41a0b0:	mov	x0, x9
  41a0b4:	add	x1, sp, #0x30
  41a0b8:	bl	420640 <ferror@plt+0x1df10>
  41a0bc:	cbnz	w0, 41a0dc <ferror@plt+0x179ac>
  41a0c0:	ldr	w8, [sp, #64]
  41a0c4:	and	w8, w8, #0xf000
  41a0c8:	cmp	w8, #0x4, lsl #12
  41a0cc:	b.ne	41a0dc <ferror@plt+0x179ac>  // b.any
  41a0d0:	mov	w8, #0x2                   	// #2
  41a0d4:	stur	w8, [x29, #-36]
  41a0d8:	b	41a26c <ferror@plt+0x17b3c>
  41a0dc:	ldur	x8, [x29, #-48]
  41a0e0:	ldr	x8, [x8]
  41a0e4:	ldr	w9, [sp, #184]
  41a0e8:	mov	w10, wzr
  41a0ec:	subs	w0, w10, w9
  41a0f0:	str	x8, [sp, #24]
  41a0f4:	bl	402370 <strerror@plt>
  41a0f8:	ldr	x8, [sp, #24]
  41a0fc:	stur	x8, [x29, #-8]
  41a100:	adrp	x11, 425000 <ferror@plt+0x228d0>
  41a104:	add	x11, x11, #0x6cc
  41a108:	stur	x11, [x29, #-16]
  41a10c:	ldr	w9, [sp, #184]
  41a110:	stur	w9, [x29, #-36]
  41a114:	b	41a26c <ferror@plt+0x17b3c>
  41a118:	ldr	w0, [sp, #188]
  41a11c:	add	x1, sp, #0xc0
  41a120:	mov	x2, #0x20                  	// #32
  41a124:	bl	40fe84 <ferror@plt+0xd754>
  41a128:	str	w0, [sp, #184]
  41a12c:	ldr	w0, [sp, #188]
  41a130:	bl	402380 <close@plt>
  41a134:	ldr	w8, [sp, #184]
  41a138:	cmp	w8, #0x0
  41a13c:	cset	w8, ge  // ge = tcont
  41a140:	tbnz	w8, #0, 41a1bc <ferror@plt+0x17a8c>
  41a144:	ldur	x8, [x29, #-48]
  41a148:	ldr	x0, [x8]
  41a14c:	bl	410dac <ferror@plt+0xe67c>
  41a150:	cmp	w0, #0x3
  41a154:	b.lt	41a1b0 <ferror@plt+0x17a80>  // b.tstop
  41a158:	ldur	x8, [x29, #-48]
  41a15c:	ldr	x0, [x8]
  41a160:	ldr	w9, [sp, #184]
  41a164:	mov	w10, wzr
  41a168:	subs	w9, w10, w9
  41a16c:	str	x0, [sp, #16]
  41a170:	mov	w0, w9
  41a174:	bl	402370 <strerror@plt>
  41a178:	ldr	x8, [sp, #16]
  41a17c:	str	x0, [sp, #8]
  41a180:	mov	x0, x8
  41a184:	mov	w1, #0x3                   	// #3
  41a188:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a18c:	add	x2, x2, #0x181
  41a190:	mov	w3, #0x6e8                 	// #1768
  41a194:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41a198:	add	x4, x4, #0x6e5
  41a19c:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a1a0:	add	x5, x5, #0x6ff
  41a1a4:	add	x6, sp, #0xe0
  41a1a8:	ldr	x7, [sp, #8]
  41a1ac:	bl	410850 <ferror@plt+0xe120>
  41a1b0:	ldr	w8, [sp, #184]
  41a1b4:	stur	w8, [x29, #-36]
  41a1b8:	b	41a26c <ferror@plt+0x17b3c>
  41a1bc:	add	x0, sp, #0xc0
  41a1c0:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41a1c4:	add	x1, x1, #0x71d
  41a1c8:	bl	402470 <strcmp@plt>
  41a1cc:	cbnz	w0, 41a1dc <ferror@plt+0x17aac>
  41a1d0:	mov	w8, #0x1                   	// #1
  41a1d4:	stur	w8, [x29, #-36]
  41a1d8:	b	41a26c <ferror@plt+0x17b3c>
  41a1dc:	add	x0, sp, #0xc0
  41a1e0:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41a1e4:	add	x1, x1, #0x723
  41a1e8:	bl	402470 <strcmp@plt>
  41a1ec:	cbnz	w0, 41a1fc <ferror@plt+0x17acc>
  41a1f0:	mov	w8, #0x2                   	// #2
  41a1f4:	stur	w8, [x29, #-36]
  41a1f8:	b	41a26c <ferror@plt+0x17b3c>
  41a1fc:	add	x0, sp, #0xc0
  41a200:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41a204:	add	x1, x1, #0x72b
  41a208:	bl	402470 <strcmp@plt>
  41a20c:	cbnz	w0, 41a21c <ferror@plt+0x17aec>
  41a210:	mov	w8, #0x3                   	// #3
  41a214:	stur	w8, [x29, #-36]
  41a218:	b	41a26c <ferror@plt+0x17b3c>
  41a21c:	ldur	x8, [x29, #-48]
  41a220:	ldr	x0, [x8]
  41a224:	bl	410dac <ferror@plt+0xe67c>
  41a228:	cmp	w0, #0x3
  41a22c:	b.lt	41a264 <ferror@plt+0x17b34>  // b.tstop
  41a230:	ldur	x8, [x29, #-48]
  41a234:	ldr	x0, [x8]
  41a238:	mov	w1, #0x3                   	// #3
  41a23c:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a240:	add	x2, x2, #0x181
  41a244:	mov	w3, #0x6f3                 	// #1779
  41a248:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41a24c:	add	x4, x4, #0x6e5
  41a250:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a254:	add	x5, x5, #0x732
  41a258:	add	x6, sp, #0xe0
  41a25c:	add	x7, sp, #0xc0
  41a260:	bl	410850 <ferror@plt+0xe120>
  41a264:	mov	w8, #0xffffffea            	// #-22
  41a268:	stur	w8, [x29, #-36]
  41a26c:	ldur	w0, [x29, #-36]
  41a270:	add	sp, sp, #0x1, lsl #12
  41a274:	add	sp, sp, #0x110
  41a278:	ldr	x28, [sp, #16]
  41a27c:	ldp	x29, x30, [sp], #32
  41a280:	ret
  41a284:	stp	x29, x30, [sp, #-32]!
  41a288:	str	x28, [sp, #16]
  41a28c:	mov	x29, sp
  41a290:	sub	sp, sp, #0x1, lsl #12
  41a294:	sub	sp, sp, #0xa0
  41a298:	mov	x8, #0xfffffffffffffffe    	// #-2
  41a29c:	adrp	x9, 425000 <ferror@plt+0x228d0>
  41a2a0:	add	x9, x9, #0x181
  41a2a4:	adrp	x10, 425000 <ferror@plt+0x228d0>
  41a2a8:	add	x10, x10, #0x75c
  41a2ac:	stur	x0, [x29, #-16]
  41a2b0:	str	wzr, [sp, #132]
  41a2b4:	str	x8, [sp, #120]
  41a2b8:	ldur	x8, [x29, #-16]
  41a2bc:	str	x9, [sp, #56]
  41a2c0:	str	x10, [sp, #48]
  41a2c4:	cbnz	x8, 41a2d4 <ferror@plt+0x17ba4>
  41a2c8:	mov	x8, #0xfffffffffffffffe    	// #-2
  41a2cc:	stur	x8, [x29, #-8]
  41a2d0:	b	41a628 <ferror@plt+0x17ef8>
  41a2d4:	ldur	x8, [x29, #-16]
  41a2d8:	ldr	x3, [x8, #16]
  41a2dc:	add	x8, sp, #0x88
  41a2e0:	mov	x0, x8
  41a2e4:	mov	x1, #0x1000                	// #4096
  41a2e8:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a2ec:	add	x2, x2, #0x744
  41a2f0:	str	x8, [sp, #40]
  41a2f4:	bl	402230 <snprintf@plt>
  41a2f8:	ldr	x8, [sp, #40]
  41a2fc:	mov	x0, x8
  41a300:	mov	w1, #0x80000               	// #524288
  41a304:	bl	402290 <open@plt>
  41a308:	str	w0, [sp, #116]
  41a30c:	ldr	w9, [sp, #116]
  41a310:	cmp	w9, #0x0
  41a314:	cset	w9, ge  // ge = tcont
  41a318:	tbnz	w9, #0, 41a33c <ferror@plt+0x17c0c>
  41a31c:	bl	402680 <__errno_location@plt>
  41a320:	ldr	w8, [x0]
  41a324:	mov	w9, wzr
  41a328:	subs	w8, w9, w8
  41a32c:	mov	w0, w8
  41a330:	sxtw	x10, w0
  41a334:	stur	x10, [x29, #-8]
  41a338:	b	41a628 <ferror@plt+0x17ef8>
  41a33c:	ldr	w0, [sp, #116]
  41a340:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41a344:	add	x1, x1, #0x753
  41a348:	mov	w2, #0x80000               	// #524288
  41a34c:	bl	402650 <openat@plt>
  41a350:	str	w0, [sp, #112]
  41a354:	ldr	w8, [sp, #112]
  41a358:	cmp	w8, #0x0
  41a35c:	cset	w8, lt  // lt = tstop
  41a360:	tbnz	w8, #0, 41a3c8 <ferror@plt+0x17c98>
  41a364:	ldr	w0, [sp, #112]
  41a368:	add	x1, sp, #0x78
  41a36c:	mov	w2, #0xa                   	// #10
  41a370:	bl	410074 <ferror@plt+0xd944>
  41a374:	cmp	w0, #0x0
  41a378:	cset	w8, ge  // ge = tcont
  41a37c:	tbnz	w8, #0, 41a3bc <ferror@plt+0x17c8c>
  41a380:	ldur	x8, [x29, #-16]
  41a384:	ldr	x0, [x8]
  41a388:	bl	410dac <ferror@plt+0xe67c>
  41a38c:	cmp	w0, #0x3
  41a390:	b.lt	41a3bc <ferror@plt+0x17c8c>  // b.tstop
  41a394:	ldur	x8, [x29, #-16]
  41a398:	ldr	x0, [x8]
  41a39c:	mov	w1, #0x3                   	// #3
  41a3a0:	ldr	x2, [sp, #56]
  41a3a4:	mov	w3, #0x71a                 	// #1818
  41a3a8:	ldr	x4, [sp, #48]
  41a3ac:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a3b0:	add	x5, x5, #0x771
  41a3b4:	add	x6, sp, #0x88
  41a3b8:	bl	410850 <ferror@plt+0xe120>
  41a3bc:	ldr	w0, [sp, #112]
  41a3c0:	bl	402380 <close@plt>
  41a3c4:	b	41a618 <ferror@plt+0x17ee8>
  41a3c8:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41a3cc:	add	x0, x0, #0x62c
  41a3d0:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41a3d4:	add	x1, x1, #0x955
  41a3d8:	bl	402270 <fopen@plt>
  41a3dc:	stur	x0, [x29, #-24]
  41a3e0:	ldur	x8, [x29, #-24]
  41a3e4:	cbnz	x8, 41a468 <ferror@plt+0x17d38>
  41a3e8:	bl	402680 <__errno_location@plt>
  41a3ec:	ldr	w8, [x0]
  41a3f0:	mov	w9, wzr
  41a3f4:	subs	w8, w9, w8
  41a3f8:	str	w8, [sp, #108]
  41a3fc:	ldur	x8, [x29, #-16]
  41a400:	ldr	x0, [x8]
  41a404:	bl	410dac <ferror@plt+0xe67c>
  41a408:	cmp	w0, #0x3
  41a40c:	b.lt	41a454 <ferror@plt+0x17d24>  // b.tstop
  41a410:	ldur	x8, [x29, #-16]
  41a414:	ldr	x0, [x8]
  41a418:	str	x0, [sp, #32]
  41a41c:	bl	402680 <__errno_location@plt>
  41a420:	ldr	w0, [x0]
  41a424:	bl	402370 <strerror@plt>
  41a428:	ldr	x8, [sp, #32]
  41a42c:	str	x0, [sp, #24]
  41a430:	mov	x0, x8
  41a434:	mov	w1, #0x3                   	// #3
  41a438:	ldr	x2, [sp, #56]
  41a43c:	mov	w3, #0x724                 	// #1828
  41a440:	ldr	x4, [sp, #48]
  41a444:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a448:	add	x5, x5, #0x656
  41a44c:	ldr	x6, [sp, #24]
  41a450:	bl	410850 <ferror@plt+0xe120>
  41a454:	ldr	w0, [sp, #116]
  41a458:	bl	402380 <close@plt>
  41a45c:	ldrsw	x8, [sp, #108]
  41a460:	stur	x8, [x29, #-8]
  41a464:	b	41a628 <ferror@plt+0x17ef8>
  41a468:	ldur	x2, [x29, #-24]
  41a46c:	add	x0, sp, #0x88
  41a470:	mov	w1, #0x1000                	// #4096
  41a474:	bl	402700 <fgets@plt>
  41a478:	cbz	x0, 41a610 <ferror@plt+0x17ee0>
  41a47c:	add	x8, sp, #0x88
  41a480:	mov	x0, x8
  41a484:	str	x8, [sp, #16]
  41a488:	bl	4020e0 <strlen@plt>
  41a48c:	str	x0, [sp, #96]
  41a490:	ldr	x0, [sp, #16]
  41a494:	adrp	x1, 423000 <ferror@plt+0x208d0>
  41a498:	add	x1, x1, #0x286
  41a49c:	add	x2, sp, #0x58
  41a4a0:	bl	402260 <strtok_r@plt>
  41a4a4:	str	x0, [sp, #72]
  41a4a8:	ldr	w9, [sp, #132]
  41a4ac:	add	w9, w9, #0x1
  41a4b0:	str	w9, [sp, #132]
  41a4b4:	ldr	x8, [sp, #72]
  41a4b8:	cbz	x8, 41a4d0 <ferror@plt+0x17da0>
  41a4bc:	ldr	x0, [sp, #72]
  41a4c0:	ldur	x8, [x29, #-16]
  41a4c4:	ldr	x1, [x8, #16]
  41a4c8:	bl	402470 <strcmp@plt>
  41a4cc:	cbz	w0, 41a4d4 <ferror@plt+0x17da4>
  41a4d0:	b	41a5b4 <ferror@plt+0x17e84>
  41a4d4:	mov	x8, xzr
  41a4d8:	mov	x0, x8
  41a4dc:	adrp	x1, 423000 <ferror@plt+0x208d0>
  41a4e0:	add	x1, x1, #0x286
  41a4e4:	add	x2, sp, #0x58
  41a4e8:	bl	402260 <strtok_r@plt>
  41a4ec:	str	x0, [sp, #72]
  41a4f0:	ldr	x8, [sp, #72]
  41a4f4:	cbnz	x8, 41a538 <ferror@plt+0x17e08>
  41a4f8:	ldur	x8, [x29, #-16]
  41a4fc:	ldr	x0, [x8]
  41a500:	bl	410dac <ferror@plt+0xe67c>
  41a504:	cmp	w0, #0x3
  41a508:	b.lt	41a534 <ferror@plt+0x17e04>  // b.tstop
  41a50c:	ldur	x8, [x29, #-16]
  41a510:	ldr	x0, [x8]
  41a514:	ldr	w6, [sp, #132]
  41a518:	mov	w1, #0x3                   	// #3
  41a51c:	ldr	x2, [sp, #56]
  41a520:	mov	w3, #0x735                 	// #1845
  41a524:	ldr	x4, [sp, #48]
  41a528:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a52c:	add	x5, x5, #0x792
  41a530:	bl	410850 <ferror@plt+0xe120>
  41a534:	b	41a610 <ferror@plt+0x17ee0>
  41a538:	ldr	x0, [sp, #72]
  41a53c:	add	x1, sp, #0x50
  41a540:	mov	w2, #0xa                   	// #10
  41a544:	bl	4024b0 <strtol@plt>
  41a548:	str	x0, [sp, #64]
  41a54c:	ldr	x8, [sp, #80]
  41a550:	ldr	x9, [sp, #72]
  41a554:	cmp	x8, x9
  41a558:	b.eq	41a568 <ferror@plt+0x17e38>  // b.none
  41a55c:	ldr	x8, [sp, #80]
  41a560:	ldrb	w9, [x8]
  41a564:	cbz	w9, 41a5a8 <ferror@plt+0x17e78>
  41a568:	ldur	x8, [x29, #-16]
  41a56c:	ldr	x0, [x8]
  41a570:	bl	410dac <ferror@plt+0xe67c>
  41a574:	cmp	w0, #0x3
  41a578:	b.lt	41a5a4 <ferror@plt+0x17e74>  // b.tstop
  41a57c:	ldur	x8, [x29, #-16]
  41a580:	ldr	x0, [x8]
  41a584:	ldr	w6, [sp, #132]
  41a588:	mov	w1, #0x3                   	// #3
  41a58c:	ldr	x2, [sp, #56]
  41a590:	mov	w3, #0x73c                 	// #1852
  41a594:	ldr	x4, [sp, #48]
  41a598:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a59c:	add	x5, x5, #0x792
  41a5a0:	bl	410850 <ferror@plt+0xe120>
  41a5a4:	b	41a610 <ferror@plt+0x17ee0>
  41a5a8:	ldr	x8, [sp, #64]
  41a5ac:	str	x8, [sp, #120]
  41a5b0:	b	41a610 <ferror@plt+0x17ee0>
  41a5b4:	ldr	x8, [sp, #96]
  41a5b8:	subs	x8, x8, #0x1
  41a5bc:	add	x9, sp, #0x88
  41a5c0:	ldrb	w10, [x9, x8]
  41a5c4:	mov	w11, #0x0                   	// #0
  41a5c8:	cmp	w10, #0xa
  41a5cc:	str	w11, [sp, #12]
  41a5d0:	b.eq	41a5f0 <ferror@plt+0x17ec0>  // b.none
  41a5d4:	ldur	x2, [x29, #-24]
  41a5d8:	add	x0, sp, #0x88
  41a5dc:	mov	w1, #0x1000                	// #4096
  41a5e0:	bl	402700 <fgets@plt>
  41a5e4:	cmp	x0, #0x0
  41a5e8:	cset	w8, ne  // ne = any
  41a5ec:	str	w8, [sp, #12]
  41a5f0:	ldr	w8, [sp, #12]
  41a5f4:	tbnz	w8, #0, 41a5fc <ferror@plt+0x17ecc>
  41a5f8:	b	41a60c <ferror@plt+0x17edc>
  41a5fc:	add	x0, sp, #0x88
  41a600:	bl	4020e0 <strlen@plt>
  41a604:	str	x0, [sp, #96]
  41a608:	b	41a5b4 <ferror@plt+0x17e84>
  41a60c:	b	41a468 <ferror@plt+0x17d38>
  41a610:	ldur	x0, [x29, #-24]
  41a614:	bl	402240 <fclose@plt>
  41a618:	ldr	w0, [sp, #116]
  41a61c:	bl	402380 <close@plt>
  41a620:	ldr	x8, [sp, #120]
  41a624:	stur	x8, [x29, #-8]
  41a628:	ldur	x0, [x29, #-8]
  41a62c:	add	sp, sp, #0x1, lsl #12
  41a630:	add	sp, sp, #0xa0
  41a634:	ldr	x28, [sp, #16]
  41a638:	ldp	x29, x30, [sp], #32
  41a63c:	ret
  41a640:	stp	x29, x30, [sp, #-32]!
  41a644:	str	x28, [sp, #16]
  41a648:	mov	x29, sp
  41a64c:	sub	sp, sp, #0x1, lsl #12
  41a650:	sub	sp, sp, #0x50
  41a654:	stur	x0, [x29, #-32]
  41a658:	ldur	x8, [x29, #-32]
  41a65c:	cbnz	x8, 41a66c <ferror@plt+0x17f3c>
  41a660:	mov	w8, #0xfffffffe            	// #-2
  41a664:	stur	w8, [x29, #-20]
  41a668:	b	41a7ac <ferror@plt+0x1807c>
  41a66c:	ldur	x8, [x29, #-32]
  41a670:	ldr	x3, [x8, #16]
  41a674:	add	x8, sp, #0x30
  41a678:	mov	x0, x8
  41a67c:	mov	x1, #0x1000                	// #4096
  41a680:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a684:	add	x2, x2, #0x7bb
  41a688:	str	x8, [sp, #24]
  41a68c:	bl	402230 <snprintf@plt>
  41a690:	ldr	x8, [sp, #24]
  41a694:	mov	x0, x8
  41a698:	mov	w1, #0x80000               	// #524288
  41a69c:	bl	402290 <open@plt>
  41a6a0:	str	w0, [sp, #36]
  41a6a4:	ldr	w9, [sp, #36]
  41a6a8:	cmp	w9, #0x0
  41a6ac:	cset	w9, ge  // ge = tcont
  41a6b0:	tbnz	w9, #0, 41a700 <ferror@plt+0x17fd0>
  41a6b4:	bl	402680 <__errno_location@plt>
  41a6b8:	ldr	w8, [x0]
  41a6bc:	mov	w9, wzr
  41a6c0:	subs	w8, w9, w8
  41a6c4:	str	w8, [sp, #32]
  41a6c8:	ldur	x10, [x29, #-32]
  41a6cc:	ldr	x10, [x10]
  41a6d0:	str	x10, [sp, #16]
  41a6d4:	bl	402680 <__errno_location@plt>
  41a6d8:	ldr	w0, [x0]
  41a6dc:	bl	402370 <strerror@plt>
  41a6e0:	ldr	x10, [sp, #16]
  41a6e4:	stur	x10, [x29, #-8]
  41a6e8:	adrp	x11, 425000 <ferror@plt+0x228d0>
  41a6ec:	add	x11, x11, #0x6cc
  41a6f0:	stur	x11, [x29, #-16]
  41a6f4:	ldr	w8, [sp, #32]
  41a6f8:	stur	w8, [x29, #-20]
  41a6fc:	b	41a7ac <ferror@plt+0x1807c>
  41a700:	ldr	w0, [sp, #36]
  41a704:	add	x1, sp, #0x28
  41a708:	mov	w2, #0xa                   	// #10
  41a70c:	bl	410074 <ferror@plt+0xd944>
  41a710:	str	w0, [sp, #32]
  41a714:	ldr	w0, [sp, #36]
  41a718:	bl	402380 <close@plt>
  41a71c:	ldr	w8, [sp, #32]
  41a720:	cmp	w8, #0x0
  41a724:	cset	w8, ge  // ge = tcont
  41a728:	tbnz	w8, #0, 41a7a4 <ferror@plt+0x18074>
  41a72c:	ldur	x8, [x29, #-32]
  41a730:	ldr	x0, [x8]
  41a734:	bl	410dac <ferror@plt+0xe67c>
  41a738:	cmp	w0, #0x3
  41a73c:	b.lt	41a798 <ferror@plt+0x18068>  // b.tstop
  41a740:	ldur	x8, [x29, #-32]
  41a744:	ldr	x0, [x8]
  41a748:	ldr	w9, [sp, #32]
  41a74c:	mov	w10, wzr
  41a750:	subs	w9, w10, w9
  41a754:	str	x0, [sp, #8]
  41a758:	mov	w0, w9
  41a75c:	bl	402370 <strerror@plt>
  41a760:	ldr	x8, [sp, #8]
  41a764:	str	x0, [sp]
  41a768:	mov	x0, x8
  41a76c:	mov	w1, #0x3                   	// #3
  41a770:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a774:	add	x2, x2, #0x181
  41a778:	mov	w3, #0x76c                 	// #1900
  41a77c:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41a780:	add	x4, x4, #0x7d1
  41a784:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a788:	add	x5, x5, #0x7e8
  41a78c:	add	x6, sp, #0x30
  41a790:	ldr	x7, [sp]
  41a794:	bl	410850 <ferror@plt+0xe120>
  41a798:	ldr	w8, [sp, #32]
  41a79c:	stur	w8, [x29, #-20]
  41a7a0:	b	41a7ac <ferror@plt+0x1807c>
  41a7a4:	ldr	x8, [sp, #40]
  41a7a8:	stur	w8, [x29, #-20]
  41a7ac:	ldur	w0, [x29, #-20]
  41a7b0:	add	sp, sp, #0x1, lsl #12
  41a7b4:	add	sp, sp, #0x50
  41a7b8:	ldr	x28, [sp, #16]
  41a7bc:	ldp	x29, x30, [sp], #32
  41a7c0:	ret
  41a7c4:	stp	x29, x30, [sp, #-32]!
  41a7c8:	str	x28, [sp, #16]
  41a7cc:	mov	x29, sp
  41a7d0:	sub	sp, sp, #0x1, lsl #12
  41a7d4:	sub	sp, sp, #0x90
  41a7d8:	sub	x8, x29, #0x10
  41a7dc:	mov	x9, xzr
  41a7e0:	adrp	x10, 425000 <ferror@plt+0x228d0>
  41a7e4:	add	x10, x10, #0x181
  41a7e8:	adrp	x11, 425000 <ferror@plt+0x228d0>
  41a7ec:	add	x11, x11, #0x827
  41a7f0:	str	x0, [x8]
  41a7f4:	str	x9, [sp, #120]
  41a7f8:	ldr	x9, [x8]
  41a7fc:	str	x8, [sp, #72]
  41a800:	str	x10, [sp, #64]
  41a804:	str	x11, [sp, #56]
  41a808:	cbz	x9, 41a81c <ferror@plt+0x180ec>
  41a80c:	ldr	x8, [sp, #72]
  41a810:	ldr	x9, [x8]
  41a814:	ldr	x9, [x9]
  41a818:	cbnz	x9, 41a82c <ferror@plt+0x180fc>
  41a81c:	mov	x8, xzr
  41a820:	ldr	x9, [sp, #72]
  41a824:	str	x8, [x9, #8]
  41a828:	b	41aa94 <ferror@plt+0x18364>
  41a82c:	ldr	x8, [sp, #72]
  41a830:	ldr	x9, [x8]
  41a834:	ldr	x3, [x9, #16]
  41a838:	add	x9, sp, #0x80
  41a83c:	mov	x0, x9
  41a840:	mov	x1, #0x1000                	// #4096
  41a844:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41a848:	add	x2, x2, #0x810
  41a84c:	str	x9, [sp, #48]
  41a850:	bl	402230 <snprintf@plt>
  41a854:	ldr	x8, [sp, #48]
  41a858:	mov	x0, x8
  41a85c:	bl	4021b0 <opendir@plt>
  41a860:	str	x0, [sp, #104]
  41a864:	ldr	x8, [sp, #104]
  41a868:	cbnz	x8, 41a8e0 <ferror@plt+0x181b0>
  41a86c:	ldr	x8, [sp, #72]
  41a870:	ldr	x9, [x8]
  41a874:	ldr	x0, [x9]
  41a878:	bl	410dac <ferror@plt+0xe67c>
  41a87c:	cmp	w0, #0x3
  41a880:	b.lt	41a8d0 <ferror@plt+0x181a0>  // b.tstop
  41a884:	ldr	x8, [sp, #72]
  41a888:	ldr	x9, [x8]
  41a88c:	ldr	x0, [x9]
  41a890:	str	x0, [sp, #40]
  41a894:	bl	402680 <__errno_location@plt>
  41a898:	ldr	w0, [x0]
  41a89c:	bl	402370 <strerror@plt>
  41a8a0:	ldr	x8, [sp, #40]
  41a8a4:	str	x0, [sp, #32]
  41a8a8:	mov	x0, x8
  41a8ac:	mov	w1, #0x3                   	// #3
  41a8b0:	ldr	x2, [sp, #64]
  41a8b4:	mov	w3, #0x78b                 	// #1931
  41a8b8:	ldr	x4, [sp, #56]
  41a8bc:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a8c0:	add	x5, x5, #0x6cc
  41a8c4:	add	x6, sp, #0x80
  41a8c8:	ldr	x7, [sp, #32]
  41a8cc:	bl	410850 <ferror@plt+0xe120>
  41a8d0:	mov	x8, xzr
  41a8d4:	ldr	x9, [sp, #72]
  41a8d8:	str	x8, [x9, #8]
  41a8dc:	b	41aa94 <ferror@plt+0x18364>
  41a8e0:	ldr	x0, [sp, #104]
  41a8e4:	bl	402310 <readdir@plt>
  41a8e8:	str	x0, [sp, #112]
  41a8ec:	ldr	x8, [sp, #112]
  41a8f0:	cbz	x8, 41aa5c <ferror@plt+0x1832c>
  41a8f4:	ldr	x8, [sp, #112]
  41a8f8:	ldrb	w9, [x8, #19]
  41a8fc:	cmp	w9, #0x2e
  41a900:	b.ne	41a930 <ferror@plt+0x18200>  // b.any
  41a904:	ldr	x8, [sp, #112]
  41a908:	ldrb	w9, [x8, #20]
  41a90c:	cbz	w9, 41a92c <ferror@plt+0x181fc>
  41a910:	ldr	x8, [sp, #112]
  41a914:	ldrb	w9, [x8, #20]
  41a918:	cmp	w9, #0x2e
  41a91c:	b.ne	41a930 <ferror@plt+0x18200>  // b.any
  41a920:	ldr	x8, [sp, #112]
  41a924:	ldrb	w9, [x8, #21]
  41a928:	cbnz	w9, 41a930 <ferror@plt+0x18200>
  41a92c:	b	41aa4c <ferror@plt+0x1831c>
  41a930:	ldr	x8, [sp, #72]
  41a934:	ldr	x9, [x8]
  41a938:	ldr	x0, [x9]
  41a93c:	ldr	x9, [sp, #112]
  41a940:	add	x1, x9, #0x13
  41a944:	add	x2, sp, #0x60
  41a948:	bl	41795c <ferror@plt+0x1522c>
  41a94c:	str	w0, [sp, #84]
  41a950:	ldr	w10, [sp, #84]
  41a954:	cmp	w10, #0x0
  41a958:	cset	w10, ge  // ge = tcont
  41a95c:	tbnz	w10, #0, 41a9dc <ferror@plt+0x182ac>
  41a960:	ldr	x8, [sp, #72]
  41a964:	ldr	x9, [x8]
  41a968:	ldr	x0, [x9]
  41a96c:	bl	410dac <ferror@plt+0xe67c>
  41a970:	cmp	w0, #0x3
  41a974:	b.lt	41a9d8 <ferror@plt+0x182a8>  // b.tstop
  41a978:	ldr	x8, [sp, #72]
  41a97c:	ldr	x9, [x8]
  41a980:	ldr	x0, [x9]
  41a984:	ldr	x9, [sp, #112]
  41a988:	add	x6, x9, #0x13
  41a98c:	ldr	w10, [sp, #84]
  41a990:	mov	w11, wzr
  41a994:	subs	w10, w11, w10
  41a998:	str	x0, [sp, #24]
  41a99c:	mov	w0, w10
  41a9a0:	str	x6, [sp, #16]
  41a9a4:	bl	402370 <strerror@plt>
  41a9a8:	ldr	x8, [sp, #24]
  41a9ac:	str	x0, [sp, #8]
  41a9b0:	mov	x0, x8
  41a9b4:	mov	w1, #0x3                   	// #3
  41a9b8:	ldr	x2, [sp, #64]
  41a9bc:	mov	w3, #0x79e                 	// #1950
  41a9c0:	ldr	x4, [sp, #56]
  41a9c4:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41a9c8:	add	x5, x5, #0x83f
  41a9cc:	ldr	x6, [sp, #16]
  41a9d0:	ldr	x7, [sp, #8]
  41a9d4:	bl	410850 <ferror@plt+0xe120>
  41a9d8:	b	41aa74 <ferror@plt+0x18344>
  41a9dc:	ldr	x0, [sp, #120]
  41a9e0:	ldr	x1, [sp, #96]
  41a9e4:	bl	412308 <ferror@plt+0xfbd8>
  41a9e8:	str	x0, [sp, #88]
  41a9ec:	ldr	x8, [sp, #88]
  41a9f0:	cbz	x8, 41aa00 <ferror@plt+0x182d0>
  41a9f4:	ldr	x8, [sp, #88]
  41a9f8:	str	x8, [sp, #120]
  41a9fc:	b	41aa4c <ferror@plt+0x1831c>
  41aa00:	ldr	x8, [sp, #72]
  41aa04:	ldr	x9, [x8]
  41aa08:	ldr	x0, [x9]
  41aa0c:	bl	410dac <ferror@plt+0xe67c>
  41aa10:	cmp	w0, #0x3
  41aa14:	b.lt	41aa40 <ferror@plt+0x18310>  // b.tstop
  41aa18:	ldr	x8, [sp, #72]
  41aa1c:	ldr	x9, [x8]
  41aa20:	ldr	x0, [x9]
  41aa24:	mov	w1, #0x3                   	// #3
  41aa28:	ldr	x2, [sp, #64]
  41aa2c:	mov	w3, #0x7a6                 	// #1958
  41aa30:	ldr	x4, [sp, #56]
  41aa34:	adrp	x5, 423000 <ferror@plt+0x208d0>
  41aa38:	add	x5, x5, #0x5a6
  41aa3c:	bl	410850 <ferror@plt+0xe120>
  41aa40:	ldr	x0, [sp, #96]
  41aa44:	bl	417d28 <ferror@plt+0x155f8>
  41aa48:	b	41aa74 <ferror@plt+0x18344>
  41aa4c:	ldr	x0, [sp, #104]
  41aa50:	bl	402310 <readdir@plt>
  41aa54:	str	x0, [sp, #112]
  41aa58:	b	41a8ec <ferror@plt+0x181bc>
  41aa5c:	ldr	x0, [sp, #104]
  41aa60:	bl	402350 <closedir@plt>
  41aa64:	ldr	x8, [sp, #120]
  41aa68:	ldr	x9, [sp, #72]
  41aa6c:	str	x8, [x9, #8]
  41aa70:	b	41aa94 <ferror@plt+0x18364>
  41aa74:	ldr	x0, [sp, #104]
  41aa78:	bl	402350 <closedir@plt>
  41aa7c:	ldr	x8, [sp, #120]
  41aa80:	mov	x0, x8
  41aa84:	bl	4177f8 <ferror@plt+0x150c8>
  41aa88:	mov	x8, xzr
  41aa8c:	ldr	x9, [sp, #72]
  41aa90:	str	x8, [x9, #8]
  41aa94:	ldr	x8, [sp, #72]
  41aa98:	ldr	x0, [x8, #8]
  41aa9c:	add	sp, sp, #0x1, lsl #12
  41aaa0:	add	sp, sp, #0x90
  41aaa4:	ldr	x28, [sp, #16]
  41aaa8:	ldp	x29, x30, [sp], #32
  41aaac:	ret
  41aab0:	sub	sp, sp, #0x100
  41aab4:	stp	x29, x30, [sp, #240]
  41aab8:	add	x29, sp, #0xf0
  41aabc:	mov	w8, #0xfffffff4            	// #-12
  41aac0:	mov	x2, #0x58                  	// #88
  41aac4:	mov	w9, wzr
  41aac8:	add	x10, sp, #0x60
  41aacc:	stur	x0, [x29, #-16]
  41aad0:	stur	x1, [x29, #-24]
  41aad4:	stur	w8, [x29, #-52]
  41aad8:	mov	x0, x10
  41aadc:	mov	w1, w9
  41aae0:	bl	4022c0 <memset@plt>
  41aae4:	ldur	x10, [x29, #-16]
  41aae8:	cbz	x10, 41aaf4 <ferror@plt+0x183c4>
  41aaec:	ldur	x8, [x29, #-24]
  41aaf0:	cbnz	x8, 41ab00 <ferror@plt+0x183d0>
  41aaf4:	mov	w8, #0xfffffffe            	// #-2
  41aaf8:	stur	w8, [x29, #-4]
  41aafc:	b	41ae24 <ferror@plt+0x186f4>
  41ab00:	ldur	x8, [x29, #-24]
  41ab04:	ldr	x8, [x8]
  41ab08:	cbnz	x8, 41ab10 <ferror@plt+0x183e0>
  41ab0c:	b	41ab30 <ferror@plt+0x18400>
  41ab10:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41ab14:	add	x0, x0, #0xab8
  41ab18:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ab1c:	add	x1, x1, #0x181
  41ab20:	mov	w2, #0x8e9                 	// #2281
  41ab24:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41ab28:	add	x3, x3, #0x8d8
  41ab2c:	bl	402670 <__assert_fail@plt>
  41ab30:	ldur	x0, [x29, #-16]
  41ab34:	bl	41ae34 <ferror@plt+0x18704>
  41ab38:	stur	x0, [x29, #-32]
  41ab3c:	ldur	x8, [x29, #-32]
  41ab40:	cbnz	x8, 41ab5c <ferror@plt+0x1842c>
  41ab44:	bl	402680 <__errno_location@plt>
  41ab48:	ldr	w8, [x0]
  41ab4c:	mov	w9, wzr
  41ab50:	subs	w8, w9, w8
  41ab54:	stur	w8, [x29, #-4]
  41ab58:	b	41ae24 <ferror@plt+0x186f4>
  41ab5c:	ldur	x0, [x29, #-32]
  41ab60:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ab64:	add	x1, x1, #0x922
  41ab68:	sub	x2, x29, #0x28
  41ab6c:	bl	41db4c <ferror@plt+0x1b41c>
  41ab70:	stur	w0, [x29, #-48]
  41ab74:	ldur	w8, [x29, #-48]
  41ab78:	cmp	w8, #0x0
  41ab7c:	cset	w8, ge  // ge = tcont
  41ab80:	tbnz	w8, #0, 41ab90 <ferror@plt+0x18460>
  41ab84:	ldur	w8, [x29, #-48]
  41ab88:	stur	w8, [x29, #-4]
  41ab8c:	b	41ae24 <ferror@plt+0x186f4>
  41ab90:	stur	wzr, [x29, #-44]
  41ab94:	ldur	w8, [x29, #-44]
  41ab98:	ldur	w9, [x29, #-48]
  41ab9c:	cmp	w8, w9
  41aba0:	b.ge	41ac54 <ferror@plt+0x18524>  // b.tcont
  41aba4:	ldur	x8, [x29, #-40]
  41aba8:	ldursw	x9, [x29, #-44]
  41abac:	mov	x10, #0x8                   	// #8
  41abb0:	mul	x9, x10, x9
  41abb4:	add	x8, x8, x9
  41abb8:	ldr	x8, [x8]
  41abbc:	str	x8, [sp, #80]
  41abc0:	ldr	x0, [sp, #80]
  41abc4:	mov	w1, #0x3d                  	// #61
  41abc8:	bl	402510 <strchr@plt>
  41abcc:	str	x0, [sp, #72]
  41abd0:	ldr	x8, [sp, #72]
  41abd4:	cbnz	x8, 41abf4 <ferror@plt+0x184c4>
  41abd8:	ldr	x0, [sp, #80]
  41abdc:	bl	4020e0 <strlen@plt>
  41abe0:	str	x0, [sp, #64]
  41abe4:	str	xzr, [sp, #56]
  41abe8:	ldr	x8, [sp, #80]
  41abec:	str	x8, [sp, #72]
  41abf0:	b	41ac1c <ferror@plt+0x184ec>
  41abf4:	ldr	x8, [sp, #72]
  41abf8:	ldr	x9, [sp, #80]
  41abfc:	subs	x8, x8, x9
  41ac00:	str	x8, [sp, #64]
  41ac04:	ldr	x8, [sp, #72]
  41ac08:	add	x8, x8, #0x1
  41ac0c:	str	x8, [sp, #72]
  41ac10:	ldr	x0, [sp, #72]
  41ac14:	bl	4020e0 <strlen@plt>
  41ac18:	str	x0, [sp, #56]
  41ac1c:	ldur	x0, [x29, #-24]
  41ac20:	ldr	x1, [sp, #80]
  41ac24:	ldr	x2, [sp, #64]
  41ac28:	ldr	x3, [sp, #72]
  41ac2c:	ldr	x4, [sp, #56]
  41ac30:	bl	41aecc <ferror@plt+0x1879c>
  41ac34:	str	x0, [sp, #88]
  41ac38:	ldr	x8, [sp, #88]
  41ac3c:	cbnz	x8, 41ac44 <ferror@plt+0x18514>
  41ac40:	b	41ade4 <ferror@plt+0x186b4>
  41ac44:	ldur	w8, [x29, #-44]
  41ac48:	add	w8, w8, #0x1
  41ac4c:	stur	w8, [x29, #-44]
  41ac50:	b	41ab94 <ferror@plt+0x18464>
  41ac54:	ldur	x8, [x29, #-16]
  41ac58:	ldr	x0, [x8, #72]
  41ac5c:	add	x1, sp, #0x60
  41ac60:	bl	41fcf8 <ferror@plt+0x1d5c8>
  41ac64:	tbnz	w0, #0, 41ac6c <ferror@plt+0x1853c>
  41ac68:	b	41addc <ferror@plt+0x186ac>
  41ac6c:	ldur	x0, [x29, #-24]
  41ac70:	add	x8, sp, #0x60
  41ac74:	ldr	x3, [x8, #48]
  41ac78:	ldr	x8, [x8, #48]
  41ac7c:	str	x0, [sp, #40]
  41ac80:	mov	x0, x8
  41ac84:	str	x3, [sp, #32]
  41ac88:	bl	4020e0 <strlen@plt>
  41ac8c:	ldr	x8, [sp, #40]
  41ac90:	str	x0, [sp, #24]
  41ac94:	mov	x0, x8
  41ac98:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ac9c:	add	x1, x1, #0x92b
  41aca0:	mov	x2, #0x6                   	// #6
  41aca4:	ldr	x3, [sp, #32]
  41aca8:	ldr	x4, [sp, #24]
  41acac:	bl	41aecc <ferror@plt+0x1879c>
  41acb0:	str	x0, [sp, #48]
  41acb4:	ldr	x8, [sp, #48]
  41acb8:	cbnz	x8, 41acc0 <ferror@plt+0x18590>
  41acbc:	b	41ade4 <ferror@plt+0x186b4>
  41acc0:	ldur	w8, [x29, #-48]
  41acc4:	add	w8, w8, #0x1
  41acc8:	stur	w8, [x29, #-48]
  41accc:	ldur	x0, [x29, #-24]
  41acd0:	ldr	x3, [sp, #96]
  41acd4:	ldr	x4, [sp, #104]
  41acd8:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41acdc:	add	x1, x1, #0x932
  41ace0:	mov	x2, #0x6                   	// #6
  41ace4:	bl	41aecc <ferror@plt+0x1879c>
  41ace8:	str	x0, [sp, #48]
  41acec:	ldr	x9, [sp, #48]
  41acf0:	cbnz	x9, 41acf8 <ferror@plt+0x185c8>
  41acf4:	b	41ade4 <ferror@plt+0x186b4>
  41acf8:	ldur	w8, [x29, #-48]
  41acfc:	add	w8, w8, #0x1
  41ad00:	stur	w8, [x29, #-48]
  41ad04:	ldur	x0, [x29, #-24]
  41ad08:	add	x9, sp, #0x60
  41ad0c:	ldr	x3, [x9, #16]
  41ad10:	ldr	x4, [sp, #120]
  41ad14:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ad18:	add	x1, x1, #0x939
  41ad1c:	mov	x2, #0x7                   	// #7
  41ad20:	bl	41af64 <ferror@plt+0x18834>
  41ad24:	str	x0, [sp, #48]
  41ad28:	ldr	x9, [sp, #48]
  41ad2c:	cbnz	x9, 41ad34 <ferror@plt+0x18604>
  41ad30:	b	41ade4 <ferror@plt+0x186b4>
  41ad34:	ldur	w8, [x29, #-48]
  41ad38:	add	w8, w8, #0x1
  41ad3c:	stur	w8, [x29, #-48]
  41ad40:	ldur	x0, [x29, #-24]
  41ad44:	add	x9, sp, #0x60
  41ad48:	ldr	x3, [x9, #40]
  41ad4c:	ldr	x9, [x9, #40]
  41ad50:	str	x0, [sp, #16]
  41ad54:	mov	x0, x9
  41ad58:	str	x3, [sp, #8]
  41ad5c:	bl	4020e0 <strlen@plt>
  41ad60:	ldr	x9, [sp, #16]
  41ad64:	str	x0, [sp]
  41ad68:	mov	x0, x9
  41ad6c:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ad70:	add	x1, x1, #0x941
  41ad74:	mov	x2, #0xc                   	// #12
  41ad78:	ldr	x3, [sp, #8]
  41ad7c:	ldr	x4, [sp]
  41ad80:	bl	41aecc <ferror@plt+0x1879c>
  41ad84:	str	x0, [sp, #48]
  41ad88:	ldr	x9, [sp, #48]
  41ad8c:	cbnz	x9, 41ad94 <ferror@plt+0x18664>
  41ad90:	b	41ade4 <ferror@plt+0x186b4>
  41ad94:	ldur	w8, [x29, #-48]
  41ad98:	add	w8, w8, #0x1
  41ad9c:	stur	w8, [x29, #-48]
  41ada0:	ldur	x0, [x29, #-24]
  41ada4:	add	x9, sp, #0x60
  41ada8:	ldr	x3, [x9, #56]
  41adac:	ldr	x4, [sp, #160]
  41adb0:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41adb4:	add	x1, x1, #0x94e
  41adb8:	mov	x2, #0x9                   	// #9
  41adbc:	bl	41af64 <ferror@plt+0x18834>
  41adc0:	str	x0, [sp, #48]
  41adc4:	ldr	x9, [sp, #48]
  41adc8:	cbnz	x9, 41add0 <ferror@plt+0x186a0>
  41adcc:	b	41ade4 <ferror@plt+0x186b4>
  41add0:	ldur	w8, [x29, #-48]
  41add4:	add	w8, w8, #0x1
  41add8:	stur	w8, [x29, #-48]
  41addc:	ldur	w8, [x29, #-48]
  41ade0:	stur	w8, [x29, #-52]
  41ade4:	add	x0, sp, #0x60
  41ade8:	bl	4200cc <ferror@plt+0x1d99c>
  41adec:	ldur	w8, [x29, #-52]
  41adf0:	cmp	w8, #0x0
  41adf4:	cset	w8, ge  // ge = tcont
  41adf8:	tbnz	w8, #0, 41ae14 <ferror@plt+0x186e4>
  41adfc:	ldur	x8, [x29, #-24]
  41ae00:	ldr	x0, [x8]
  41ae04:	bl	41b068 <ferror@plt+0x18938>
  41ae08:	ldur	x8, [x29, #-24]
  41ae0c:	mov	x9, xzr
  41ae10:	str	x9, [x8]
  41ae14:	ldur	x0, [x29, #-40]
  41ae18:	bl	4024e0 <free@plt>
  41ae1c:	ldur	w8, [x29, #-52]
  41ae20:	stur	w8, [x29, #-4]
  41ae24:	ldur	w0, [x29, #-4]
  41ae28:	ldp	x29, x30, [sp, #240]
  41ae2c:	add	sp, sp, #0x100
  41ae30:	ret
  41ae34:	sub	sp, sp, #0x30
  41ae38:	stp	x29, x30, [sp, #32]
  41ae3c:	add	x29, sp, #0x20
  41ae40:	str	x0, [sp, #16]
  41ae44:	ldr	x8, [sp, #16]
  41ae48:	ldr	x8, [x8, #72]
  41ae4c:	cbnz	x8, 41aeac <ferror@plt+0x1877c>
  41ae50:	ldr	x0, [sp, #16]
  41ae54:	bl	41855c <ferror@plt+0x15e2c>
  41ae58:	str	x0, [sp, #8]
  41ae5c:	ldr	x8, [sp, #8]
  41ae60:	cbnz	x8, 41ae7c <ferror@plt+0x1874c>
  41ae64:	bl	402680 <__errno_location@plt>
  41ae68:	mov	w8, #0x2                   	// #2
  41ae6c:	str	w8, [x0]
  41ae70:	mov	x9, xzr
  41ae74:	stur	x9, [x29, #-8]
  41ae78:	b	41aebc <ferror@plt+0x1878c>
  41ae7c:	ldr	x8, [sp, #16]
  41ae80:	ldr	x0, [x8]
  41ae84:	ldr	x1, [sp, #8]
  41ae88:	bl	41c480 <ferror@plt+0x19d50>
  41ae8c:	ldr	x8, [sp, #16]
  41ae90:	str	x0, [x8, #72]
  41ae94:	ldr	x8, [sp, #16]
  41ae98:	ldr	x8, [x8, #72]
  41ae9c:	cbnz	x8, 41aeac <ferror@plt+0x1877c>
  41aea0:	mov	x8, xzr
  41aea4:	stur	x8, [x29, #-8]
  41aea8:	b	41aebc <ferror@plt+0x1878c>
  41aeac:	ldr	x8, [sp, #16]
  41aeb0:	ldr	x0, [x8, #72]
  41aeb4:	bl	41c41c <ferror@plt+0x19cec>
  41aeb8:	stur	x0, [x29, #-8]
  41aebc:	ldur	x0, [x29, #-8]
  41aec0:	ldp	x29, x30, [sp, #32]
  41aec4:	add	sp, sp, #0x30
  41aec8:	ret
  41aecc:	sub	sp, sp, #0x50
  41aed0:	stp	x29, x30, [sp, #64]
  41aed4:	add	x29, sp, #0x40
  41aed8:	stur	x0, [x29, #-16]
  41aedc:	stur	x1, [x29, #-24]
  41aee0:	str	x2, [sp, #32]
  41aee4:	str	x3, [sp, #24]
  41aee8:	str	x4, [sp, #16]
  41aeec:	ldur	x0, [x29, #-24]
  41aef0:	ldr	x1, [sp, #32]
  41aef4:	ldr	x2, [sp, #24]
  41aef8:	ldr	x3, [sp, #16]
  41aefc:	bl	41c1e4 <ferror@plt+0x19ab4>
  41af00:	str	x0, [sp, #8]
  41af04:	ldr	x8, [sp, #8]
  41af08:	cbnz	x8, 41af18 <ferror@plt+0x187e8>
  41af0c:	mov	x8, xzr
  41af10:	stur	x8, [x29, #-8]
  41af14:	b	41af54 <ferror@plt+0x18824>
  41af18:	ldur	x8, [x29, #-16]
  41af1c:	ldr	x0, [x8]
  41af20:	ldr	x1, [sp, #8]
  41af24:	bl	412308 <ferror@plt+0xfbd8>
  41af28:	str	x0, [sp]
  41af2c:	ldr	x8, [sp]
  41af30:	cbz	x8, 41af44 <ferror@plt+0x18814>
  41af34:	ldr	x8, [sp]
  41af38:	ldur	x9, [x29, #-16]
  41af3c:	str	x8, [x9]
  41af40:	b	41af4c <ferror@plt+0x1881c>
  41af44:	ldr	x0, [sp, #8]
  41af48:	bl	41b128 <ferror@plt+0x189f8>
  41af4c:	ldr	x8, [sp]
  41af50:	stur	x8, [x29, #-8]
  41af54:	ldur	x0, [x29, #-8]
  41af58:	ldp	x29, x30, [sp, #64]
  41af5c:	add	sp, sp, #0x50
  41af60:	ret
  41af64:	sub	sp, sp, #0x80
  41af68:	stp	x29, x30, [sp, #112]
  41af6c:	add	x29, sp, #0x70
  41af70:	stur	x0, [x29, #-16]
  41af74:	stur	x1, [x29, #-24]
  41af78:	stur	x2, [x29, #-32]
  41af7c:	stur	x3, [x29, #-40]
  41af80:	stur	x4, [x29, #-48]
  41af84:	ldur	x8, [x29, #-48]
  41af88:	cmp	x8, #0x0
  41af8c:	cset	w9, ls  // ls = plast
  41af90:	tbnz	w9, #0, 41b018 <ferror@plt+0x188e8>
  41af94:	ldur	x0, [x29, #-40]
  41af98:	ldur	x1, [x29, #-48]
  41af9c:	bl	41c2c0 <ferror@plt+0x19b90>
  41afa0:	str	x0, [sp, #56]
  41afa4:	ldr	x8, [sp, #56]
  41afa8:	cbnz	x8, 41afb0 <ferror@plt+0x18880>
  41afac:	b	41b050 <ferror@plt+0x18920>
  41afb0:	ldur	x0, [x29, #-16]
  41afb4:	ldur	x1, [x29, #-24]
  41afb8:	ldur	x2, [x29, #-32]
  41afbc:	ldr	x3, [sp, #56]
  41afc0:	ldr	x8, [sp, #56]
  41afc4:	str	x0, [sp, #40]
  41afc8:	mov	x0, x8
  41afcc:	str	x1, [sp, #32]
  41afd0:	str	x2, [sp, #24]
  41afd4:	str	x3, [sp, #16]
  41afd8:	bl	4020e0 <strlen@plt>
  41afdc:	ldr	x8, [sp, #40]
  41afe0:	str	x0, [sp, #8]
  41afe4:	mov	x0, x8
  41afe8:	ldr	x1, [sp, #32]
  41afec:	ldr	x2, [sp, #24]
  41aff0:	ldr	x3, [sp, #16]
  41aff4:	ldr	x4, [sp, #8]
  41aff8:	bl	41aecc <ferror@plt+0x1879c>
  41affc:	str	x0, [sp, #48]
  41b000:	ldr	x0, [sp, #56]
  41b004:	bl	4024e0 <free@plt>
  41b008:	ldr	x8, [sp, #48]
  41b00c:	cbnz	x8, 41b014 <ferror@plt+0x188e4>
  41b010:	b	41b050 <ferror@plt+0x18920>
  41b014:	b	41b044 <ferror@plt+0x18914>
  41b018:	ldur	x0, [x29, #-16]
  41b01c:	ldur	x1, [x29, #-24]
  41b020:	ldur	x2, [x29, #-32]
  41b024:	mov	x8, xzr
  41b028:	mov	x3, x8
  41b02c:	mov	x4, x8
  41b030:	bl	41aecc <ferror@plt+0x1879c>
  41b034:	str	x0, [sp, #48]
  41b038:	ldr	x8, [sp, #48]
  41b03c:	cbnz	x8, 41b044 <ferror@plt+0x18914>
  41b040:	b	41b050 <ferror@plt+0x18920>
  41b044:	ldr	x8, [sp, #48]
  41b048:	stur	x8, [x29, #-8]
  41b04c:	b	41b058 <ferror@plt+0x18928>
  41b050:	mov	x8, xzr
  41b054:	stur	x8, [x29, #-8]
  41b058:	ldur	x0, [x29, #-8]
  41b05c:	ldp	x29, x30, [sp, #112]
  41b060:	add	sp, sp, #0x80
  41b064:	ret
  41b068:	sub	sp, sp, #0x20
  41b06c:	stp	x29, x30, [sp, #16]
  41b070:	add	x29, sp, #0x10
  41b074:	str	x0, [sp, #8]
  41b078:	ldr	x8, [sp, #8]
  41b07c:	cbz	x8, 41b09c <ferror@plt+0x1896c>
  41b080:	ldr	x8, [sp, #8]
  41b084:	ldr	x0, [x8, #16]
  41b088:	bl	41b128 <ferror@plt+0x189f8>
  41b08c:	ldr	x0, [sp, #8]
  41b090:	bl	412668 <ferror@plt+0xff38>
  41b094:	str	x0, [sp, #8]
  41b098:	b	41b078 <ferror@plt+0x18948>
  41b09c:	ldp	x29, x30, [sp, #16]
  41b0a0:	add	sp, sp, #0x20
  41b0a4:	ret
  41b0a8:	sub	sp, sp, #0x20
  41b0ac:	str	x0, [sp, #16]
  41b0b0:	ldr	x8, [sp, #16]
  41b0b4:	cbnz	x8, 41b0c4 <ferror@plt+0x18994>
  41b0b8:	mov	x8, xzr
  41b0bc:	str	x8, [sp, #24]
  41b0c0:	b	41b0dc <ferror@plt+0x189ac>
  41b0c4:	ldr	x8, [sp, #16]
  41b0c8:	ldr	x8, [x8, #16]
  41b0cc:	str	x8, [sp, #8]
  41b0d0:	ldr	x8, [sp, #8]
  41b0d4:	ldr	x8, [x8]
  41b0d8:	str	x8, [sp, #24]
  41b0dc:	ldr	x0, [sp, #24]
  41b0e0:	add	sp, sp, #0x20
  41b0e4:	ret
  41b0e8:	sub	sp, sp, #0x20
  41b0ec:	str	x0, [sp, #16]
  41b0f0:	ldr	x8, [sp, #16]
  41b0f4:	cbnz	x8, 41b104 <ferror@plt+0x189d4>
  41b0f8:	mov	x8, xzr
  41b0fc:	str	x8, [sp, #24]
  41b100:	b	41b11c <ferror@plt+0x189ec>
  41b104:	ldr	x8, [sp, #16]
  41b108:	ldr	x8, [x8, #16]
  41b10c:	str	x8, [sp, #8]
  41b110:	ldr	x8, [sp, #8]
  41b114:	add	x8, x8, #0x8
  41b118:	str	x8, [sp, #24]
  41b11c:	ldr	x0, [sp, #24]
  41b120:	add	sp, sp, #0x20
  41b124:	ret
  41b128:	sub	sp, sp, #0x20
  41b12c:	stp	x29, x30, [sp, #16]
  41b130:	add	x29, sp, #0x10
  41b134:	str	x0, [sp, #8]
  41b138:	ldr	x0, [sp, #8]
  41b13c:	bl	4024e0 <free@plt>
  41b140:	ldp	x29, x30, [sp, #16]
  41b144:	add	sp, sp, #0x20
  41b148:	ret
  41b14c:	sub	sp, sp, #0x60
  41b150:	stp	x29, x30, [sp, #80]
  41b154:	add	x29, sp, #0x50
  41b158:	stur	x0, [x29, #-16]
  41b15c:	stur	x1, [x29, #-24]
  41b160:	str	wzr, [sp, #28]
  41b164:	ldur	x8, [x29, #-16]
  41b168:	cbz	x8, 41b174 <ferror@plt+0x18a44>
  41b16c:	ldur	x8, [x29, #-24]
  41b170:	cbnz	x8, 41b180 <ferror@plt+0x18a50>
  41b174:	mov	w8, #0xfffffffe            	// #-2
  41b178:	stur	w8, [x29, #-4]
  41b17c:	b	41b304 <ferror@plt+0x18bd4>
  41b180:	ldur	x8, [x29, #-24]
  41b184:	ldr	x8, [x8]
  41b188:	cbnz	x8, 41b190 <ferror@plt+0x18a60>
  41b18c:	b	41b1b0 <ferror@plt+0x18a80>
  41b190:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41b194:	add	x0, x0, #0xab8
  41b198:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41b19c:	add	x1, x1, #0x181
  41b1a0:	mov	w2, #0x9a8                 	// #2472
  41b1a4:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41b1a8:	add	x3, x3, #0x958
  41b1ac:	bl	402670 <__assert_fail@plt>
  41b1b0:	ldur	x0, [x29, #-16]
  41b1b4:	bl	41ae34 <ferror@plt+0x18704>
  41b1b8:	stur	x0, [x29, #-32]
  41b1bc:	ldur	x8, [x29, #-32]
  41b1c0:	cbnz	x8, 41b1dc <ferror@plt+0x18aac>
  41b1c4:	bl	402680 <__errno_location@plt>
  41b1c8:	ldr	w8, [x0]
  41b1cc:	mov	w9, wzr
  41b1d0:	subs	w8, w9, w8
  41b1d4:	stur	w8, [x29, #-4]
  41b1d8:	b	41b304 <ferror@plt+0x18bd4>
  41b1dc:	ldur	x0, [x29, #-32]
  41b1e0:	add	x1, sp, #0x28
  41b1e4:	bl	41de8c <ferror@plt+0x1b75c>
  41b1e8:	str	w0, [sp, #32]
  41b1ec:	ldr	w8, [sp, #32]
  41b1f0:	cmp	w8, #0x0
  41b1f4:	cset	w8, ge  // ge = tcont
  41b1f8:	tbnz	w8, #0, 41b208 <ferror@plt+0x18ad8>
  41b1fc:	ldr	w8, [sp, #32]
  41b200:	stur	w8, [x29, #-4]
  41b204:	b	41b304 <ferror@plt+0x18bd4>
  41b208:	str	wzr, [sp, #36]
  41b20c:	ldr	w8, [sp, #36]
  41b210:	ldr	w9, [sp, #32]
  41b214:	cmp	w8, w9
  41b218:	b.ge	41b2ec <ferror@plt+0x18bbc>  // b.tcont
  41b21c:	ldr	x8, [sp, #40]
  41b220:	ldrsw	x9, [sp, #36]
  41b224:	mov	x10, #0x18                  	// #24
  41b228:	mul	x9, x10, x9
  41b22c:	ldr	x0, [x8, x9]
  41b230:	ldr	x8, [sp, #40]
  41b234:	ldrsw	x9, [sp, #36]
  41b238:	mul	x9, x10, x9
  41b23c:	add	x8, x8, x9
  41b240:	ldr	x1, [x8, #16]
  41b244:	bl	41b314 <ferror@plt+0x18be4>
  41b248:	str	x0, [sp, #16]
  41b24c:	ldr	x8, [sp, #16]
  41b250:	cbnz	x8, 41b284 <ferror@plt+0x18b54>
  41b254:	bl	402680 <__errno_location@plt>
  41b258:	ldr	w8, [x0]
  41b25c:	mov	w9, wzr
  41b260:	subs	w8, w9, w8
  41b264:	str	w8, [sp, #28]
  41b268:	ldur	x10, [x29, #-24]
  41b26c:	ldr	x0, [x10]
  41b270:	bl	41b394 <ferror@plt+0x18c64>
  41b274:	ldur	x10, [x29, #-24]
  41b278:	mov	x11, xzr
  41b27c:	str	x11, [x10]
  41b280:	b	41b2f4 <ferror@plt+0x18bc4>
  41b284:	ldur	x8, [x29, #-24]
  41b288:	ldr	x0, [x8]
  41b28c:	ldr	x1, [sp, #16]
  41b290:	bl	412308 <ferror@plt+0xfbd8>
  41b294:	str	x0, [sp, #8]
  41b298:	ldr	x8, [sp, #8]
  41b29c:	cbz	x8, 41b2b0 <ferror@plt+0x18b80>
  41b2a0:	ldr	x8, [sp, #8]
  41b2a4:	ldur	x9, [x29, #-24]
  41b2a8:	str	x8, [x9]
  41b2ac:	b	41b2dc <ferror@plt+0x18bac>
  41b2b0:	ldr	x0, [sp, #16]
  41b2b4:	bl	41b3d4 <ferror@plt+0x18ca4>
  41b2b8:	ldur	x8, [x29, #-24]
  41b2bc:	ldr	x0, [x8]
  41b2c0:	bl	41b394 <ferror@plt+0x18c64>
  41b2c4:	ldur	x8, [x29, #-24]
  41b2c8:	mov	x9, xzr
  41b2cc:	str	x9, [x8]
  41b2d0:	mov	w10, #0xfffffff4            	// #-12
  41b2d4:	str	w10, [sp, #28]
  41b2d8:	b	41b2f4 <ferror@plt+0x18bc4>
  41b2dc:	ldr	w8, [sp, #36]
  41b2e0:	add	w8, w8, #0x1
  41b2e4:	str	w8, [sp, #36]
  41b2e8:	b	41b20c <ferror@plt+0x18adc>
  41b2ec:	ldr	w8, [sp, #32]
  41b2f0:	str	w8, [sp, #28]
  41b2f4:	ldr	x0, [sp, #40]
  41b2f8:	bl	4024e0 <free@plt>
  41b2fc:	ldr	w8, [sp, #28]
  41b300:	stur	w8, [x29, #-4]
  41b304:	ldur	w0, [x29, #-4]
  41b308:	ldp	x29, x30, [sp, #80]
  41b30c:	add	sp, sp, #0x60
  41b310:	ret
  41b314:	sub	sp, sp, #0x40
  41b318:	stp	x29, x30, [sp, #48]
  41b31c:	add	x29, sp, #0x30
  41b320:	stur	x0, [x29, #-16]
  41b324:	str	x1, [sp, #24]
  41b328:	ldr	x0, [sp, #24]
  41b32c:	bl	4020e0 <strlen@plt>
  41b330:	add	x8, x0, #0x1
  41b334:	str	x8, [sp, #8]
  41b338:	ldr	x8, [sp, #8]
  41b33c:	add	x0, x8, #0x8
  41b340:	bl	402280 <malloc@plt>
  41b344:	str	x0, [sp, #16]
  41b348:	ldr	x8, [sp, #16]
  41b34c:	cbnz	x8, 41b35c <ferror@plt+0x18c2c>
  41b350:	mov	x8, xzr
  41b354:	stur	x8, [x29, #-8]
  41b358:	b	41b384 <ferror@plt+0x18c54>
  41b35c:	ldur	x8, [x29, #-16]
  41b360:	ldr	x9, [sp, #16]
  41b364:	str	x8, [x9]
  41b368:	ldr	x8, [sp, #16]
  41b36c:	add	x0, x8, #0x8
  41b370:	ldr	x1, [sp, #24]
  41b374:	ldr	x2, [sp, #8]
  41b378:	bl	4020a0 <memcpy@plt>
  41b37c:	ldr	x8, [sp, #16]
  41b380:	stur	x8, [x29, #-8]
  41b384:	ldur	x0, [x29, #-8]
  41b388:	ldp	x29, x30, [sp, #48]
  41b38c:	add	sp, sp, #0x40
  41b390:	ret
  41b394:	sub	sp, sp, #0x20
  41b398:	stp	x29, x30, [sp, #16]
  41b39c:	add	x29, sp, #0x10
  41b3a0:	str	x0, [sp, #8]
  41b3a4:	ldr	x8, [sp, #8]
  41b3a8:	cbz	x8, 41b3c8 <ferror@plt+0x18c98>
  41b3ac:	ldr	x8, [sp, #8]
  41b3b0:	ldr	x0, [x8, #16]
  41b3b4:	bl	41b3d4 <ferror@plt+0x18ca4>
  41b3b8:	ldr	x0, [sp, #8]
  41b3bc:	bl	412668 <ferror@plt+0xff38>
  41b3c0:	str	x0, [sp, #8]
  41b3c4:	b	41b3a4 <ferror@plt+0x18c74>
  41b3c8:	ldp	x29, x30, [sp, #16]
  41b3cc:	add	sp, sp, #0x20
  41b3d0:	ret
  41b3d4:	sub	sp, sp, #0x20
  41b3d8:	stp	x29, x30, [sp, #16]
  41b3dc:	add	x29, sp, #0x10
  41b3e0:	str	x0, [sp, #8]
  41b3e4:	ldr	x0, [sp, #8]
  41b3e8:	bl	4024e0 <free@plt>
  41b3ec:	ldp	x29, x30, [sp, #16]
  41b3f0:	add	sp, sp, #0x20
  41b3f4:	ret
  41b3f8:	sub	sp, sp, #0x20
  41b3fc:	str	x0, [sp, #16]
  41b400:	ldr	x8, [sp, #16]
  41b404:	cbz	x8, 41b414 <ferror@plt+0x18ce4>
  41b408:	ldr	x8, [sp, #16]
  41b40c:	ldr	x8, [x8, #16]
  41b410:	cbnz	x8, 41b420 <ferror@plt+0x18cf0>
  41b414:	mov	x8, xzr
  41b418:	str	x8, [sp, #24]
  41b41c:	b	41b438 <ferror@plt+0x18d08>
  41b420:	ldr	x8, [sp, #16]
  41b424:	ldr	x8, [x8, #16]
  41b428:	str	x8, [sp, #8]
  41b42c:	ldr	x8, [sp, #8]
  41b430:	add	x8, x8, #0x8
  41b434:	str	x8, [sp, #24]
  41b438:	ldr	x0, [sp, #24]
  41b43c:	add	sp, sp, #0x20
  41b440:	ret
  41b444:	sub	sp, sp, #0x20
  41b448:	str	x0, [sp, #16]
  41b44c:	ldr	x8, [sp, #16]
  41b450:	cbz	x8, 41b460 <ferror@plt+0x18d30>
  41b454:	ldr	x8, [sp, #16]
  41b458:	ldr	x8, [x8, #16]
  41b45c:	cbnz	x8, 41b468 <ferror@plt+0x18d38>
  41b460:	str	xzr, [sp, #24]
  41b464:	b	41b480 <ferror@plt+0x18d50>
  41b468:	ldr	x8, [sp, #16]
  41b46c:	ldr	x8, [x8, #16]
  41b470:	str	x8, [sp, #8]
  41b474:	ldr	x8, [sp, #8]
  41b478:	ldr	x8, [x8]
  41b47c:	str	x8, [sp, #24]
  41b480:	ldr	x0, [sp, #24]
  41b484:	add	sp, sp, #0x20
  41b488:	ret
  41b48c:	sub	sp, sp, #0x60
  41b490:	stp	x29, x30, [sp, #80]
  41b494:	add	x29, sp, #0x50
  41b498:	stur	x0, [x29, #-16]
  41b49c:	stur	x1, [x29, #-24]
  41b4a0:	str	wzr, [sp, #28]
  41b4a4:	ldur	x8, [x29, #-16]
  41b4a8:	cbz	x8, 41b4b4 <ferror@plt+0x18d84>
  41b4ac:	ldur	x8, [x29, #-24]
  41b4b0:	cbnz	x8, 41b4c0 <ferror@plt+0x18d90>
  41b4b4:	mov	w8, #0xfffffffe            	// #-2
  41b4b8:	stur	w8, [x29, #-4]
  41b4bc:	b	41b644 <ferror@plt+0x18f14>
  41b4c0:	ldur	x8, [x29, #-24]
  41b4c4:	ldr	x8, [x8]
  41b4c8:	cbnz	x8, 41b4d0 <ferror@plt+0x18da0>
  41b4cc:	b	41b4f0 <ferror@plt+0x18dc0>
  41b4d0:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41b4d4:	add	x0, x0, #0xab8
  41b4d8:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41b4dc:	add	x1, x1, #0x181
  41b4e0:	mov	w2, #0xa34                 	// #2612
  41b4e4:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41b4e8:	add	x3, x3, #0x9a6
  41b4ec:	bl	402670 <__assert_fail@plt>
  41b4f0:	ldur	x0, [x29, #-16]
  41b4f4:	bl	41ae34 <ferror@plt+0x18704>
  41b4f8:	stur	x0, [x29, #-32]
  41b4fc:	ldur	x8, [x29, #-32]
  41b500:	cbnz	x8, 41b51c <ferror@plt+0x18dec>
  41b504:	bl	402680 <__errno_location@plt>
  41b508:	ldr	w8, [x0]
  41b50c:	mov	w9, wzr
  41b510:	subs	w8, w9, w8
  41b514:	stur	w8, [x29, #-4]
  41b518:	b	41b644 <ferror@plt+0x18f14>
  41b51c:	ldur	x0, [x29, #-32]
  41b520:	add	x1, sp, #0x28
  41b524:	bl	41e870 <ferror@plt+0x1c140>
  41b528:	str	w0, [sp, #32]
  41b52c:	ldr	w8, [sp, #32]
  41b530:	cmp	w8, #0x0
  41b534:	cset	w8, ge  // ge = tcont
  41b538:	tbnz	w8, #0, 41b548 <ferror@plt+0x18e18>
  41b53c:	ldr	w8, [sp, #32]
  41b540:	stur	w8, [x29, #-4]
  41b544:	b	41b644 <ferror@plt+0x18f14>
  41b548:	str	wzr, [sp, #36]
  41b54c:	ldr	w8, [sp, #36]
  41b550:	ldr	w9, [sp, #32]
  41b554:	cmp	w8, w9
  41b558:	b.ge	41b62c <ferror@plt+0x18efc>  // b.tcont
  41b55c:	ldr	x8, [sp, #40]
  41b560:	ldrsw	x9, [sp, #36]
  41b564:	mov	x10, #0x18                  	// #24
  41b568:	mul	x9, x10, x9
  41b56c:	ldr	x0, [x8, x9]
  41b570:	ldr	x8, [sp, #40]
  41b574:	ldrsw	x9, [sp, #36]
  41b578:	mul	x9, x10, x9
  41b57c:	add	x8, x8, x9
  41b580:	ldr	x1, [x8, #16]
  41b584:	bl	41b654 <ferror@plt+0x18f24>
  41b588:	str	x0, [sp, #16]
  41b58c:	ldr	x8, [sp, #16]
  41b590:	cbnz	x8, 41b5c4 <ferror@plt+0x18e94>
  41b594:	bl	402680 <__errno_location@plt>
  41b598:	ldr	w8, [x0]
  41b59c:	mov	w9, wzr
  41b5a0:	subs	w8, w9, w8
  41b5a4:	str	w8, [sp, #28]
  41b5a8:	ldur	x10, [x29, #-24]
  41b5ac:	ldr	x0, [x10]
  41b5b0:	bl	41b6d4 <ferror@plt+0x18fa4>
  41b5b4:	ldur	x10, [x29, #-24]
  41b5b8:	mov	x11, xzr
  41b5bc:	str	x11, [x10]
  41b5c0:	b	41b634 <ferror@plt+0x18f04>
  41b5c4:	ldur	x8, [x29, #-24]
  41b5c8:	ldr	x0, [x8]
  41b5cc:	ldr	x1, [sp, #16]
  41b5d0:	bl	412308 <ferror@plt+0xfbd8>
  41b5d4:	str	x0, [sp, #8]
  41b5d8:	ldr	x8, [sp, #8]
  41b5dc:	cbz	x8, 41b5f0 <ferror@plt+0x18ec0>
  41b5e0:	ldr	x8, [sp, #8]
  41b5e4:	ldur	x9, [x29, #-24]
  41b5e8:	str	x8, [x9]
  41b5ec:	b	41b61c <ferror@plt+0x18eec>
  41b5f0:	ldr	x0, [sp, #16]
  41b5f4:	bl	41b714 <ferror@plt+0x18fe4>
  41b5f8:	ldur	x8, [x29, #-24]
  41b5fc:	ldr	x0, [x8]
  41b600:	bl	41b6d4 <ferror@plt+0x18fa4>
  41b604:	ldur	x8, [x29, #-24]
  41b608:	mov	x9, xzr
  41b60c:	str	x9, [x8]
  41b610:	mov	w10, #0xfffffff4            	// #-12
  41b614:	str	w10, [sp, #28]
  41b618:	b	41b634 <ferror@plt+0x18f04>
  41b61c:	ldr	w8, [sp, #36]
  41b620:	add	w8, w8, #0x1
  41b624:	str	w8, [sp, #36]
  41b628:	b	41b54c <ferror@plt+0x18e1c>
  41b62c:	ldr	w8, [sp, #32]
  41b630:	str	w8, [sp, #28]
  41b634:	ldr	x0, [sp, #40]
  41b638:	bl	4024e0 <free@plt>
  41b63c:	ldr	w8, [sp, #28]
  41b640:	stur	w8, [x29, #-4]
  41b644:	ldur	w0, [x29, #-4]
  41b648:	ldp	x29, x30, [sp, #80]
  41b64c:	add	sp, sp, #0x60
  41b650:	ret
  41b654:	sub	sp, sp, #0x40
  41b658:	stp	x29, x30, [sp, #48]
  41b65c:	add	x29, sp, #0x30
  41b660:	stur	x0, [x29, #-16]
  41b664:	str	x1, [sp, #24]
  41b668:	ldr	x0, [sp, #24]
  41b66c:	bl	4020e0 <strlen@plt>
  41b670:	add	x8, x0, #0x1
  41b674:	str	x8, [sp, #8]
  41b678:	ldr	x8, [sp, #8]
  41b67c:	add	x0, x8, #0x8
  41b680:	bl	402280 <malloc@plt>
  41b684:	str	x0, [sp, #16]
  41b688:	ldr	x8, [sp, #16]
  41b68c:	cbnz	x8, 41b69c <ferror@plt+0x18f6c>
  41b690:	mov	x8, xzr
  41b694:	stur	x8, [x29, #-8]
  41b698:	b	41b6c4 <ferror@plt+0x18f94>
  41b69c:	ldur	x8, [x29, #-16]
  41b6a0:	ldr	x9, [sp, #16]
  41b6a4:	str	x8, [x9]
  41b6a8:	ldr	x8, [sp, #16]
  41b6ac:	add	x0, x8, #0x8
  41b6b0:	ldr	x1, [sp, #24]
  41b6b4:	ldr	x2, [sp, #8]
  41b6b8:	bl	4020a0 <memcpy@plt>
  41b6bc:	ldr	x8, [sp, #16]
  41b6c0:	stur	x8, [x29, #-8]
  41b6c4:	ldur	x0, [x29, #-8]
  41b6c8:	ldp	x29, x30, [sp, #48]
  41b6cc:	add	sp, sp, #0x40
  41b6d0:	ret
  41b6d4:	sub	sp, sp, #0x20
  41b6d8:	stp	x29, x30, [sp, #16]
  41b6dc:	add	x29, sp, #0x10
  41b6e0:	str	x0, [sp, #8]
  41b6e4:	ldr	x8, [sp, #8]
  41b6e8:	cbz	x8, 41b708 <ferror@plt+0x18fd8>
  41b6ec:	ldr	x8, [sp, #8]
  41b6f0:	ldr	x0, [x8, #16]
  41b6f4:	bl	41b714 <ferror@plt+0x18fe4>
  41b6f8:	ldr	x0, [sp, #8]
  41b6fc:	bl	412668 <ferror@plt+0xff38>
  41b700:	str	x0, [sp, #8]
  41b704:	b	41b6e4 <ferror@plt+0x18fb4>
  41b708:	ldp	x29, x30, [sp, #16]
  41b70c:	add	sp, sp, #0x20
  41b710:	ret
  41b714:	sub	sp, sp, #0x20
  41b718:	stp	x29, x30, [sp, #16]
  41b71c:	add	x29, sp, #0x10
  41b720:	str	x0, [sp, #8]
  41b724:	ldr	x0, [sp, #8]
  41b728:	bl	4024e0 <free@plt>
  41b72c:	ldp	x29, x30, [sp, #16]
  41b730:	add	sp, sp, #0x20
  41b734:	ret
  41b738:	sub	sp, sp, #0x20
  41b73c:	str	x0, [sp, #16]
  41b740:	ldr	x8, [sp, #16]
  41b744:	cbz	x8, 41b754 <ferror@plt+0x19024>
  41b748:	ldr	x8, [sp, #16]
  41b74c:	ldr	x8, [x8, #16]
  41b750:	cbnz	x8, 41b760 <ferror@plt+0x19030>
  41b754:	mov	x8, xzr
  41b758:	str	x8, [sp, #24]
  41b75c:	b	41b778 <ferror@plt+0x19048>
  41b760:	ldr	x8, [sp, #16]
  41b764:	ldr	x8, [x8, #16]
  41b768:	str	x8, [sp, #8]
  41b76c:	ldr	x8, [sp, #8]
  41b770:	add	x8, x8, #0x8
  41b774:	str	x8, [sp, #24]
  41b778:	ldr	x0, [sp, #24]
  41b77c:	add	sp, sp, #0x20
  41b780:	ret
  41b784:	sub	sp, sp, #0x20
  41b788:	str	x0, [sp, #16]
  41b78c:	ldr	x8, [sp, #16]
  41b790:	cbz	x8, 41b7a0 <ferror@plt+0x19070>
  41b794:	ldr	x8, [sp, #16]
  41b798:	ldr	x8, [x8, #16]
  41b79c:	cbnz	x8, 41b7a8 <ferror@plt+0x19078>
  41b7a0:	str	xzr, [sp, #24]
  41b7a4:	b	41b7c0 <ferror@plt+0x19090>
  41b7a8:	ldr	x8, [sp, #16]
  41b7ac:	ldr	x8, [x8, #16]
  41b7b0:	str	x8, [sp, #8]
  41b7b4:	ldr	x8, [sp, #8]
  41b7b8:	ldr	x8, [x8]
  41b7bc:	str	x8, [sp, #24]
  41b7c0:	ldr	x0, [sp, #24]
  41b7c4:	add	sp, sp, #0x20
  41b7c8:	ret
  41b7cc:	sub	sp, sp, #0x60
  41b7d0:	stp	x29, x30, [sp, #80]
  41b7d4:	add	x29, sp, #0x50
  41b7d8:	stur	x0, [x29, #-16]
  41b7dc:	stur	x1, [x29, #-24]
  41b7e0:	str	wzr, [sp, #28]
  41b7e4:	ldur	x8, [x29, #-16]
  41b7e8:	cbz	x8, 41b7f4 <ferror@plt+0x190c4>
  41b7ec:	ldur	x8, [x29, #-24]
  41b7f0:	cbnz	x8, 41b800 <ferror@plt+0x190d0>
  41b7f4:	mov	w8, #0xfffffffe            	// #-2
  41b7f8:	stur	w8, [x29, #-4]
  41b7fc:	b	41b99c <ferror@plt+0x1926c>
  41b800:	ldur	x8, [x29, #-24]
  41b804:	ldr	x8, [x8]
  41b808:	cbnz	x8, 41b810 <ferror@plt+0x190e0>
  41b80c:	b	41b830 <ferror@plt+0x19100>
  41b810:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41b814:	add	x0, x0, #0xab8
  41b818:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41b81c:	add	x1, x1, #0x181
  41b820:	mov	w2, #0xac3                 	// #2755
  41b824:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41b828:	add	x3, x3, #0x9f3
  41b82c:	bl	402670 <__assert_fail@plt>
  41b830:	ldur	x0, [x29, #-16]
  41b834:	bl	41ae34 <ferror@plt+0x18704>
  41b838:	stur	x0, [x29, #-32]
  41b83c:	ldur	x8, [x29, #-32]
  41b840:	cbnz	x8, 41b85c <ferror@plt+0x1912c>
  41b844:	bl	402680 <__errno_location@plt>
  41b848:	ldr	w8, [x0]
  41b84c:	mov	w9, wzr
  41b850:	subs	w8, w9, w8
  41b854:	stur	w8, [x29, #-4]
  41b858:	b	41b99c <ferror@plt+0x1926c>
  41b85c:	ldur	x0, [x29, #-32]
  41b860:	add	x1, sp, #0x28
  41b864:	bl	41f23c <ferror@plt+0x1cb0c>
  41b868:	str	w0, [sp, #32]
  41b86c:	ldr	w8, [sp, #32]
  41b870:	cmp	w8, #0x0
  41b874:	cset	w8, ge  // ge = tcont
  41b878:	tbnz	w8, #0, 41b888 <ferror@plt+0x19158>
  41b87c:	ldr	w8, [sp, #32]
  41b880:	stur	w8, [x29, #-4]
  41b884:	b	41b99c <ferror@plt+0x1926c>
  41b888:	str	wzr, [sp, #36]
  41b88c:	ldr	w8, [sp, #36]
  41b890:	ldr	w9, [sp, #32]
  41b894:	cmp	w8, w9
  41b898:	b.ge	41b984 <ferror@plt+0x19254>  // b.tcont
  41b89c:	ldr	x8, [sp, #40]
  41b8a0:	ldrsw	x9, [sp, #36]
  41b8a4:	mov	x10, #0x18                  	// #24
  41b8a8:	mul	x9, x10, x9
  41b8ac:	ldr	x0, [x8, x9]
  41b8b0:	ldr	x8, [sp, #40]
  41b8b4:	ldrsw	x9, [sp, #36]
  41b8b8:	mul	x9, x10, x9
  41b8bc:	add	x8, x8, x9
  41b8c0:	ldr	w11, [x8, #8]
  41b8c4:	ldr	x8, [sp, #40]
  41b8c8:	ldrsw	x9, [sp, #36]
  41b8cc:	mul	x9, x10, x9
  41b8d0:	add	x8, x8, x9
  41b8d4:	ldr	x2, [x8, #16]
  41b8d8:	mov	w1, w11
  41b8dc:	bl	41b9ac <ferror@plt+0x1927c>
  41b8e0:	str	x0, [sp, #16]
  41b8e4:	ldr	x8, [sp, #16]
  41b8e8:	cbnz	x8, 41b91c <ferror@plt+0x191ec>
  41b8ec:	bl	402680 <__errno_location@plt>
  41b8f0:	ldr	w8, [x0]
  41b8f4:	mov	w9, wzr
  41b8f8:	subs	w8, w9, w8
  41b8fc:	str	w8, [sp, #28]
  41b900:	ldur	x10, [x29, #-24]
  41b904:	ldr	x0, [x10]
  41b908:	bl	41ba3c <ferror@plt+0x1930c>
  41b90c:	ldur	x10, [x29, #-24]
  41b910:	mov	x11, xzr
  41b914:	str	x11, [x10]
  41b918:	b	41b98c <ferror@plt+0x1925c>
  41b91c:	ldur	x8, [x29, #-24]
  41b920:	ldr	x0, [x8]
  41b924:	ldr	x1, [sp, #16]
  41b928:	bl	412308 <ferror@plt+0xfbd8>
  41b92c:	str	x0, [sp, #8]
  41b930:	ldr	x8, [sp, #8]
  41b934:	cbz	x8, 41b948 <ferror@plt+0x19218>
  41b938:	ldr	x8, [sp, #8]
  41b93c:	ldur	x9, [x29, #-24]
  41b940:	str	x8, [x9]
  41b944:	b	41b974 <ferror@plt+0x19244>
  41b948:	ldr	x0, [sp, #16]
  41b94c:	bl	41ba7c <ferror@plt+0x1934c>
  41b950:	ldur	x8, [x29, #-24]
  41b954:	ldr	x0, [x8]
  41b958:	bl	41ba3c <ferror@plt+0x1930c>
  41b95c:	ldur	x8, [x29, #-24]
  41b960:	mov	x9, xzr
  41b964:	str	x9, [x8]
  41b968:	mov	w10, #0xfffffff4            	// #-12
  41b96c:	str	w10, [sp, #28]
  41b970:	b	41b98c <ferror@plt+0x1925c>
  41b974:	ldr	w8, [sp, #36]
  41b978:	add	w8, w8, #0x1
  41b97c:	str	w8, [sp, #36]
  41b980:	b	41b88c <ferror@plt+0x1915c>
  41b984:	ldr	w8, [sp, #32]
  41b988:	str	w8, [sp, #28]
  41b98c:	ldr	x0, [sp, #40]
  41b990:	bl	4024e0 <free@plt>
  41b994:	ldr	w8, [sp, #28]
  41b998:	stur	w8, [x29, #-4]
  41b99c:	ldur	w0, [x29, #-4]
  41b9a0:	ldp	x29, x30, [sp, #80]
  41b9a4:	add	sp, sp, #0x60
  41b9a8:	ret
  41b9ac:	sub	sp, sp, #0x40
  41b9b0:	stp	x29, x30, [sp, #48]
  41b9b4:	add	x29, sp, #0x30
  41b9b8:	stur	x0, [x29, #-16]
  41b9bc:	sturb	w1, [x29, #-17]
  41b9c0:	str	x2, [sp, #16]
  41b9c4:	ldr	x0, [sp, #16]
  41b9c8:	bl	4020e0 <strlen@plt>
  41b9cc:	add	x8, x0, #0x1
  41b9d0:	str	x8, [sp]
  41b9d4:	ldr	x8, [sp]
  41b9d8:	add	x0, x8, #0x10
  41b9dc:	bl	402280 <malloc@plt>
  41b9e0:	str	x0, [sp, #8]
  41b9e4:	ldr	x8, [sp, #8]
  41b9e8:	cbnz	x8, 41b9f8 <ferror@plt+0x192c8>
  41b9ec:	mov	x8, xzr
  41b9f0:	stur	x8, [x29, #-8]
  41b9f4:	b	41ba2c <ferror@plt+0x192fc>
  41b9f8:	ldur	x8, [x29, #-16]
  41b9fc:	ldr	x9, [sp, #8]
  41ba00:	str	x8, [x9]
  41ba04:	ldurb	w10, [x29, #-17]
  41ba08:	ldr	x8, [sp, #8]
  41ba0c:	strb	w10, [x8, #8]
  41ba10:	ldr	x8, [sp, #8]
  41ba14:	add	x0, x8, #0x9
  41ba18:	ldr	x1, [sp, #16]
  41ba1c:	ldr	x2, [sp]
  41ba20:	bl	4020a0 <memcpy@plt>
  41ba24:	ldr	x8, [sp, #8]
  41ba28:	stur	x8, [x29, #-8]
  41ba2c:	ldur	x0, [x29, #-8]
  41ba30:	ldp	x29, x30, [sp, #48]
  41ba34:	add	sp, sp, #0x40
  41ba38:	ret
  41ba3c:	sub	sp, sp, #0x20
  41ba40:	stp	x29, x30, [sp, #16]
  41ba44:	add	x29, sp, #0x10
  41ba48:	str	x0, [sp, #8]
  41ba4c:	ldr	x8, [sp, #8]
  41ba50:	cbz	x8, 41ba70 <ferror@plt+0x19340>
  41ba54:	ldr	x8, [sp, #8]
  41ba58:	ldr	x0, [x8, #16]
  41ba5c:	bl	41ba7c <ferror@plt+0x1934c>
  41ba60:	ldr	x0, [sp, #8]
  41ba64:	bl	412668 <ferror@plt+0xff38>
  41ba68:	str	x0, [sp, #8]
  41ba6c:	b	41ba4c <ferror@plt+0x1931c>
  41ba70:	ldp	x29, x30, [sp, #16]
  41ba74:	add	sp, sp, #0x20
  41ba78:	ret
  41ba7c:	sub	sp, sp, #0x20
  41ba80:	stp	x29, x30, [sp, #16]
  41ba84:	add	x29, sp, #0x10
  41ba88:	str	x0, [sp, #8]
  41ba8c:	ldr	x0, [sp, #8]
  41ba90:	bl	4024e0 <free@plt>
  41ba94:	ldp	x29, x30, [sp, #16]
  41ba98:	add	sp, sp, #0x20
  41ba9c:	ret
  41baa0:	sub	sp, sp, #0x20
  41baa4:	str	x0, [sp, #16]
  41baa8:	ldr	x8, [sp, #16]
  41baac:	cbz	x8, 41babc <ferror@plt+0x1938c>
  41bab0:	ldr	x8, [sp, #16]
  41bab4:	ldr	x8, [x8, #16]
  41bab8:	cbnz	x8, 41bac8 <ferror@plt+0x19398>
  41babc:	mov	x8, xzr
  41bac0:	str	x8, [sp, #24]
  41bac4:	b	41bae0 <ferror@plt+0x193b0>
  41bac8:	ldr	x8, [sp, #16]
  41bacc:	ldr	x8, [x8, #16]
  41bad0:	str	x8, [sp, #8]
  41bad4:	ldr	x8, [sp, #8]
  41bad8:	add	x8, x8, #0x9
  41badc:	str	x8, [sp, #24]
  41bae0:	ldr	x0, [sp, #24]
  41bae4:	add	sp, sp, #0x20
  41bae8:	ret
  41baec:	sub	sp, sp, #0x20
  41baf0:	str	x0, [sp, #16]
  41baf4:	ldr	x8, [sp, #16]
  41baf8:	cbz	x8, 41bb08 <ferror@plt+0x193d8>
  41bafc:	ldr	x8, [sp, #16]
  41bb00:	ldr	x8, [x8, #16]
  41bb04:	cbnz	x8, 41bb10 <ferror@plt+0x193e0>
  41bb08:	str	xzr, [sp, #24]
  41bb0c:	b	41bb28 <ferror@plt+0x193f8>
  41bb10:	ldr	x8, [sp, #16]
  41bb14:	ldr	x8, [x8, #16]
  41bb18:	str	x8, [sp, #8]
  41bb1c:	ldr	x8, [sp, #8]
  41bb20:	ldr	x8, [x8]
  41bb24:	str	x8, [sp, #24]
  41bb28:	ldr	x0, [sp, #24]
  41bb2c:	add	sp, sp, #0x20
  41bb30:	ret
  41bb34:	sub	sp, sp, #0x20
  41bb38:	str	x0, [sp, #16]
  41bb3c:	ldr	x8, [sp, #16]
  41bb40:	cbz	x8, 41bb50 <ferror@plt+0x19420>
  41bb44:	ldr	x8, [sp, #16]
  41bb48:	ldr	x8, [x8, #16]
  41bb4c:	cbnz	x8, 41bb58 <ferror@plt+0x19428>
  41bb50:	str	wzr, [sp, #28]
  41bb54:	b	41bb70 <ferror@plt+0x19440>
  41bb58:	ldr	x8, [sp, #16]
  41bb5c:	ldr	x8, [x8, #16]
  41bb60:	str	x8, [sp, #8]
  41bb64:	ldr	x8, [sp, #8]
  41bb68:	ldrb	w9, [x8, #8]
  41bb6c:	str	w9, [sp, #28]
  41bb70:	ldr	w0, [sp, #28]
  41bb74:	add	sp, sp, #0x20
  41bb78:	ret
  41bb7c:	sub	sp, sp, #0xa0
  41bb80:	stp	x29, x30, [sp, #144]
  41bb84:	add	x29, sp, #0x90
  41bb88:	stur	x0, [x29, #-32]
  41bb8c:	mov	w8, #0x1                   	// #1
  41bb90:	and	w9, w1, w8
  41bb94:	sturb	w9, [x29, #-33]
  41bb98:	and	w8, w2, w8
  41bb9c:	sturb	w8, [x29, #-34]
  41bba0:	stur	x3, [x29, #-48]
  41bba4:	stur	wzr, [x29, #-68]
  41bba8:	ldur	x10, [x29, #-32]
  41bbac:	ldrb	w8, [x10, #96]
  41bbb0:	and	w8, w8, #0x1
  41bbb4:	tbnz	w8, #0, 41bbbc <ferror@plt+0x1948c>
  41bbb8:	b	41bbdc <ferror@plt+0x194ac>
  41bbbc:	ldur	x8, [x29, #-32]
  41bbc0:	ldr	x8, [x8]
  41bbc4:	stur	x8, [x29, #-8]
  41bbc8:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41bbcc:	add	x8, x8, #0xac6
  41bbd0:	stur	x8, [x29, #-16]
  41bbd4:	stur	wzr, [x29, #-20]
  41bbd8:	b	41bdd0 <ferror@plt+0x196a0>
  41bbdc:	ldur	x8, [x29, #-32]
  41bbe0:	ldrb	w9, [x8, #96]
  41bbe4:	and	w9, w9, #0xfffffffe
  41bbe8:	orr	w9, w9, #0x1
  41bbec:	strb	w9, [x8, #96]
  41bbf0:	ldur	x0, [x29, #-32]
  41bbf4:	bl	4182e8 <ferror@plt+0x15bb8>
  41bbf8:	stur	x0, [x29, #-56]
  41bbfc:	ldurb	w9, [x29, #-33]
  41bc00:	tbnz	w9, #0, 41bc08 <ferror@plt+0x194d8>
  41bc04:	b	41bca0 <ferror@plt+0x19570>
  41bc08:	ldur	x8, [x29, #-32]
  41bc0c:	ldrb	w9, [x8, #96]
  41bc10:	and	w9, w9, #0xfffffffb
  41bc14:	orr	w9, w9, #0x4
  41bc18:	strb	w9, [x8, #96]
  41bc1c:	ldur	x8, [x29, #-56]
  41bc20:	cbnz	x8, 41bc30 <ferror@plt+0x19500>
  41bc24:	mov	x8, xzr
  41bc28:	str	x8, [sp, #48]
  41bc2c:	b	41bc38 <ferror@plt+0x19508>
  41bc30:	ldur	x8, [x29, #-56]
  41bc34:	str	x8, [sp, #48]
  41bc38:	ldr	x8, [sp, #48]
  41bc3c:	stur	x8, [x29, #-64]
  41bc40:	ldur	x8, [x29, #-64]
  41bc44:	cbz	x8, 41bca0 <ferror@plt+0x19570>
  41bc48:	ldur	x8, [x29, #-64]
  41bc4c:	ldr	x8, [x8, #16]
  41bc50:	str	x8, [sp, #64]
  41bc54:	ldr	x8, [sp, #64]
  41bc58:	ldrb	w9, [x8, #96]
  41bc5c:	and	w9, w9, #0xfffffffb
  41bc60:	orr	w9, w9, #0x4
  41bc64:	strb	w9, [x8, #96]
  41bc68:	ldur	x8, [x29, #-64]
  41bc6c:	ldr	x8, [x8]
  41bc70:	ldur	x9, [x29, #-56]
  41bc74:	cmp	x8, x9
  41bc78:	b.ne	41bc88 <ferror@plt+0x19558>  // b.any
  41bc7c:	mov	x8, xzr
  41bc80:	str	x8, [sp, #40]
  41bc84:	b	41bc94 <ferror@plt+0x19564>
  41bc88:	ldur	x8, [x29, #-64]
  41bc8c:	ldr	x8, [x8]
  41bc90:	str	x8, [sp, #40]
  41bc94:	ldr	x8, [sp, #40]
  41bc98:	stur	x8, [x29, #-64]
  41bc9c:	b	41bc40 <ferror@plt+0x19510>
  41bca0:	ldur	x8, [x29, #-56]
  41bca4:	cbnz	x8, 41bcb4 <ferror@plt+0x19584>
  41bca8:	mov	x8, xzr
  41bcac:	str	x8, [sp, #32]
  41bcb0:	b	41bcbc <ferror@plt+0x1958c>
  41bcb4:	ldur	x8, [x29, #-56]
  41bcb8:	str	x8, [sp, #32]
  41bcbc:	ldr	x8, [sp, #32]
  41bcc0:	stur	x8, [x29, #-64]
  41bcc4:	ldur	x8, [x29, #-64]
  41bcc8:	cbz	x8, 41bd34 <ferror@plt+0x19604>
  41bccc:	ldur	x8, [x29, #-64]
  41bcd0:	ldr	x8, [x8, #16]
  41bcd4:	str	x8, [sp, #56]
  41bcd8:	ldr	x0, [sp, #56]
  41bcdc:	ldur	x1, [x29, #-48]
  41bce0:	bl	41bde0 <ferror@plt+0x196b0>
  41bce4:	stur	w0, [x29, #-68]
  41bce8:	ldur	w9, [x29, #-68]
  41bcec:	cmp	w9, #0x0
  41bcf0:	cset	w9, ge  // ge = tcont
  41bcf4:	tbnz	w9, #0, 41bcfc <ferror@plt+0x195cc>
  41bcf8:	b	41bdc0 <ferror@plt+0x19690>
  41bcfc:	ldur	x8, [x29, #-64]
  41bd00:	ldr	x8, [x8]
  41bd04:	ldur	x9, [x29, #-56]
  41bd08:	cmp	x8, x9
  41bd0c:	b.ne	41bd1c <ferror@plt+0x195ec>  // b.any
  41bd10:	mov	x8, xzr
  41bd14:	str	x8, [sp, #24]
  41bd18:	b	41bd28 <ferror@plt+0x195f8>
  41bd1c:	ldur	x8, [x29, #-64]
  41bd20:	ldr	x8, [x8]
  41bd24:	str	x8, [sp, #24]
  41bd28:	ldr	x8, [sp, #24]
  41bd2c:	stur	x8, [x29, #-64]
  41bd30:	b	41bcc4 <ferror@plt+0x19594>
  41bd34:	ldurb	w8, [x29, #-34]
  41bd38:	tbnz	w8, #0, 41bd40 <ferror@plt+0x19610>
  41bd3c:	b	41bdb0 <ferror@plt+0x19680>
  41bd40:	ldur	x8, [x29, #-48]
  41bd44:	ldr	x0, [x8]
  41bd48:	ldur	x8, [x29, #-32]
  41bd4c:	str	x0, [sp, #16]
  41bd50:	mov	x0, x8
  41bd54:	bl	417ce8 <ferror@plt+0x155b8>
  41bd58:	ldr	x8, [sp, #16]
  41bd5c:	str	x0, [sp, #8]
  41bd60:	mov	x0, x8
  41bd64:	ldr	x1, [sp, #8]
  41bd68:	bl	412308 <ferror@plt+0xfbd8>
  41bd6c:	stur	x0, [x29, #-64]
  41bd70:	ldur	x8, [x29, #-64]
  41bd74:	cbnz	x8, 41bd8c <ferror@plt+0x1965c>
  41bd78:	ldur	x0, [x29, #-32]
  41bd7c:	bl	417d28 <ferror@plt+0x155f8>
  41bd80:	mov	w8, #0xfffffff4            	// #-12
  41bd84:	stur	w8, [x29, #-68]
  41bd88:	b	41bdc0 <ferror@plt+0x19690>
  41bd8c:	ldur	x8, [x29, #-64]
  41bd90:	ldur	x9, [x29, #-48]
  41bd94:	str	x8, [x9]
  41bd98:	ldur	x8, [x29, #-32]
  41bd9c:	ldrb	w10, [x8, #96]
  41bda0:	and	w10, w10, #0xfffffffd
  41bda4:	orr	w10, w10, #0x2
  41bda8:	strb	w10, [x8, #96]
  41bdac:	b	41bdc0 <ferror@plt+0x19690>
  41bdb0:	ldur	x0, [x29, #-32]
  41bdb4:	ldur	x1, [x29, #-48]
  41bdb8:	bl	41bde0 <ferror@plt+0x196b0>
  41bdbc:	stur	w0, [x29, #-68]
  41bdc0:	ldur	x0, [x29, #-56]
  41bdc4:	bl	4177f8 <ferror@plt+0x150c8>
  41bdc8:	ldur	w8, [x29, #-68]
  41bdcc:	stur	w8, [x29, #-20]
  41bdd0:	ldur	w0, [x29, #-20]
  41bdd4:	ldp	x29, x30, [sp, #144]
  41bdd8:	add	sp, sp, #0xa0
  41bddc:	ret
  41bde0:	sub	sp, sp, #0xa0
  41bde4:	stp	x29, x30, [sp, #144]
  41bde8:	add	x29, sp, #0x90
  41bdec:	mov	x8, xzr
  41bdf0:	sub	x9, x29, #0x18
  41bdf4:	sub	x2, x29, #0x20
  41bdf8:	stur	x0, [x29, #-8]
  41bdfc:	stur	x1, [x29, #-16]
  41be00:	stur	x8, [x29, #-24]
  41be04:	stur	x8, [x29, #-32]
  41be08:	ldur	x0, [x29, #-8]
  41be0c:	mov	x1, x9
  41be10:	bl	419904 <ferror@plt+0x171d4>
  41be14:	stur	w0, [x29, #-44]
  41be18:	ldur	w10, [x29, #-44]
  41be1c:	cmp	w10, #0x0
  41be20:	cset	w10, ge  // ge = tcont
  41be24:	tbnz	w10, #0, 41be94 <ferror@plt+0x19764>
  41be28:	ldur	x8, [x29, #-8]
  41be2c:	ldr	x0, [x8]
  41be30:	bl	410dac <ferror@plt+0xe67c>
  41be34:	cmp	w0, #0x3
  41be38:	b.lt	41be90 <ferror@plt+0x19760>  // b.tstop
  41be3c:	ldur	x8, [x29, #-8]
  41be40:	ldr	x0, [x8]
  41be44:	ldur	w9, [x29, #-44]
  41be48:	mov	w10, wzr
  41be4c:	subs	w9, w10, w9
  41be50:	str	x0, [sp, #72]
  41be54:	mov	w0, w9
  41be58:	bl	402370 <strerror@plt>
  41be5c:	ldr	x8, [sp, #72]
  41be60:	str	x0, [sp, #64]
  41be64:	mov	x0, x8
  41be68:	mov	w1, #0x3                   	// #3
  41be6c:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41be70:	add	x2, x2, #0x181
  41be74:	mov	w3, #0x43b                 	// #1083
  41be78:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41be7c:	add	x4, x4, #0xaeb
  41be80:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41be84:	add	x5, x5, #0xb06
  41be88:	ldr	x6, [sp, #64]
  41be8c:	bl	410850 <ferror@plt+0xe120>
  41be90:	b	41c070 <ferror@plt+0x19940>
  41be94:	ldur	x8, [x29, #-24]
  41be98:	cbnz	x8, 41bea8 <ferror@plt+0x19778>
  41be9c:	mov	x8, xzr
  41bea0:	str	x8, [sp, #56]
  41bea4:	b	41beb0 <ferror@plt+0x19780>
  41bea8:	ldur	x8, [x29, #-24]
  41beac:	str	x8, [sp, #56]
  41beb0:	ldr	x8, [sp, #56]
  41beb4:	stur	x8, [x29, #-40]
  41beb8:	ldur	x8, [x29, #-40]
  41bebc:	cbz	x8, 41bf34 <ferror@plt+0x19804>
  41bec0:	ldur	x8, [x29, #-40]
  41bec4:	ldr	x8, [x8, #16]
  41bec8:	stur	x8, [x29, #-56]
  41becc:	ldur	x0, [x29, #-56]
  41bed0:	ldur	x3, [x29, #-16]
  41bed4:	mov	w9, wzr
  41bed8:	and	w1, w9, #0x1
  41bedc:	and	w2, w9, #0x1
  41bee0:	bl	41bb7c <ferror@plt+0x1944c>
  41bee4:	stur	w0, [x29, #-44]
  41bee8:	ldur	w9, [x29, #-44]
  41beec:	cmp	w9, #0x0
  41bef0:	cset	w9, ge  // ge = tcont
  41bef4:	tbnz	w9, #0, 41befc <ferror@plt+0x197cc>
  41bef8:	b	41c070 <ferror@plt+0x19940>
  41befc:	ldur	x8, [x29, #-40]
  41bf00:	ldr	x8, [x8]
  41bf04:	ldur	x9, [x29, #-24]
  41bf08:	cmp	x8, x9
  41bf0c:	b.ne	41bf1c <ferror@plt+0x197ec>  // b.any
  41bf10:	mov	x8, xzr
  41bf14:	str	x8, [sp, #48]
  41bf18:	b	41bf28 <ferror@plt+0x197f8>
  41bf1c:	ldur	x8, [x29, #-40]
  41bf20:	ldr	x8, [x8]
  41bf24:	str	x8, [sp, #48]
  41bf28:	ldr	x8, [sp, #48]
  41bf2c:	stur	x8, [x29, #-40]
  41bf30:	b	41beb8 <ferror@plt+0x19788>
  41bf34:	ldur	x8, [x29, #-16]
  41bf38:	ldr	x0, [x8]
  41bf3c:	ldur	x8, [x29, #-8]
  41bf40:	str	x0, [sp, #40]
  41bf44:	mov	x0, x8
  41bf48:	bl	417ce8 <ferror@plt+0x155b8>
  41bf4c:	ldr	x8, [sp, #40]
  41bf50:	str	x0, [sp, #32]
  41bf54:	mov	x0, x8
  41bf58:	ldr	x1, [sp, #32]
  41bf5c:	bl	412308 <ferror@plt+0xfbd8>
  41bf60:	stur	x0, [x29, #-40]
  41bf64:	ldur	x8, [x29, #-40]
  41bf68:	cbnz	x8, 41bf80 <ferror@plt+0x19850>
  41bf6c:	ldur	x0, [x29, #-8]
  41bf70:	bl	417d28 <ferror@plt+0x155f8>
  41bf74:	mov	w8, #0xfffffff4            	// #-12
  41bf78:	stur	w8, [x29, #-44]
  41bf7c:	b	41c070 <ferror@plt+0x19940>
  41bf80:	ldur	x8, [x29, #-40]
  41bf84:	ldur	x9, [x29, #-16]
  41bf88:	str	x8, [x9]
  41bf8c:	ldur	x8, [x29, #-24]
  41bf90:	mov	w10, #0x1                   	// #1
  41bf94:	str	w10, [sp, #28]
  41bf98:	cbnz	x8, 41bfac <ferror@plt+0x1987c>
  41bf9c:	ldur	x8, [x29, #-32]
  41bfa0:	cmp	x8, #0x0
  41bfa4:	cset	w9, ne  // ne = any
  41bfa8:	str	w9, [sp, #28]
  41bfac:	ldr	w8, [sp, #28]
  41bfb0:	ldur	x9, [x29, #-8]
  41bfb4:	ldrb	w10, [x9, #96]
  41bfb8:	mov	w11, #0x1                   	// #1
  41bfbc:	and	w8, w8, #0x1
  41bfc0:	lsl	w8, w8, w11
  41bfc4:	and	w10, w10, #0xfffffffd
  41bfc8:	orr	w8, w10, w8
  41bfcc:	strb	w8, [x9, #96]
  41bfd0:	ldur	x9, [x29, #-32]
  41bfd4:	cbnz	x9, 41bfe4 <ferror@plt+0x198b4>
  41bfd8:	mov	x8, xzr
  41bfdc:	str	x8, [sp, #16]
  41bfe0:	b	41bfec <ferror@plt+0x198bc>
  41bfe4:	ldur	x8, [x29, #-32]
  41bfe8:	str	x8, [sp, #16]
  41bfec:	ldr	x8, [sp, #16]
  41bff0:	stur	x8, [x29, #-40]
  41bff4:	ldur	x8, [x29, #-40]
  41bff8:	cbz	x8, 41c070 <ferror@plt+0x19940>
  41bffc:	ldur	x8, [x29, #-40]
  41c000:	ldr	x8, [x8, #16]
  41c004:	stur	x8, [x29, #-64]
  41c008:	ldur	x0, [x29, #-64]
  41c00c:	ldur	x3, [x29, #-16]
  41c010:	mov	w9, wzr
  41c014:	and	w1, w9, #0x1
  41c018:	and	w2, w9, #0x1
  41c01c:	bl	41bb7c <ferror@plt+0x1944c>
  41c020:	stur	w0, [x29, #-44]
  41c024:	ldur	w9, [x29, #-44]
  41c028:	cmp	w9, #0x0
  41c02c:	cset	w9, ge  // ge = tcont
  41c030:	tbnz	w9, #0, 41c038 <ferror@plt+0x19908>
  41c034:	b	41c070 <ferror@plt+0x19940>
  41c038:	ldur	x8, [x29, #-40]
  41c03c:	ldr	x8, [x8]
  41c040:	ldur	x9, [x29, #-32]
  41c044:	cmp	x8, x9
  41c048:	b.ne	41c058 <ferror@plt+0x19928>  // b.any
  41c04c:	mov	x8, xzr
  41c050:	str	x8, [sp, #8]
  41c054:	b	41c064 <ferror@plt+0x19934>
  41c058:	ldur	x8, [x29, #-40]
  41c05c:	ldr	x8, [x8]
  41c060:	str	x8, [sp, #8]
  41c064:	ldr	x8, [sp, #8]
  41c068:	stur	x8, [x29, #-40]
  41c06c:	b	41bff4 <ferror@plt+0x198c4>
  41c070:	ldur	x0, [x29, #-24]
  41c074:	bl	4177f8 <ferror@plt+0x150c8>
  41c078:	ldur	x8, [x29, #-32]
  41c07c:	mov	x0, x8
  41c080:	bl	4177f8 <ferror@plt+0x150c8>
  41c084:	ldur	w9, [x29, #-44]
  41c088:	mov	w0, w9
  41c08c:	ldp	x29, x30, [sp, #144]
  41c090:	add	sp, sp, #0xa0
  41c094:	ret
  41c098:	sub	sp, sp, #0x20
  41c09c:	stp	x29, x30, [sp, #16]
  41c0a0:	add	x29, sp, #0x10
  41c0a4:	str	x0, [sp, #8]
  41c0a8:	ldr	x8, [sp, #8]
  41c0ac:	ldr	x0, [x8]
  41c0b0:	bl	4024e0 <free@plt>
  41c0b4:	ldp	x29, x30, [sp, #16]
  41c0b8:	add	sp, sp, #0x20
  41c0bc:	ret
  41c0c0:	sub	sp, sp, #0x60
  41c0c4:	stp	x29, x30, [sp, #80]
  41c0c8:	add	x29, sp, #0x50
  41c0cc:	adrp	x8, 423000 <ferror@plt+0x208d0>
  41c0d0:	add	x8, x8, #0xe89
  41c0d4:	adrp	x9, 422000 <ferror@plt+0x1f8d0>
  41c0d8:	add	x9, x9, #0x4df
  41c0dc:	mov	w10, #0x1                   	// #1
  41c0e0:	mov	w11, #0xffffffff            	// #-1
  41c0e4:	stur	x0, [x29, #-24]
  41c0e8:	stur	x1, [x29, #-32]
  41c0ec:	str	x2, [sp, #40]
  41c0f0:	ldur	x0, [x29, #-24]
  41c0f4:	str	x8, [sp, #16]
  41c0f8:	str	x9, [sp, #8]
  41c0fc:	str	w10, [sp, #4]
  41c100:	str	w11, [sp]
  41c104:	bl	418528 <ferror@plt+0x15df8>
  41c108:	str	x0, [sp, #32]
  41c10c:	ldur	x8, [x29, #-24]
  41c110:	ldr	x8, [x8]
  41c114:	stur	x8, [x29, #-8]
  41c118:	ldr	x8, [sp, #16]
  41c11c:	stur	x8, [x29, #-16]
  41c120:	ldr	x1, [sp, #32]
  41c124:	ldr	x0, [sp, #8]
  41c128:	ldr	w2, [sp, #4]
  41c12c:	bl	402170 <setenv@plt>
  41c130:	ldr	x8, [sp, #40]
  41c134:	mov	x0, x8
  41c138:	bl	402330 <system@plt>
  41c13c:	str	w0, [sp, #28]
  41c140:	ldr	x0, [sp, #8]
  41c144:	bl	4025a0 <unsetenv@plt>
  41c148:	ldr	w10, [sp, #28]
  41c14c:	ldr	w11, [sp]
  41c150:	cmp	w10, w11
  41c154:	b.eq	41c168 <ferror@plt+0x19a38>  // b.none
  41c158:	ldr	w8, [sp, #28]
  41c15c:	and	w8, w8, #0xff00
  41c160:	asr	w8, w8, #8
  41c164:	cbz	w8, 41c1d4 <ferror@plt+0x19aa4>
  41c168:	ldur	x8, [x29, #-24]
  41c16c:	ldr	x0, [x8]
  41c170:	bl	410dac <ferror@plt+0xe67c>
  41c174:	cmp	w0, #0x3
  41c178:	b.lt	41c1b0 <ferror@plt+0x19a80>  // b.tstop
  41c17c:	ldur	x8, [x29, #-24]
  41c180:	ldr	x0, [x8]
  41c184:	ldur	x6, [x29, #-32]
  41c188:	ldr	x7, [sp, #32]
  41c18c:	mov	w1, #0x3                   	// #3
  41c190:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41c194:	add	x2, x2, #0x181
  41c198:	mov	w3, #0x3d3                 	// #979
  41c19c:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41c1a0:	add	x4, x4, #0xb7e
  41c1a4:	adrp	x5, 422000 <ferror@plt+0x1f8d0>
  41c1a8:	add	x5, x5, #0x4ef
  41c1ac:	bl	410850 <ferror@plt+0xe120>
  41c1b0:	ldr	w8, [sp, #28]
  41c1b4:	mov	w9, #0xffffffff            	// #-1
  41c1b8:	cmp	w8, w9
  41c1bc:	b.eq	41c1d4 <ferror@plt+0x19aa4>  // b.none
  41c1c0:	ldr	w8, [sp, #28]
  41c1c4:	and	w8, w8, #0xff00
  41c1c8:	mov	w9, wzr
  41c1cc:	subs	w8, w9, w8, asr #8
  41c1d0:	str	w8, [sp, #28]
  41c1d4:	ldr	w0, [sp, #28]
  41c1d8:	ldp	x29, x30, [sp, #80]
  41c1dc:	add	sp, sp, #0x60
  41c1e0:	ret
  41c1e4:	sub	sp, sp, #0x50
  41c1e8:	stp	x29, x30, [sp, #64]
  41c1ec:	add	x29, sp, #0x40
  41c1f0:	stur	x0, [x29, #-16]
  41c1f4:	stur	x1, [x29, #-24]
  41c1f8:	str	x2, [sp, #32]
  41c1fc:	str	x3, [sp, #24]
  41c200:	ldur	x8, [x29, #-24]
  41c204:	add	x8, x8, #0x8
  41c208:	ldr	x9, [sp, #24]
  41c20c:	add	x8, x8, x9
  41c210:	add	x0, x8, #0x2
  41c214:	bl	402280 <malloc@plt>
  41c218:	str	x0, [sp, #16]
  41c21c:	ldr	x8, [sp, #16]
  41c220:	cbnz	x8, 41c230 <ferror@plt+0x19b00>
  41c224:	mov	x8, xzr
  41c228:	stur	x8, [x29, #-8]
  41c22c:	b	41c2b0 <ferror@plt+0x19b80>
  41c230:	ldr	x8, [sp, #16]
  41c234:	add	x8, x8, #0x8
  41c238:	ldr	x9, [sp, #24]
  41c23c:	add	x8, x8, x9
  41c240:	add	x8, x8, #0x1
  41c244:	ldr	x9, [sp, #16]
  41c248:	str	x8, [x9]
  41c24c:	ldr	x8, [sp, #16]
  41c250:	ldr	x0, [x8]
  41c254:	ldur	x1, [x29, #-16]
  41c258:	ldur	x2, [x29, #-24]
  41c25c:	bl	4020a0 <memcpy@plt>
  41c260:	ldr	x8, [sp, #16]
  41c264:	ldr	x8, [x8]
  41c268:	ldur	x9, [x29, #-24]
  41c26c:	add	x8, x8, x9
  41c270:	mov	w10, #0x0                   	// #0
  41c274:	strb	w10, [x8]
  41c278:	ldr	x8, [sp, #16]
  41c27c:	add	x0, x8, #0x8
  41c280:	ldr	x1, [sp, #32]
  41c284:	ldr	x2, [sp, #24]
  41c288:	str	w10, [sp, #12]
  41c28c:	bl	4020a0 <memcpy@plt>
  41c290:	ldr	x8, [sp, #16]
  41c294:	add	x8, x8, #0x8
  41c298:	ldr	x9, [sp, #24]
  41c29c:	add	x8, x8, x9
  41c2a0:	ldr	w10, [sp, #12]
  41c2a4:	strb	w10, [x8]
  41c2a8:	ldr	x8, [sp, #16]
  41c2ac:	stur	x8, [x29, #-8]
  41c2b0:	ldur	x0, [x29, #-8]
  41c2b4:	ldp	x29, x30, [sp, #64]
  41c2b8:	add	sp, sp, #0x50
  41c2bc:	ret
  41c2c0:	sub	sp, sp, #0x50
  41c2c4:	stp	x29, x30, [sp, #64]
  41c2c8:	add	x29, sp, #0x40
  41c2cc:	mov	x8, #0x14                  	// #20
  41c2d0:	mov	x9, #0x3                   	// #3
  41c2d4:	stur	x0, [x29, #-16]
  41c2d8:	stur	x1, [x29, #-24]
  41c2dc:	str	x8, [sp, #16]
  41c2e0:	ldur	x10, [x29, #-24]
  41c2e4:	mul	x10, x10, x9
  41c2e8:	str	x10, [sp, #8]
  41c2ec:	ldr	x10, [sp, #8]
  41c2f0:	add	x10, x10, #0x14
  41c2f4:	subs	x10, x10, #0x1
  41c2f8:	udiv	x8, x10, x8
  41c2fc:	subs	x8, x8, #0x1
  41c300:	mul	x8, x8, x9
  41c304:	ldr	x9, [sp, #8]
  41c308:	add	x8, x9, x8
  41c30c:	str	x8, [sp, #8]
  41c310:	ldr	x0, [sp, #8]
  41c314:	bl	402280 <malloc@plt>
  41c318:	str	x0, [sp, #32]
  41c31c:	ldr	x8, [sp, #32]
  41c320:	cbnz	x8, 41c330 <ferror@plt+0x19c00>
  41c324:	mov	x8, xzr
  41c328:	stur	x8, [x29, #-8]
  41c32c:	b	41c40c <ferror@plt+0x19cdc>
  41c330:	str	wzr, [sp, #28]
  41c334:	str	wzr, [sp, #24]
  41c338:	ldr	w8, [sp, #28]
  41c33c:	ldur	x9, [x29, #-24]
  41c340:	cmp	w8, w9
  41c344:	b.ge	41c404 <ferror@plt+0x19cd4>  // b.tcont
  41c348:	ldr	x8, [sp, #32]
  41c34c:	ldrsw	x9, [sp, #24]
  41c350:	add	x0, x8, x9
  41c354:	ldur	x8, [x29, #-16]
  41c358:	ldrsw	x9, [sp, #28]
  41c35c:	ldrb	w2, [x8, x9]
  41c360:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41c364:	add	x1, x1, #0xbd3
  41c368:	bl	402190 <sprintf@plt>
  41c36c:	ldr	w10, [sp, #24]
  41c370:	add	w10, w10, w0
  41c374:	str	w10, [sp, #24]
  41c378:	ldr	w10, [sp, #28]
  41c37c:	ldur	x8, [x29, #-24]
  41c380:	subs	w8, w8, #0x1
  41c384:	cmp	w10, w8
  41c388:	b.ge	41c3f4 <ferror@plt+0x19cc4>  // b.tcont
  41c38c:	ldr	x8, [sp, #32]
  41c390:	ldrsw	x9, [sp, #24]
  41c394:	mov	w10, w9
  41c398:	add	w10, w10, #0x1
  41c39c:	str	w10, [sp, #24]
  41c3a0:	add	x8, x8, x9
  41c3a4:	mov	w10, #0x3a                  	// #58
  41c3a8:	strb	w10, [x8]
  41c3ac:	ldr	w10, [sp, #28]
  41c3b0:	add	w10, w10, #0x1
  41c3b4:	mov	w0, w10
  41c3b8:	sxtw	x8, w0
  41c3bc:	mov	x9, #0x14                  	// #20
  41c3c0:	udiv	x11, x8, x9
  41c3c4:	mul	x9, x11, x9
  41c3c8:	subs	x8, x8, x9
  41c3cc:	cbnz	x8, 41c3f4 <ferror@plt+0x19cc4>
  41c3d0:	ldr	x8, [sp, #32]
  41c3d4:	ldrsw	x9, [sp, #24]
  41c3d8:	add	x0, x8, x9
  41c3dc:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41c3e0:	add	x1, x1, #0xbd8
  41c3e4:	bl	402190 <sprintf@plt>
  41c3e8:	ldr	w10, [sp, #24]
  41c3ec:	add	w10, w10, w0
  41c3f0:	str	w10, [sp, #24]
  41c3f4:	ldr	w8, [sp, #28]
  41c3f8:	add	w8, w8, #0x1
  41c3fc:	str	w8, [sp, #28]
  41c400:	b	41c338 <ferror@plt+0x19c08>
  41c404:	ldr	x8, [sp, #32]
  41c408:	stur	x8, [x29, #-8]
  41c40c:	ldur	x0, [x29, #-8]
  41c410:	ldp	x29, x30, [sp, #64]
  41c414:	add	sp, sp, #0x50
  41c418:	ret
  41c41c:	sub	sp, sp, #0x20
  41c420:	stp	x29, x30, [sp, #16]
  41c424:	add	x29, sp, #0x10
  41c428:	str	x0, [sp]
  41c42c:	ldr	x8, [sp]
  41c430:	ldr	x8, [x8, #56]
  41c434:	cbz	x8, 41c448 <ferror@plt+0x19d18>
  41c438:	ldr	x8, [sp]
  41c43c:	ldr	x8, [x8, #56]
  41c440:	str	x8, [sp, #8]
  41c444:	b	41c470 <ferror@plt+0x19d40>
  41c448:	ldr	x8, [sp]
  41c44c:	ldr	x0, [x8, #32]
  41c450:	ldr	x8, [sp]
  41c454:	ldr	x1, [x8, #24]
  41c458:	bl	41d14c <ferror@plt+0x1aa1c>
  41c45c:	ldr	x8, [sp]
  41c460:	str	x0, [x8, #56]
  41c464:	ldr	x8, [sp]
  41c468:	ldr	x8, [x8, #56]
  41c46c:	str	x8, [sp, #8]
  41c470:	ldr	x0, [sp, #8]
  41c474:	ldp	x29, x30, [sp, #16]
  41c478:	add	sp, sp, #0x20
  41c47c:	ret
  41c480:	stp	x29, x30, [sp, #-16]!
  41c484:	mov	x29, sp
  41c488:	sub	sp, sp, #0x50
  41c48c:	mov	x8, #0x1                   	// #1
  41c490:	mov	x9, #0x40                  	// #64
  41c494:	stur	x0, [x29, #-16]
  41c498:	stur	x1, [x29, #-24]
  41c49c:	mov	x0, x8
  41c4a0:	mov	x1, x9
  41c4a4:	bl	4022f0 <calloc@plt>
  41c4a8:	stur	x0, [x29, #-32]
  41c4ac:	stur	xzr, [x29, #-48]
  41c4b0:	ldur	x8, [x29, #-32]
  41c4b4:	cbnz	x8, 41c4c4 <ferror@plt+0x19d94>
  41c4b8:	mov	x8, xzr
  41c4bc:	stur	x8, [x29, #-8]
  41c4c0:	b	41c72c <ferror@plt+0x19ffc>
  41c4c4:	ldur	x0, [x29, #-24]
  41c4c8:	mov	w1, #0x80000               	// #524288
  41c4cc:	bl	402290 <open@plt>
  41c4d0:	ldur	x8, [x29, #-32]
  41c4d4:	str	w0, [x8, #16]
  41c4d8:	ldur	x8, [x29, #-32]
  41c4dc:	ldr	w9, [x8, #16]
  41c4e0:	cmp	w9, #0x0
  41c4e4:	cset	w9, ge  // ge = tcont
  41c4e8:	tbnz	w9, #0, 41c504 <ferror@plt+0x19dd4>
  41c4ec:	bl	402680 <__errno_location@plt>
  41c4f0:	ldr	w8, [x0]
  41c4f4:	mov	w9, wzr
  41c4f8:	subs	w8, w9, w8
  41c4fc:	stur	w8, [x29, #-52]
  41c500:	b	41c6c4 <ferror@plt+0x19f94>
  41c504:	adrp	x8, 436000 <ferror@plt+0x338d0>
  41c508:	add	x8, x8, #0xcf8
  41c50c:	stur	x8, [x29, #-40]
  41c510:	ldur	x8, [x29, #-40]
  41c514:	ldr	x8, [x8, #16]
  41c518:	cbz	x8, 41c54c <ferror@plt+0x19e1c>
  41c51c:	ldur	x8, [x29, #-48]
  41c520:	ldur	x9, [x29, #-40]
  41c524:	ldr	x9, [x9]
  41c528:	cmp	x8, x9
  41c52c:	b.cs	41c53c <ferror@plt+0x19e0c>  // b.hs, b.nlast
  41c530:	ldur	x8, [x29, #-40]
  41c534:	ldr	x8, [x8]
  41c538:	stur	x8, [x29, #-48]
  41c53c:	ldur	x8, [x29, #-40]
  41c540:	add	x8, x8, #0x20
  41c544:	stur	x8, [x29, #-40]
  41c548:	b	41c510 <ferror@plt+0x19de0>
  41c54c:	ldur	x8, [x29, #-32]
  41c550:	mov	w9, #0x0                   	// #0
  41c554:	strb	w9, [x8, #20]
  41c558:	ldur	x8, [x29, #-48]
  41c55c:	cmp	x8, #0x0
  41c560:	cset	w9, ls  // ls = plast
  41c564:	tbnz	w9, #0, 41c684 <ferror@plt+0x19f54>
  41c568:	ldur	x8, [x29, #-48]
  41c56c:	mov	x9, #0x1                   	// #1
  41c570:	add	x8, x8, #0x1
  41c574:	mul	x8, x8, x9
  41c578:	add	x8, x8, #0xf
  41c57c:	and	x8, x8, #0xfffffffffffffff0
  41c580:	mov	x9, sp
  41c584:	subs	x8, x9, x8
  41c588:	mov	sp, x8
  41c58c:	stur	x8, [x29, #-64]
  41c590:	ldur	x8, [x29, #-64]
  41c594:	cbnz	x8, 41c5b0 <ferror@plt+0x19e80>
  41c598:	bl	402680 <__errno_location@plt>
  41c59c:	ldr	w8, [x0]
  41c5a0:	mov	w9, wzr
  41c5a4:	subs	w8, w9, w8
  41c5a8:	stur	w8, [x29, #-52]
  41c5ac:	b	41c6c4 <ferror@plt+0x19f94>
  41c5b0:	ldur	x8, [x29, #-32]
  41c5b4:	ldr	w0, [x8, #16]
  41c5b8:	ldur	x1, [x29, #-64]
  41c5bc:	ldur	x8, [x29, #-48]
  41c5c0:	add	x2, x8, #0x1
  41c5c4:	bl	40fe84 <ferror@plt+0xd754>
  41c5c8:	stur	x0, [x29, #-72]
  41c5cc:	ldur	x8, [x29, #-32]
  41c5d0:	ldr	w0, [x8, #16]
  41c5d4:	mov	x8, xzr
  41c5d8:	mov	x1, x8
  41c5dc:	mov	w9, wzr
  41c5e0:	mov	w2, w9
  41c5e4:	bl	402220 <lseek@plt>
  41c5e8:	ldur	x8, [x29, #-72]
  41c5ec:	ldur	x10, [x29, #-48]
  41c5f0:	cmp	x8, x10
  41c5f4:	b.eq	41c620 <ferror@plt+0x19ef0>  // b.none
  41c5f8:	ldur	x8, [x29, #-72]
  41c5fc:	cmp	x8, #0x0
  41c600:	cset	w9, ge  // ge = tcont
  41c604:	tbnz	w9, #0, 41c614 <ferror@plt+0x19ee4>
  41c608:	ldur	x8, [x29, #-72]
  41c60c:	stur	w8, [x29, #-52]
  41c610:	b	41c61c <ferror@plt+0x19eec>
  41c614:	mov	w8, #0xffffffea            	// #-22
  41c618:	stur	w8, [x29, #-52]
  41c61c:	b	41c6c4 <ferror@plt+0x19f94>
  41c620:	adrp	x8, 436000 <ferror@plt+0x338d0>
  41c624:	add	x8, x8, #0xcf8
  41c628:	stur	x8, [x29, #-40]
  41c62c:	ldur	x8, [x29, #-40]
  41c630:	ldr	x8, [x8, #16]
  41c634:	cbz	x8, 41c668 <ferror@plt+0x19f38>
  41c638:	ldur	x0, [x29, #-64]
  41c63c:	ldur	x8, [x29, #-40]
  41c640:	ldr	x1, [x8, #8]
  41c644:	ldur	x8, [x29, #-40]
  41c648:	ldr	x2, [x8]
  41c64c:	bl	402430 <memcmp@plt>
  41c650:	cbnz	w0, 41c658 <ferror@plt+0x19f28>
  41c654:	b	41c668 <ferror@plt+0x19f38>
  41c658:	ldur	x8, [x29, #-40]
  41c65c:	add	x8, x8, #0x20
  41c660:	stur	x8, [x29, #-40]
  41c664:	b	41c62c <ferror@plt+0x19efc>
  41c668:	ldur	x8, [x29, #-40]
  41c66c:	ldr	x8, [x8, #16]
  41c670:	cbz	x8, 41c684 <ferror@plt+0x19f54>
  41c674:	ldur	x8, [x29, #-40]
  41c678:	add	x8, x8, #0x10
  41c67c:	ldur	x9, [x29, #-32]
  41c680:	str	x8, [x9, #40]
  41c684:	ldur	x8, [x29, #-32]
  41c688:	ldr	x8, [x8, #40]
  41c68c:	cbnz	x8, 41c6a0 <ferror@plt+0x19f70>
  41c690:	ldur	x8, [x29, #-32]
  41c694:	adrp	x9, 436000 <ferror@plt+0x338d0>
  41c698:	add	x9, x9, #0xd58
  41c69c:	str	x9, [x8, #40]
  41c6a0:	ldur	x8, [x29, #-32]
  41c6a4:	ldr	x8, [x8, #40]
  41c6a8:	ldr	x8, [x8]
  41c6ac:	ldur	x0, [x29, #-32]
  41c6b0:	blr	x8
  41c6b4:	stur	w0, [x29, #-52]
  41c6b8:	ldur	x8, [x29, #-16]
  41c6bc:	ldur	x9, [x29, #-32]
  41c6c0:	str	x8, [x9, #48]
  41c6c4:	ldur	w8, [x29, #-52]
  41c6c8:	cmp	w8, #0x0
  41c6cc:	cset	w8, ge  // ge = tcont
  41c6d0:	tbnz	w8, #0, 41c724 <ferror@plt+0x19ff4>
  41c6d4:	ldur	x8, [x29, #-32]
  41c6d8:	ldr	w9, [x8, #16]
  41c6dc:	cmp	w9, #0x0
  41c6e0:	cset	w9, lt  // lt = tstop
  41c6e4:	tbnz	w9, #0, 41c6f4 <ferror@plt+0x19fc4>
  41c6e8:	ldur	x8, [x29, #-32]
  41c6ec:	ldr	w0, [x8, #16]
  41c6f0:	bl	402380 <close@plt>
  41c6f4:	ldur	x0, [x29, #-32]
  41c6f8:	bl	4024e0 <free@plt>
  41c6fc:	ldur	w8, [x29, #-52]
  41c700:	mov	w9, wzr
  41c704:	subs	w8, w9, w8
  41c708:	stur	w8, [x29, #-76]
  41c70c:	bl	402680 <__errno_location@plt>
  41c710:	ldur	w8, [x29, #-76]
  41c714:	str	w8, [x0]
  41c718:	mov	x10, xzr
  41c71c:	stur	x10, [x29, #-8]
  41c720:	b	41c72c <ferror@plt+0x19ffc>
  41c724:	ldur	x8, [x29, #-32]
  41c728:	stur	x8, [x29, #-8]
  41c72c:	ldur	x0, [x29, #-8]
  41c730:	mov	sp, x29
  41c734:	ldp	x29, x30, [sp], #16
  41c738:	ret
  41c73c:	sub	sp, sp, #0x10
  41c740:	str	x0, [sp, #8]
  41c744:	ldr	x8, [sp, #8]
  41c748:	ldr	x0, [x8, #32]
  41c74c:	add	sp, sp, #0x10
  41c750:	ret
  41c754:	sub	sp, sp, #0x10
  41c758:	str	x0, [sp, #8]
  41c75c:	ldr	x8, [sp, #8]
  41c760:	ldr	x0, [x8, #24]
  41c764:	add	sp, sp, #0x10
  41c768:	ret
  41c76c:	sub	sp, sp, #0x10
  41c770:	str	x0, [sp, #8]
  41c774:	ldr	x8, [sp, #8]
  41c778:	ldrb	w9, [x8, #20]
  41c77c:	and	w0, w9, #0x1
  41c780:	add	sp, sp, #0x10
  41c784:	ret
  41c788:	sub	sp, sp, #0x10
  41c78c:	str	x0, [sp, #8]
  41c790:	ldr	x8, [sp, #8]
  41c794:	ldr	w0, [x8, #16]
  41c798:	add	sp, sp, #0x10
  41c79c:	ret
  41c7a0:	sub	sp, sp, #0x20
  41c7a4:	stp	x29, x30, [sp, #16]
  41c7a8:	add	x29, sp, #0x10
  41c7ac:	str	x0, [sp, #8]
  41c7b0:	ldr	x8, [sp, #8]
  41c7b4:	ldr	x8, [x8, #56]
  41c7b8:	cbz	x8, 41c7c8 <ferror@plt+0x1a098>
  41c7bc:	ldr	x8, [sp, #8]
  41c7c0:	ldr	x0, [x8, #56]
  41c7c4:	bl	41d9d4 <ferror@plt+0x1b2a4>
  41c7c8:	ldr	x8, [sp, #8]
  41c7cc:	ldr	x8, [x8, #40]
  41c7d0:	ldr	x8, [x8, #8]
  41c7d4:	ldr	x0, [sp, #8]
  41c7d8:	blr	x8
  41c7dc:	ldr	x8, [sp, #8]
  41c7e0:	ldr	w9, [x8, #16]
  41c7e4:	cmp	w9, #0x0
  41c7e8:	cset	w9, lt  // lt = tstop
  41c7ec:	tbnz	w9, #0, 41c7fc <ferror@plt+0x1a0cc>
  41c7f0:	ldr	x8, [sp, #8]
  41c7f4:	ldr	w0, [x8, #16]
  41c7f8:	bl	402380 <close@plt>
  41c7fc:	ldr	x0, [sp, #8]
  41c800:	bl	4024e0 <free@plt>
  41c804:	ldp	x29, x30, [sp, #16]
  41c808:	add	sp, sp, #0x20
  41c80c:	ret
  41c810:	sub	sp, sp, #0xe0
  41c814:	stp	x29, x30, [sp, #208]
  41c818:	add	x29, sp, #0xd0
  41c81c:	mov	x2, #0x88                  	// #136
  41c820:	mov	x1, #0xffffffffffffffff    	// #-1
  41c824:	mov	w8, #0x8                   	// #8
  41c828:	mov	w9, wzr
  41c82c:	add	x10, sp, #0x38
  41c830:	stur	x0, [x29, #-16]
  41c834:	mov	x0, x10
  41c838:	str	x1, [sp, #40]
  41c83c:	mov	w1, w9
  41c840:	str	w8, [sp, #36]
  41c844:	str	x10, [sp, #24]
  41c848:	bl	4022c0 <memset@plt>
  41c84c:	ldr	x0, [sp, #24]
  41c850:	ldr	x1, [sp, #40]
  41c854:	ldr	w2, [sp, #36]
  41c858:	bl	402420 <lzma_stream_decoder@plt>
  41c85c:	str	w0, [sp, #52]
  41c860:	ldr	w8, [sp, #52]
  41c864:	cmp	w8, #0x5
  41c868:	b.ne	41c8d8 <ferror@plt+0x1a1a8>  // b.any
  41c86c:	ldur	x8, [x29, #-16]
  41c870:	ldr	x0, [x8, #48]
  41c874:	bl	410dac <ferror@plt+0xe67c>
  41c878:	cmp	w0, #0x3
  41c87c:	b.lt	41c8cc <ferror@plt+0x1a19c>  // b.tstop
  41c880:	ldur	x8, [x29, #-16]
  41c884:	ldr	x0, [x8, #48]
  41c888:	mov	w9, #0xc                   	// #12
  41c88c:	str	x0, [sp, #16]
  41c890:	mov	w0, w9
  41c894:	bl	402370 <strerror@plt>
  41c898:	ldr	x8, [sp, #16]
  41c89c:	str	x0, [sp, #8]
  41c8a0:	mov	x0, x8
  41c8a4:	mov	w1, #0x3                   	// #3
  41c8a8:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41c8ac:	add	x2, x2, #0xbfc
  41c8b0:	mov	w3, #0x97                  	// #151
  41c8b4:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41c8b8:	add	x4, x4, #0xc13
  41c8bc:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41c8c0:	add	x5, x5, #0xc1b
  41c8c4:	ldr	x6, [sp, #8]
  41c8c8:	bl	410850 <ferror@plt+0xe120>
  41c8cc:	mov	w8, #0xfffffff4            	// #-12
  41c8d0:	stur	w8, [x29, #-4]
  41c8d4:	b	41c954 <ferror@plt+0x1a224>
  41c8d8:	ldr	w8, [sp, #52]
  41c8dc:	cbz	w8, 41c92c <ferror@plt+0x1a1fc>
  41c8e0:	ldur	x8, [x29, #-16]
  41c8e4:	ldr	x0, [x8, #48]
  41c8e8:	bl	410dac <ferror@plt+0xe67c>
  41c8ec:	cmp	w0, #0x3
  41c8f0:	b.lt	41c920 <ferror@plt+0x1a1f0>  // b.tstop
  41c8f4:	ldur	x8, [x29, #-16]
  41c8f8:	ldr	x0, [x8, #48]
  41c8fc:	mov	w1, #0x3                   	// #3
  41c900:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41c904:	add	x2, x2, #0xbfc
  41c908:	mov	w3, #0x9a                  	// #154
  41c90c:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41c910:	add	x4, x4, #0xc13
  41c914:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41c918:	add	x5, x5, #0xc23
  41c91c:	bl	410850 <ferror@plt+0xe120>
  41c920:	mov	w8, #0xffffffea            	// #-22
  41c924:	stur	w8, [x29, #-4]
  41c928:	b	41c954 <ferror@plt+0x1a224>
  41c92c:	ldur	x1, [x29, #-16]
  41c930:	add	x8, sp, #0x38
  41c934:	mov	x0, x8
  41c938:	str	x8, [sp]
  41c93c:	bl	41cc14 <ferror@plt+0x1a4e4>
  41c940:	str	w0, [sp, #48]
  41c944:	ldr	x0, [sp]
  41c948:	bl	402460 <lzma_end@plt>
  41c94c:	ldr	w9, [sp, #48]
  41c950:	stur	w9, [x29, #-4]
  41c954:	ldur	w0, [x29, #-4]
  41c958:	ldp	x29, x30, [sp, #208]
  41c95c:	add	sp, sp, #0xe0
  41c960:	ret
  41c964:	sub	sp, sp, #0x20
  41c968:	stp	x29, x30, [sp, #16]
  41c96c:	add	x29, sp, #0x10
  41c970:	str	x0, [sp, #8]
  41c974:	ldr	x8, [sp, #8]
  41c978:	ldrb	w9, [x8]
  41c97c:	tbnz	w9, #0, 41c984 <ferror@plt+0x1a254>
  41c980:	b	41c990 <ferror@plt+0x1a260>
  41c984:	ldr	x8, [sp, #8]
  41c988:	ldr	x0, [x8, #32]
  41c98c:	bl	4024e0 <free@plt>
  41c990:	ldp	x29, x30, [sp, #16]
  41c994:	add	sp, sp, #0x20
  41c998:	ret
  41c99c:	sub	sp, sp, #0x70
  41c9a0:	stp	x29, x30, [sp, #96]
  41c9a4:	add	x29, sp, #0x60
  41c9a8:	mov	x8, xzr
  41c9ac:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41c9b0:	add	x1, x1, #0xcc8
  41c9b4:	stur	x0, [x29, #-16]
  41c9b8:	stur	wzr, [x29, #-20]
  41c9bc:	stur	xzr, [x29, #-32]
  41c9c0:	stur	xzr, [x29, #-40]
  41c9c4:	str	x8, [sp, #48]
  41c9c8:	str	x1, [sp, #8]
  41c9cc:	bl	402680 <__errno_location@plt>
  41c9d0:	str	wzr, [x0]
  41c9d4:	ldur	x8, [x29, #-16]
  41c9d8:	ldr	w0, [x8, #16]
  41c9dc:	ldr	x1, [sp, #8]
  41c9e0:	bl	402210 <gzdopen@plt>
  41c9e4:	ldur	x8, [x29, #-16]
  41c9e8:	str	x0, [x8, #8]
  41c9ec:	ldur	x8, [x29, #-16]
  41c9f0:	ldr	x8, [x8, #8]
  41c9f4:	cbnz	x8, 41ca18 <ferror@plt+0x1a2e8>
  41c9f8:	bl	402680 <__errno_location@plt>
  41c9fc:	ldr	w8, [x0]
  41ca00:	mov	w9, wzr
  41ca04:	subs	w8, w9, w8
  41ca08:	stur	w8, [x29, #-4]
  41ca0c:	mov	w8, #0x1                   	// #1
  41ca10:	str	w8, [sp, #44]
  41ca14:	b	41cbb8 <ferror@plt+0x1a488>
  41ca18:	ldur	x8, [x29, #-16]
  41ca1c:	mov	w9, #0xffffffff            	// #-1
  41ca20:	str	w9, [x8, #16]
  41ca24:	ldur	x8, [x29, #-32]
  41ca28:	ldur	x9, [x29, #-40]
  41ca2c:	cmp	x8, x9
  41ca30:	b.ne	41ca7c <ferror@plt+0x1a34c>  // b.any
  41ca34:	ldr	x0, [sp, #48]
  41ca38:	ldur	x8, [x29, #-40]
  41ca3c:	add	x1, x8, #0x400, lsl #12
  41ca40:	bl	402320 <realloc@plt>
  41ca44:	str	x0, [sp, #32]
  41ca48:	ldr	x8, [sp, #32]
  41ca4c:	cbnz	x8, 41ca68 <ferror@plt+0x1a338>
  41ca50:	bl	402680 <__errno_location@plt>
  41ca54:	ldr	w8, [x0]
  41ca58:	mov	w9, wzr
  41ca5c:	subs	w8, w9, w8
  41ca60:	stur	w8, [x29, #-20]
  41ca64:	b	41cb9c <ferror@plt+0x1a46c>
  41ca68:	ldur	x8, [x29, #-40]
  41ca6c:	add	x8, x8, #0x400, lsl #12
  41ca70:	stur	x8, [x29, #-40]
  41ca74:	ldr	x8, [sp, #32]
  41ca78:	str	x8, [sp, #48]
  41ca7c:	ldur	x8, [x29, #-16]
  41ca80:	ldr	x0, [x8, #8]
  41ca84:	ldr	x8, [sp, #48]
  41ca88:	ldur	x9, [x29, #-32]
  41ca8c:	add	x1, x8, x9
  41ca90:	ldur	x8, [x29, #-40]
  41ca94:	ldur	x9, [x29, #-32]
  41ca98:	subs	x8, x8, x9
  41ca9c:	mov	w2, w8
  41caa0:	bl	402390 <gzread@plt>
  41caa4:	str	w0, [sp, #40]
  41caa8:	ldr	w8, [sp, #40]
  41caac:	cbnz	w8, 41cab4 <ferror@plt+0x1a384>
  41cab0:	b	41cb6c <ferror@plt+0x1a43c>
  41cab4:	ldr	w8, [sp, #40]
  41cab8:	cmp	w8, #0x0
  41cabc:	cset	w8, ge  // ge = tcont
  41cac0:	tbnz	w8, #0, 41cb58 <ferror@plt+0x1a428>
  41cac4:	ldur	x8, [x29, #-16]
  41cac8:	ldr	x0, [x8, #8]
  41cacc:	add	x1, sp, #0x1c
  41cad0:	bl	4024d0 <gzerror@plt>
  41cad4:	str	x0, [sp, #16]
  41cad8:	ldur	x8, [x29, #-16]
  41cadc:	ldr	x0, [x8, #48]
  41cae0:	bl	410dac <ferror@plt+0xe67c>
  41cae4:	cmp	w0, #0x3
  41cae8:	b.lt	41cb1c <ferror@plt+0x1a3ec>  // b.tstop
  41caec:	ldur	x8, [x29, #-16]
  41caf0:	ldr	x0, [x8, #48]
  41caf4:	ldr	x6, [sp, #16]
  41caf8:	mov	w1, #0x3                   	// #3
  41cafc:	adrp	x2, 425000 <ferror@plt+0x228d0>
  41cb00:	add	x2, x2, #0xbfc
  41cb04:	mov	w3, #0xce                  	// #206
  41cb08:	adrp	x4, 425000 <ferror@plt+0x228d0>
  41cb0c:	add	x4, x4, #0xccb
  41cb10:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41cb14:	add	x5, x5, #0xcd5
  41cb18:	bl	410850 <ferror@plt+0xe120>
  41cb1c:	ldr	w8, [sp, #28]
  41cb20:	mov	w9, #0xffffffff            	// #-1
  41cb24:	cmp	w8, w9
  41cb28:	b.ne	41cb44 <ferror@plt+0x1a414>  // b.any
  41cb2c:	bl	402680 <__errno_location@plt>
  41cb30:	ldr	w8, [x0]
  41cb34:	mov	w9, wzr
  41cb38:	subs	w8, w9, w8
  41cb3c:	str	w8, [sp, #4]
  41cb40:	b	41cb4c <ferror@plt+0x1a41c>
  41cb44:	mov	w8, #0xffffffea            	// #-22
  41cb48:	str	w8, [sp, #4]
  41cb4c:	ldr	w8, [sp, #4]
  41cb50:	stur	w8, [x29, #-20]
  41cb54:	b	41cb9c <ferror@plt+0x1a46c>
  41cb58:	ldrsw	x8, [sp, #40]
  41cb5c:	ldur	x9, [x29, #-32]
  41cb60:	add	x8, x9, x8
  41cb64:	stur	x8, [x29, #-32]
  41cb68:	b	41ca24 <ferror@plt+0x1a2f4>
  41cb6c:	ldr	x8, [sp, #48]
  41cb70:	ldur	x9, [x29, #-16]
  41cb74:	str	x8, [x9, #32]
  41cb78:	ldur	x8, [x29, #-32]
  41cb7c:	ldur	x9, [x29, #-16]
  41cb80:	str	x8, [x9, #24]
  41cb84:	mov	x8, xzr
  41cb88:	str	x8, [sp, #48]
  41cb8c:	stur	wzr, [x29, #-4]
  41cb90:	mov	w10, #0x1                   	// #1
  41cb94:	str	w10, [sp, #44]
  41cb98:	b	41cbb8 <ferror@plt+0x1a488>
  41cb9c:	ldur	x8, [x29, #-16]
  41cba0:	ldr	x0, [x8, #8]
  41cba4:	bl	4020c0 <gzclose@plt>
  41cba8:	ldur	w9, [x29, #-20]
  41cbac:	stur	w9, [x29, #-4]
  41cbb0:	mov	w9, #0x1                   	// #1
  41cbb4:	str	w9, [sp, #44]
  41cbb8:	add	x0, sp, #0x30
  41cbbc:	bl	41d028 <ferror@plt+0x1a8f8>
  41cbc0:	ldur	w0, [x29, #-4]
  41cbc4:	ldp	x29, x30, [sp, #96]
  41cbc8:	add	sp, sp, #0x70
  41cbcc:	ret
  41cbd0:	sub	sp, sp, #0x20
  41cbd4:	stp	x29, x30, [sp, #16]
  41cbd8:	add	x29, sp, #0x10
  41cbdc:	str	x0, [sp, #8]
  41cbe0:	ldr	x8, [sp, #8]
  41cbe4:	ldr	x8, [x8, #8]
  41cbe8:	cbnz	x8, 41cbf0 <ferror@plt+0x1a4c0>
  41cbec:	b	41cc08 <ferror@plt+0x1a4d8>
  41cbf0:	ldr	x8, [sp, #8]
  41cbf4:	ldr	x0, [x8, #32]
  41cbf8:	bl	4024e0 <free@plt>
  41cbfc:	ldr	x8, [sp, #8]
  41cc00:	ldr	x0, [x8, #8]
  41cc04:	bl	4020c0 <gzclose@plt>
  41cc08:	ldp	x29, x30, [sp, #16]
  41cc0c:	add	sp, sp, #0x20
  41cc10:	ret
  41cc14:	stp	x29, x30, [sp, #-32]!
  41cc18:	str	x28, [sp, #16]
  41cc1c:	mov	x29, sp
  41cc20:	sub	sp, sp, #0x4, lsl #12
  41cc24:	sub	sp, sp, #0x60
  41cc28:	sub	x8, x29, #0x4
  41cc2c:	mov	x9, xzr
  41cc30:	mov	x10, #0x2000                	// #8192
  41cc34:	add	x11, sp, #0x48
  41cc38:	stur	x0, [x29, #-16]
  41cc3c:	stur	x1, [x29, #-24]
  41cc40:	str	wzr, [sp, #68]
  41cc44:	str	x9, [sp, #56]
  41cc48:	str	xzr, [sp, #48]
  41cc4c:	ldur	x9, [x29, #-16]
  41cc50:	str	xzr, [x9, #8]
  41cc54:	ldur	x9, [x29, #-16]
  41cc58:	str	x11, [x9, #24]
  41cc5c:	ldur	x9, [x29, #-16]
  41cc60:	str	x10, [x9, #32]
  41cc64:	str	x8, [sp, #16]
  41cc68:	ldur	x8, [x29, #-16]
  41cc6c:	ldr	x8, [x8, #8]
  41cc70:	cbnz	x8, 41cce4 <ferror@plt+0x1a5b4>
  41cc74:	ldur	x8, [x29, #-24]
  41cc78:	ldr	w0, [x8, #16]
  41cc7c:	add	x1, sp, #0x2, lsl #12
  41cc80:	add	x1, x1, #0x48
  41cc84:	mov	x2, #0x2000                	// #8192
  41cc88:	bl	4025c0 <read@plt>
  41cc8c:	str	x0, [sp, #40]
  41cc90:	ldr	x8, [sp, #40]
  41cc94:	cmp	x8, #0x0
  41cc98:	cset	w9, ge  // ge = tcont
  41cc9c:	tbnz	w9, #0, 41ccb8 <ferror@plt+0x1a588>
  41cca0:	bl	402680 <__errno_location@plt>
  41cca4:	ldr	w8, [x0]
  41cca8:	mov	w9, wzr
  41ccac:	subs	w8, w9, w8
  41ccb0:	str	w8, [sp, #64]
  41ccb4:	b	41ce08 <ferror@plt+0x1a6d8>
  41ccb8:	ldur	x8, [x29, #-16]
  41ccbc:	add	x9, sp, #0x2, lsl #12
  41ccc0:	add	x9, x9, #0x48
  41ccc4:	str	x9, [x8]
  41ccc8:	ldr	x8, [sp, #40]
  41cccc:	ldur	x9, [x29, #-16]
  41ccd0:	str	x8, [x9, #8]
  41ccd4:	ldr	x8, [sp, #40]
  41ccd8:	cbnz	x8, 41cce4 <ferror@plt+0x1a5b4>
  41ccdc:	mov	w8, #0x3                   	// #3
  41cce0:	str	w8, [sp, #68]
  41cce4:	ldur	x0, [x29, #-16]
  41cce8:	ldr	w1, [sp, #68]
  41ccec:	bl	402130 <lzma_code@plt>
  41ccf0:	str	w0, [sp, #64]
  41ccf4:	ldur	x8, [x29, #-16]
  41ccf8:	ldr	x8, [x8, #32]
  41ccfc:	cbz	x8, 41cd08 <ferror@plt+0x1a5d8>
  41cd00:	ldr	w8, [sp, #64]
  41cd04:	cbz	w8, 41cda4 <ferror@plt+0x1a674>
  41cd08:	ldur	x8, [x29, #-16]
  41cd0c:	ldr	x8, [x8, #32]
  41cd10:	mov	x9, #0x2000                	// #8192
  41cd14:	subs	x8, x9, x8
  41cd18:	str	x8, [sp, #32]
  41cd1c:	ldr	x0, [sp, #56]
  41cd20:	ldr	x8, [sp, #48]
  41cd24:	ldr	x9, [sp, #32]
  41cd28:	add	x1, x8, x9
  41cd2c:	bl	402320 <realloc@plt>
  41cd30:	str	x0, [sp, #24]
  41cd34:	ldr	x8, [sp, #24]
  41cd38:	cbnz	x8, 41cd54 <ferror@plt+0x1a624>
  41cd3c:	bl	402680 <__errno_location@plt>
  41cd40:	ldr	w8, [x0]
  41cd44:	mov	w9, wzr
  41cd48:	subs	w8, w9, w8
  41cd4c:	str	w8, [sp, #64]
  41cd50:	b	41ce08 <ferror@plt+0x1a6d8>
  41cd54:	ldr	x8, [sp, #24]
  41cd58:	ldr	x9, [sp, #48]
  41cd5c:	add	x0, x8, x9
  41cd60:	ldr	x2, [sp, #32]
  41cd64:	add	x8, sp, #0x48
  41cd68:	mov	x1, x8
  41cd6c:	str	x8, [sp, #8]
  41cd70:	bl	4020a0 <memcpy@plt>
  41cd74:	ldr	x8, [sp, #32]
  41cd78:	ldr	x9, [sp, #48]
  41cd7c:	add	x8, x9, x8
  41cd80:	str	x8, [sp, #48]
  41cd84:	ldr	x8, [sp, #24]
  41cd88:	str	x8, [sp, #56]
  41cd8c:	ldur	x8, [x29, #-16]
  41cd90:	ldr	x9, [sp, #8]
  41cd94:	str	x9, [x8, #24]
  41cd98:	ldur	x8, [x29, #-16]
  41cd9c:	mov	x10, #0x2000                	// #8192
  41cda0:	str	x10, [x8, #32]
  41cda4:	ldr	w8, [sp, #64]
  41cda8:	cmp	w8, #0x1
  41cdac:	b.ne	41cdb4 <ferror@plt+0x1a684>  // b.any
  41cdb0:	b	41cdd8 <ferror@plt+0x1a6a8>
  41cdb4:	ldr	w8, [sp, #64]
  41cdb8:	cbz	w8, 41cdd4 <ferror@plt+0x1a6a4>
  41cdbc:	ldur	x0, [x29, #-24]
  41cdc0:	ldr	w1, [sp, #64]
  41cdc4:	bl	41ce38 <ferror@plt+0x1a708>
  41cdc8:	mov	w8, #0xffffffea            	// #-22
  41cdcc:	str	w8, [sp, #64]
  41cdd0:	b	41ce08 <ferror@plt+0x1a6d8>
  41cdd4:	b	41cc68 <ferror@plt+0x1a538>
  41cdd8:	ldur	x8, [x29, #-24]
  41cddc:	mov	w9, #0x1                   	// #1
  41cde0:	strb	w9, [x8]
  41cde4:	ldr	x8, [sp, #56]
  41cde8:	ldur	x10, [x29, #-24]
  41cdec:	str	x8, [x10, #32]
  41cdf0:	ldr	x8, [sp, #48]
  41cdf4:	ldur	x10, [x29, #-24]
  41cdf8:	str	x8, [x10, #24]
  41cdfc:	ldr	x8, [sp, #16]
  41ce00:	str	wzr, [x8]
  41ce04:	b	41ce1c <ferror@plt+0x1a6ec>
  41ce08:	ldr	x0, [sp, #56]
  41ce0c:	bl	4024e0 <free@plt>
  41ce10:	ldr	w8, [sp, #64]
  41ce14:	ldr	x9, [sp, #16]
  41ce18:	str	w8, [x9]
  41ce1c:	ldr	x8, [sp, #16]
  41ce20:	ldr	w0, [x8]
  41ce24:	add	sp, sp, #0x4, lsl #12
  41ce28:	add	sp, sp, #0x60
  41ce2c:	ldr	x28, [sp, #16]
  41ce30:	ldp	x29, x30, [sp], #32
  41ce34:	ret
  41ce38:	sub	sp, sp, #0x50
  41ce3c:	stp	x29, x30, [sp, #64]
  41ce40:	add	x29, sp, #0x40
  41ce44:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41ce48:	add	x8, x8, #0xbfc
  41ce4c:	adrp	x9, 425000 <ferror@plt+0x228d0>
  41ce50:	add	x9, x9, #0xc3d
  41ce54:	stur	x0, [x29, #-8]
  41ce58:	stur	w1, [x29, #-12]
  41ce5c:	ldur	w10, [x29, #-12]
  41ce60:	subs	w10, w10, #0x5
  41ce64:	mov	w11, w10
  41ce68:	ubfx	x11, x11, #0, #32
  41ce6c:	cmp	x11, #0x5
  41ce70:	stur	x8, [x29, #-24]
  41ce74:	str	x9, [sp, #32]
  41ce78:	str	x11, [sp, #24]
  41ce7c:	b.hi	41cfe4 <ferror@plt+0x1a8b4>  // b.pmore
  41ce80:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41ce84:	add	x8, x8, #0xbdc
  41ce88:	ldr	x11, [sp, #24]
  41ce8c:	ldrsw	x10, [x8, x11, lsl #2]
  41ce90:	add	x9, x8, x10
  41ce94:	br	x9
  41ce98:	ldur	x8, [x29, #-8]
  41ce9c:	ldr	x0, [x8, #48]
  41cea0:	bl	410dac <ferror@plt+0xe67c>
  41cea4:	cmp	w0, #0x3
  41cea8:	b.lt	41cef0 <ferror@plt+0x1a7c0>  // b.tstop
  41ceac:	ldur	x8, [x29, #-8]
  41ceb0:	ldr	x0, [x8, #48]
  41ceb4:	mov	w9, #0xc                   	// #12
  41ceb8:	str	x0, [sp, #16]
  41cebc:	mov	w0, w9
  41cec0:	bl	402370 <strerror@plt>
  41cec4:	ldr	x8, [sp, #16]
  41cec8:	str	x0, [sp, #8]
  41cecc:	mov	x0, x8
  41ced0:	mov	w1, #0x3                   	// #3
  41ced4:	ldur	x2, [x29, #-24]
  41ced8:	mov	w3, #0x44                  	// #68
  41cedc:	ldr	x4, [sp, #32]
  41cee0:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41cee4:	add	x5, x5, #0xc1b
  41cee8:	ldr	x6, [sp, #8]
  41ceec:	bl	410850 <ferror@plt+0xe120>
  41cef0:	b	41d01c <ferror@plt+0x1a8ec>
  41cef4:	ldur	x8, [x29, #-8]
  41cef8:	ldr	x0, [x8, #48]
  41cefc:	bl	410dac <ferror@plt+0xe67c>
  41cf00:	cmp	w0, #0x3
  41cf04:	b.lt	41cf2c <ferror@plt+0x1a7fc>  // b.tstop
  41cf08:	ldur	x8, [x29, #-8]
  41cf0c:	ldr	x0, [x8, #48]
  41cf10:	mov	w1, #0x3                   	// #3
  41cf14:	ldur	x2, [x29, #-24]
  41cf18:	mov	w3, #0x47                  	// #71
  41cf1c:	ldr	x4, [sp, #32]
  41cf20:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41cf24:	add	x5, x5, #0xc51
  41cf28:	bl	410850 <ferror@plt+0xe120>
  41cf2c:	b	41d01c <ferror@plt+0x1a8ec>
  41cf30:	ldur	x8, [x29, #-8]
  41cf34:	ldr	x0, [x8, #48]
  41cf38:	bl	410dac <ferror@plt+0xe67c>
  41cf3c:	cmp	w0, #0x3
  41cf40:	b.lt	41cf68 <ferror@plt+0x1a838>  // b.tstop
  41cf44:	ldur	x8, [x29, #-8]
  41cf48:	ldr	x0, [x8, #48]
  41cf4c:	mov	w1, #0x3                   	// #3
  41cf50:	ldur	x2, [x29, #-24]
  41cf54:	mov	w3, #0x4a                  	// #74
  41cf58:	ldr	x4, [sp, #32]
  41cf5c:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41cf60:	add	x5, x5, #0xc71
  41cf64:	bl	410850 <ferror@plt+0xe120>
  41cf68:	b	41d01c <ferror@plt+0x1a8ec>
  41cf6c:	ldur	x8, [x29, #-8]
  41cf70:	ldr	x0, [x8, #48]
  41cf74:	bl	410dac <ferror@plt+0xe67c>
  41cf78:	cmp	w0, #0x3
  41cf7c:	b.lt	41cfa4 <ferror@plt+0x1a874>  // b.tstop
  41cf80:	ldur	x8, [x29, #-8]
  41cf84:	ldr	x0, [x8, #48]
  41cf88:	mov	w1, #0x3                   	// #3
  41cf8c:	ldur	x2, [x29, #-24]
  41cf90:	mov	w3, #0x4d                  	// #77
  41cf94:	ldr	x4, [sp, #32]
  41cf98:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41cf9c:	add	x5, x5, #0xc96
  41cfa0:	bl	410850 <ferror@plt+0xe120>
  41cfa4:	b	41d01c <ferror@plt+0x1a8ec>
  41cfa8:	ldur	x8, [x29, #-8]
  41cfac:	ldr	x0, [x8, #48]
  41cfb0:	bl	410dac <ferror@plt+0xe67c>
  41cfb4:	cmp	w0, #0x3
  41cfb8:	b.lt	41cfe0 <ferror@plt+0x1a8b0>  // b.tstop
  41cfbc:	ldur	x8, [x29, #-8]
  41cfc0:	ldr	x0, [x8, #48]
  41cfc4:	mov	w1, #0x3                   	// #3
  41cfc8:	ldur	x2, [x29, #-24]
  41cfcc:	mov	w3, #0x50                  	// #80
  41cfd0:	ldr	x4, [sp, #32]
  41cfd4:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41cfd8:	add	x5, x5, #0xcab
  41cfdc:	bl	410850 <ferror@plt+0xe120>
  41cfe0:	b	41d01c <ferror@plt+0x1a8ec>
  41cfe4:	ldur	x8, [x29, #-8]
  41cfe8:	ldr	x0, [x8, #48]
  41cfec:	bl	410dac <ferror@plt+0xe67c>
  41cff0:	cmp	w0, #0x3
  41cff4:	b.lt	41d01c <ferror@plt+0x1a8ec>  // b.tstop
  41cff8:	ldur	x8, [x29, #-8]
  41cffc:	ldr	x0, [x8, #48]
  41d000:	mov	w1, #0x3                   	// #3
  41d004:	ldur	x2, [x29, #-24]
  41d008:	mov	w3, #0x53                  	// #83
  41d00c:	ldr	x4, [sp, #32]
  41d010:	adrp	x5, 425000 <ferror@plt+0x228d0>
  41d014:	add	x5, x5, #0xc23
  41d018:	bl	410850 <ferror@plt+0xe120>
  41d01c:	ldp	x29, x30, [sp, #64]
  41d020:	add	sp, sp, #0x50
  41d024:	ret
  41d028:	sub	sp, sp, #0x20
  41d02c:	stp	x29, x30, [sp, #16]
  41d030:	add	x29, sp, #0x10
  41d034:	str	x0, [sp, #8]
  41d038:	ldr	x8, [sp, #8]
  41d03c:	ldr	x0, [x8]
  41d040:	bl	4024e0 <free@plt>
  41d044:	ldp	x29, x30, [sp, #16]
  41d048:	add	sp, sp, #0x20
  41d04c:	ret
  41d050:	sub	sp, sp, #0xa0
  41d054:	stp	x29, x30, [sp, #144]
  41d058:	add	x29, sp, #0x90
  41d05c:	mov	x1, sp
  41d060:	stur	x0, [x29, #-16]
  41d064:	ldur	x8, [x29, #-16]
  41d068:	ldr	w0, [x8, #16]
  41d06c:	bl	420650 <ferror@plt+0x1df20>
  41d070:	cmp	w0, #0x0
  41d074:	cset	w9, ge  // ge = tcont
  41d078:	tbnz	w9, #0, 41d094 <ferror@plt+0x1a964>
  41d07c:	bl	402680 <__errno_location@plt>
  41d080:	ldr	w8, [x0]
  41d084:	mov	w9, wzr
  41d088:	subs	w8, w9, w8
  41d08c:	stur	w8, [x29, #-4]
  41d090:	b	41d10c <ferror@plt+0x1a9dc>
  41d094:	ldr	x8, [sp, #48]
  41d098:	ldur	x9, [x29, #-16]
  41d09c:	str	x8, [x9, #24]
  41d0a0:	ldur	x8, [x29, #-16]
  41d0a4:	ldr	x1, [x8, #24]
  41d0a8:	ldur	x8, [x29, #-16]
  41d0ac:	ldr	w4, [x8, #16]
  41d0b0:	mov	x8, xzr
  41d0b4:	mov	x0, x8
  41d0b8:	mov	w2, #0x1                   	// #1
  41d0bc:	mov	w3, #0x2                   	// #2
  41d0c0:	mov	x5, x8
  41d0c4:	bl	4024a0 <mmap@plt>
  41d0c8:	ldur	x8, [x29, #-16]
  41d0cc:	str	x0, [x8, #32]
  41d0d0:	ldur	x8, [x29, #-16]
  41d0d4:	ldr	x8, [x8, #32]
  41d0d8:	mov	x9, #0xffffffffffffffff    	// #-1
  41d0dc:	cmp	x8, x9
  41d0e0:	b.ne	41d0fc <ferror@plt+0x1a9cc>  // b.any
  41d0e4:	bl	402680 <__errno_location@plt>
  41d0e8:	ldr	w8, [x0]
  41d0ec:	mov	w9, wzr
  41d0f0:	subs	w8, w9, w8
  41d0f4:	stur	w8, [x29, #-4]
  41d0f8:	b	41d10c <ferror@plt+0x1a9dc>
  41d0fc:	ldur	x8, [x29, #-16]
  41d100:	mov	w9, #0x1                   	// #1
  41d104:	strb	w9, [x8, #20]
  41d108:	stur	wzr, [x29, #-4]
  41d10c:	ldur	w0, [x29, #-4]
  41d110:	ldp	x29, x30, [sp, #144]
  41d114:	add	sp, sp, #0xa0
  41d118:	ret
  41d11c:	sub	sp, sp, #0x20
  41d120:	stp	x29, x30, [sp, #16]
  41d124:	add	x29, sp, #0x10
  41d128:	str	x0, [sp, #8]
  41d12c:	ldr	x8, [sp, #8]
  41d130:	ldr	x0, [x8, #32]
  41d134:	ldr	x8, [sp, #8]
  41d138:	ldr	x1, [x8, #24]
  41d13c:	bl	402560 <munmap@plt>
  41d140:	ldp	x29, x30, [sp, #16]
  41d144:	add	sp, sp, #0x20
  41d148:	ret
  41d14c:	sub	sp, sp, #0x80
  41d150:	stp	x29, x30, [sp, #112]
  41d154:	add	x29, sp, #0x70
  41d158:	stur	x0, [x29, #-16]
  41d15c:	stur	x1, [x29, #-24]
  41d160:	ldur	x0, [x29, #-16]
  41d164:	ldur	x1, [x29, #-24]
  41d168:	bl	41d458 <ferror@plt+0x1ad28>
  41d16c:	str	w0, [sp, #52]
  41d170:	ldr	w8, [sp, #52]
  41d174:	cmp	w8, #0x0
  41d178:	cset	w8, ge  // ge = tcont
  41d17c:	tbnz	w8, #0, 41d1a8 <ferror@plt+0x1aa78>
  41d180:	ldr	w8, [sp, #52]
  41d184:	mov	w9, wzr
  41d188:	subs	w8, w9, w8
  41d18c:	str	w8, [sp, #12]
  41d190:	bl	402680 <__errno_location@plt>
  41d194:	ldr	w8, [sp, #12]
  41d198:	str	w8, [x0]
  41d19c:	mov	x10, xzr
  41d1a0:	stur	x10, [x29, #-8]
  41d1a4:	b	41d448 <ferror@plt+0x1ad18>
  41d1a8:	mov	x0, #0x58                  	// #88
  41d1ac:	bl	402280 <malloc@plt>
  41d1b0:	stur	x0, [x29, #-32]
  41d1b4:	ldur	x8, [x29, #-32]
  41d1b8:	cbnz	x8, 41d1c8 <ferror@plt+0x1aa98>
  41d1bc:	mov	x8, xzr
  41d1c0:	stur	x8, [x29, #-8]
  41d1c4:	b	41d448 <ferror@plt+0x1ad18>
  41d1c8:	ldur	x8, [x29, #-16]
  41d1cc:	ldur	x9, [x29, #-32]
  41d1d0:	str	x8, [x9]
  41d1d4:	ldur	x8, [x29, #-32]
  41d1d8:	mov	x9, xzr
  41d1dc:	str	x9, [x8, #8]
  41d1e0:	ldur	x8, [x29, #-24]
  41d1e4:	ldur	x9, [x29, #-32]
  41d1e8:	str	x8, [x9, #16]
  41d1ec:	ldr	w10, [sp, #52]
  41d1f0:	ldur	x8, [x29, #-32]
  41d1f4:	str	w10, [x8, #24]
  41d1f8:	ldur	x8, [x29, #-32]
  41d1fc:	ldr	w10, [x8, #24]
  41d200:	and	w10, w10, #0x2
  41d204:	cbz	w10, 41d2b0 <ferror@plt+0x1ab80>
  41d208:	ldur	x0, [x29, #-32]
  41d20c:	mov	x8, xzr
  41d210:	mov	x1, x8
  41d214:	bl	41d598 <ferror@plt+0x1ae68>
  41d218:	str	x0, [sp, #40]
  41d21c:	ldur	x0, [x29, #-32]
  41d220:	mov	x1, #0x20                  	// #32
  41d224:	mov	w2, #0x4                   	// #4
  41d228:	bl	41d628 <ferror@plt+0x1aef8>
  41d22c:	ldur	x8, [x29, #-32]
  41d230:	str	x0, [x8, #32]
  41d234:	ldur	x0, [x29, #-32]
  41d238:	mov	x1, #0x30                  	// #48
  41d23c:	mov	w9, #0x2                   	// #2
  41d240:	mov	w2, w9
  41d244:	str	w9, [sp, #8]
  41d248:	bl	41d628 <ferror@plt+0x1aef8>
  41d24c:	ldur	x8, [x29, #-32]
  41d250:	strh	w0, [x8, #40]
  41d254:	ldur	x0, [x29, #-32]
  41d258:	mov	x1, #0x2e                  	// #46
  41d25c:	ldr	w9, [sp, #8]
  41d260:	mov	w2, w9
  41d264:	bl	41d628 <ferror@plt+0x1aef8>
  41d268:	ldur	x8, [x29, #-32]
  41d26c:	strh	w0, [x8, #42]
  41d270:	ldur	x0, [x29, #-32]
  41d274:	mov	x1, #0x32                  	// #50
  41d278:	ldr	w9, [sp, #8]
  41d27c:	mov	w2, w9
  41d280:	bl	41d628 <ferror@plt+0x1aef8>
  41d284:	ldur	x8, [x29, #-32]
  41d288:	strh	w0, [x8, #48]
  41d28c:	ldur	x0, [x29, #-32]
  41d290:	mov	x1, #0x12                  	// #18
  41d294:	ldr	w2, [sp, #8]
  41d298:	bl	41d628 <ferror@plt+0x1aef8>
  41d29c:	ldur	x8, [x29, #-32]
  41d2a0:	strh	w0, [x8, #80]
  41d2a4:	mov	x8, #0x28                  	// #40
  41d2a8:	str	x8, [sp, #56]
  41d2ac:	b	41d354 <ferror@plt+0x1ac24>
  41d2b0:	ldur	x0, [x29, #-32]
  41d2b4:	mov	x8, xzr
  41d2b8:	mov	x1, x8
  41d2bc:	bl	41d598 <ferror@plt+0x1ae68>
  41d2c0:	str	x0, [sp, #32]
  41d2c4:	ldur	x0, [x29, #-32]
  41d2c8:	mov	x1, #0x28                  	// #40
  41d2cc:	mov	w2, #0x8                   	// #8
  41d2d0:	bl	41d628 <ferror@plt+0x1aef8>
  41d2d4:	ldur	x8, [x29, #-32]
  41d2d8:	str	x0, [x8, #32]
  41d2dc:	ldur	x0, [x29, #-32]
  41d2e0:	mov	x1, #0x3c                  	// #60
  41d2e4:	mov	w9, #0x2                   	// #2
  41d2e8:	mov	w2, w9
  41d2ec:	str	w9, [sp, #4]
  41d2f0:	bl	41d628 <ferror@plt+0x1aef8>
  41d2f4:	ldur	x8, [x29, #-32]
  41d2f8:	strh	w0, [x8, #40]
  41d2fc:	ldur	x0, [x29, #-32]
  41d300:	mov	x1, #0x3a                  	// #58
  41d304:	ldr	w9, [sp, #4]
  41d308:	mov	w2, w9
  41d30c:	bl	41d628 <ferror@plt+0x1aef8>
  41d310:	ldur	x8, [x29, #-32]
  41d314:	strh	w0, [x8, #42]
  41d318:	ldur	x0, [x29, #-32]
  41d31c:	mov	x1, #0x3e                  	// #62
  41d320:	ldr	w9, [sp, #4]
  41d324:	mov	w2, w9
  41d328:	bl	41d628 <ferror@plt+0x1aef8>
  41d32c:	ldur	x8, [x29, #-32]
  41d330:	strh	w0, [x8, #48]
  41d334:	ldur	x0, [x29, #-32]
  41d338:	mov	x1, #0x12                  	// #18
  41d33c:	ldr	w2, [sp, #4]
  41d340:	bl	41d628 <ferror@plt+0x1aef8>
  41d344:	ldur	x8, [x29, #-32]
  41d348:	strh	w0, [x8, #80]
  41d34c:	mov	x8, #0x40                  	// #64
  41d350:	str	x8, [sp, #56]
  41d354:	ldur	x8, [x29, #-32]
  41d358:	ldrh	w9, [x8, #42]
  41d35c:	mov	w8, w9
  41d360:	ldr	x10, [sp, #56]
  41d364:	cmp	x8, x10
  41d368:	b.eq	41d370 <ferror@plt+0x1ac40>  // b.none
  41d36c:	b	41d42c <ferror@plt+0x1acfc>
  41d370:	ldr	x8, [sp, #56]
  41d374:	ldur	x9, [x29, #-32]
  41d378:	ldrh	w10, [x9, #40]
  41d37c:	mov	w9, w10
  41d380:	mul	x8, x8, x9
  41d384:	stur	x8, [x29, #-48]
  41d388:	ldur	x0, [x29, #-48]
  41d38c:	ldur	x8, [x29, #-32]
  41d390:	ldr	x1, [x8, #32]
  41d394:	sub	x2, x29, #0x28
  41d398:	bl	41d7c0 <ferror@plt+0x1b090>
  41d39c:	tbnz	w0, #0, 41d3b4 <ferror@plt+0x1ac84>
  41d3a0:	ldur	x8, [x29, #-40]
  41d3a4:	ldur	x9, [x29, #-32]
  41d3a8:	ldr	x9, [x9, #16]
  41d3ac:	cmp	x8, x9
  41d3b0:	b.ls	41d3b8 <ferror@plt+0x1ac88>  // b.plast
  41d3b4:	b	41d42c <ferror@plt+0x1acfc>
  41d3b8:	ldur	x0, [x29, #-32]
  41d3bc:	ldur	x8, [x29, #-32]
  41d3c0:	ldrh	w1, [x8, #48]
  41d3c4:	ldur	x8, [x29, #-32]
  41d3c8:	add	x2, x8, #0x40
  41d3cc:	ldur	x8, [x29, #-32]
  41d3d0:	add	x3, x8, #0x38
  41d3d4:	ldur	x8, [x29, #-32]
  41d3d8:	add	x4, x8, #0x48
  41d3dc:	bl	41d7f4 <ferror@plt+0x1b0c4>
  41d3e0:	cmp	w0, #0x0
  41d3e4:	cset	w9, ge  // ge = tcont
  41d3e8:	tbnz	w9, #0, 41d3f0 <ferror@plt+0x1acc0>
  41d3ec:	b	41d42c <ferror@plt+0x1acfc>
  41d3f0:	ldur	x0, [x29, #-32]
  41d3f4:	add	x1, sp, #0x18
  41d3f8:	bl	41d994 <ferror@plt+0x1b264>
  41d3fc:	str	x0, [sp, #16]
  41d400:	ldr	x8, [sp, #24]
  41d404:	cbz	x8, 41d41c <ferror@plt+0x1acec>
  41d408:	ldr	x8, [sp, #16]
  41d40c:	ldr	x9, [sp, #24]
  41d410:	subs	x9, x9, #0x1
  41d414:	ldrb	w10, [x8, x9]
  41d418:	cbz	w10, 41d420 <ferror@plt+0x1acf0>
  41d41c:	b	41d42c <ferror@plt+0x1acfc>
  41d420:	ldur	x8, [x29, #-32]
  41d424:	stur	x8, [x29, #-8]
  41d428:	b	41d448 <ferror@plt+0x1ad18>
  41d42c:	ldur	x0, [x29, #-32]
  41d430:	bl	4024e0 <free@plt>
  41d434:	bl	402680 <__errno_location@plt>
  41d438:	mov	w8, #0x16                  	// #22
  41d43c:	str	w8, [x0]
  41d440:	mov	x9, xzr
  41d444:	stur	x9, [x29, #-8]
  41d448:	ldur	x0, [x29, #-8]
  41d44c:	ldp	x29, x30, [sp, #112]
  41d450:	add	sp, sp, #0x80
  41d454:	ret
  41d458:	sub	sp, sp, #0x40
  41d45c:	stp	x29, x30, [sp, #48]
  41d460:	add	x29, sp, #0x30
  41d464:	stur	x0, [x29, #-16]
  41d468:	str	x1, [sp, #24]
  41d46c:	ldur	x8, [x29, #-16]
  41d470:	str	x8, [sp, #16]
  41d474:	str	wzr, [sp, #12]
  41d478:	ldr	x8, [sp, #24]
  41d47c:	cmp	x8, #0x10
  41d480:	b.ls	41d49c <ferror@plt+0x1ad6c>  // b.plast
  41d484:	ldr	x0, [sp, #16]
  41d488:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41d48c:	add	x1, x1, #0xcf9
  41d490:	mov	x2, #0x4                   	// #4
  41d494:	bl	402430 <memcmp@plt>
  41d498:	cbz	w0, 41d4a8 <ferror@plt+0x1ad78>
  41d49c:	mov	w8, #0xfffffff8            	// #-8
  41d4a0:	stur	w8, [x29, #-4]
  41d4a4:	b	41d588 <ferror@plt+0x1ae58>
  41d4a8:	ldr	x8, [sp, #16]
  41d4ac:	ldrb	w9, [x8, #4]
  41d4b0:	cmp	w9, #0x1
  41d4b4:	str	w9, [sp, #8]
  41d4b8:	b.eq	41d4d0 <ferror@plt+0x1ada0>  // b.none
  41d4bc:	b	41d4c0 <ferror@plt+0x1ad90>
  41d4c0:	ldr	w8, [sp, #8]
  41d4c4:	cmp	w8, #0x2
  41d4c8:	b.eq	41d4f8 <ferror@plt+0x1adc8>  // b.none
  41d4cc:	b	41d520 <ferror@plt+0x1adf0>
  41d4d0:	ldr	x8, [sp, #24]
  41d4d4:	cmp	x8, #0x34
  41d4d8:	b.hi	41d4e8 <ferror@plt+0x1adb8>  // b.pmore
  41d4dc:	mov	w8, #0xffffffea            	// #-22
  41d4e0:	stur	w8, [x29, #-4]
  41d4e4:	b	41d588 <ferror@plt+0x1ae58>
  41d4e8:	ldr	w8, [sp, #12]
  41d4ec:	orr	w8, w8, #0x2
  41d4f0:	str	w8, [sp, #12]
  41d4f4:	b	41d52c <ferror@plt+0x1adfc>
  41d4f8:	ldr	x8, [sp, #24]
  41d4fc:	cmp	x8, #0x40
  41d500:	b.hi	41d510 <ferror@plt+0x1ade0>  // b.pmore
  41d504:	mov	w8, #0xffffffea            	// #-22
  41d508:	stur	w8, [x29, #-4]
  41d50c:	b	41d588 <ferror@plt+0x1ae58>
  41d510:	ldr	w8, [sp, #12]
  41d514:	orr	w8, w8, #0x4
  41d518:	str	w8, [sp, #12]
  41d51c:	b	41d52c <ferror@plt+0x1adfc>
  41d520:	mov	w8, #0xffffffea            	// #-22
  41d524:	stur	w8, [x29, #-4]
  41d528:	b	41d588 <ferror@plt+0x1ae58>
  41d52c:	ldr	x8, [sp, #16]
  41d530:	ldrb	w9, [x8, #5]
  41d534:	cmp	w9, #0x1
  41d538:	str	w9, [sp, #4]
  41d53c:	b.eq	41d554 <ferror@plt+0x1ae24>  // b.none
  41d540:	b	41d544 <ferror@plt+0x1ae14>
  41d544:	ldr	w8, [sp, #4]
  41d548:	cmp	w8, #0x2
  41d54c:	b.eq	41d564 <ferror@plt+0x1ae34>  // b.none
  41d550:	b	41d574 <ferror@plt+0x1ae44>
  41d554:	ldr	w8, [sp, #12]
  41d558:	orr	w8, w8, #0x8
  41d55c:	str	w8, [sp, #12]
  41d560:	b	41d580 <ferror@plt+0x1ae50>
  41d564:	ldr	w8, [sp, #12]
  41d568:	orr	w8, w8, #0x10
  41d56c:	str	w8, [sp, #12]
  41d570:	b	41d580 <ferror@plt+0x1ae50>
  41d574:	mov	w8, #0xffffffea            	// #-22
  41d578:	stur	w8, [x29, #-4]
  41d57c:	b	41d588 <ferror@plt+0x1ae58>
  41d580:	ldr	w8, [sp, #12]
  41d584:	stur	w8, [x29, #-4]
  41d588:	ldur	w0, [x29, #-4]
  41d58c:	ldp	x29, x30, [sp, #48]
  41d590:	add	sp, sp, #0x40
  41d594:	ret
  41d598:	sub	sp, sp, #0x30
  41d59c:	stp	x29, x30, [sp, #32]
  41d5a0:	add	x29, sp, #0x20
  41d5a4:	str	x0, [sp, #16]
  41d5a8:	str	x1, [sp, #8]
  41d5ac:	ldr	x8, [sp, #8]
  41d5b0:	ldr	x9, [sp, #16]
  41d5b4:	ldr	x9, [x9, #16]
  41d5b8:	cmp	x8, x9
  41d5bc:	b.cs	41d5c4 <ferror@plt+0x1ae94>  // b.hs, b.nlast
  41d5c0:	b	41d5e4 <ferror@plt+0x1aeb4>
  41d5c4:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41d5c8:	add	x0, x0, #0xcfe
  41d5cc:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41d5d0:	add	x1, x1, #0xd11
  41d5d4:	mov	w2, #0xca                  	// #202
  41d5d8:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41d5dc:	add	x3, x3, #0xd27
  41d5e0:	bl	402670 <__assert_fail@plt>
  41d5e4:	ldr	x8, [sp, #8]
  41d5e8:	ldr	x9, [sp, #16]
  41d5ec:	ldr	x9, [x9, #16]
  41d5f0:	cmp	x8, x9
  41d5f4:	b.cc	41d604 <ferror@plt+0x1aed4>  // b.lo, b.ul, b.last
  41d5f8:	mov	x8, xzr
  41d5fc:	stur	x8, [x29, #-8]
  41d600:	b	41d618 <ferror@plt+0x1aee8>
  41d604:	ldr	x8, [sp, #16]
  41d608:	ldr	x8, [x8]
  41d60c:	ldr	x9, [sp, #8]
  41d610:	add	x8, x8, x9
  41d614:	stur	x8, [x29, #-8]
  41d618:	ldur	x0, [x29, #-8]
  41d61c:	ldp	x29, x30, [sp, #32]
  41d620:	add	sp, sp, #0x30
  41d624:	ret
  41d628:	sub	sp, sp, #0x50
  41d62c:	stp	x29, x30, [sp, #64]
  41d630:	add	x29, sp, #0x40
  41d634:	stur	x0, [x29, #-16]
  41d638:	stur	x1, [x29, #-24]
  41d63c:	sturh	w2, [x29, #-26]
  41d640:	str	xzr, [sp, #16]
  41d644:	ldurh	w8, [x29, #-26]
  41d648:	mov	w9, w8
  41d64c:	cmp	x9, #0x8
  41d650:	b.hi	41d658 <ferror@plt+0x1af28>  // b.pmore
  41d654:	b	41d678 <ferror@plt+0x1af48>
  41d658:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41d65c:	add	x0, x0, #0xd62
  41d660:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41d664:	add	x1, x1, #0xd11
  41d668:	mov	w2, #0x88                  	// #136
  41d66c:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41d670:	add	x3, x3, #0xd7b
  41d674:	bl	402670 <__assert_fail@plt>
  41d678:	ldur	x8, [x29, #-24]
  41d67c:	ldurh	w9, [x29, #-26]
  41d680:	mov	w10, w9
  41d684:	add	x8, x8, x10
  41d688:	ldur	x10, [x29, #-16]
  41d68c:	ldr	x10, [x10, #16]
  41d690:	cmp	x8, x10
  41d694:	b.hi	41d69c <ferror@plt+0x1af6c>  // b.pmore
  41d698:	b	41d6bc <ferror@plt+0x1af8c>
  41d69c:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41d6a0:	add	x0, x0, #0xdbe
  41d6a4:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41d6a8:	add	x1, x1, #0xd11
  41d6ac:	mov	w2, #0x89                  	// #137
  41d6b0:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41d6b4:	add	x3, x3, #0xd7b
  41d6b8:	bl	402670 <__assert_fail@plt>
  41d6bc:	ldur	x8, [x29, #-24]
  41d6c0:	ldurh	w9, [x29, #-26]
  41d6c4:	mov	w10, w9
  41d6c8:	add	x8, x8, x10
  41d6cc:	ldur	x10, [x29, #-16]
  41d6d0:	ldr	x10, [x10, #16]
  41d6d4:	cmp	x8, x10
  41d6d8:	b.ls	41d6e8 <ferror@plt+0x1afb8>  // b.plast
  41d6dc:	mov	x8, #0xffffffffffffffff    	// #-1
  41d6e0:	stur	x8, [x29, #-8]
  41d6e4:	b	41d7b0 <ferror@plt+0x1b080>
  41d6e8:	ldur	x8, [x29, #-16]
  41d6ec:	ldr	x8, [x8]
  41d6f0:	ldur	x9, [x29, #-24]
  41d6f4:	add	x8, x8, x9
  41d6f8:	str	x8, [sp, #24]
  41d6fc:	ldur	x8, [x29, #-16]
  41d700:	ldr	w10, [x8, #24]
  41d704:	and	w10, w10, #0x10
  41d708:	cbz	w10, 41d754 <ferror@plt+0x1b024>
  41d70c:	str	xzr, [sp, #8]
  41d710:	ldr	x8, [sp, #8]
  41d714:	ldurh	w9, [x29, #-26]
  41d718:	mov	w10, w9
  41d71c:	cmp	x8, x10
  41d720:	b.cs	41d750 <ferror@plt+0x1b020>  // b.hs, b.nlast
  41d724:	ldr	x8, [sp, #16]
  41d728:	ldr	x9, [sp, #24]
  41d72c:	ldr	x10, [sp, #8]
  41d730:	ldrb	w11, [x9, x10]
  41d734:	mov	w9, w11
  41d738:	orr	x8, x9, x8, lsl #8
  41d73c:	str	x8, [sp, #16]
  41d740:	ldr	x8, [sp, #8]
  41d744:	add	x8, x8, #0x1
  41d748:	str	x8, [sp, #8]
  41d74c:	b	41d710 <ferror@plt+0x1afe0>
  41d750:	b	41d7a8 <ferror@plt+0x1b078>
  41d754:	mov	x8, #0x1                   	// #1
  41d758:	str	x8, [sp, #8]
  41d75c:	ldr	x8, [sp, #8]
  41d760:	ldurh	w9, [x29, #-26]
  41d764:	mov	w10, w9
  41d768:	cmp	x8, x10
  41d76c:	b.hi	41d7a8 <ferror@plt+0x1b078>  // b.pmore
  41d770:	ldr	x8, [sp, #16]
  41d774:	ldr	x9, [sp, #24]
  41d778:	ldurh	w10, [x29, #-26]
  41d77c:	mov	w11, w10
  41d780:	ldr	x12, [sp, #8]
  41d784:	subs	x11, x11, x12
  41d788:	ldrb	w10, [x9, x11]
  41d78c:	mov	w9, w10
  41d790:	orr	x8, x9, x8, lsl #8
  41d794:	str	x8, [sp, #16]
  41d798:	ldr	x8, [sp, #8]
  41d79c:	add	x8, x8, #0x1
  41d7a0:	str	x8, [sp, #8]
  41d7a4:	b	41d75c <ferror@plt+0x1b02c>
  41d7a8:	ldr	x8, [sp, #16]
  41d7ac:	stur	x8, [x29, #-8]
  41d7b0:	ldur	x0, [x29, #-8]
  41d7b4:	ldp	x29, x30, [sp, #64]
  41d7b8:	add	sp, sp, #0x50
  41d7bc:	ret
  41d7c0:	sub	sp, sp, #0x20
  41d7c4:	str	x0, [sp, #24]
  41d7c8:	str	x1, [sp, #16]
  41d7cc:	str	x2, [sp, #8]
  41d7d0:	ldr	x8, [sp, #24]
  41d7d4:	ldr	x9, [sp, #16]
  41d7d8:	ldr	x10, [sp, #8]
  41d7dc:	adds	x8, x8, x9
  41d7e0:	cset	w11, cs  // cs = hs, nlast
  41d7e4:	str	x8, [x10]
  41d7e8:	ubfx	w0, w11, #0, #1
  41d7ec:	add	sp, sp, #0x20
  41d7f0:	ret
  41d7f4:	sub	sp, sp, #0x70
  41d7f8:	stp	x29, x30, [sp, #96]
  41d7fc:	add	x29, sp, #0x60
  41d800:	stur	x0, [x29, #-16]
  41d804:	sturh	w1, [x29, #-18]
  41d808:	stur	x2, [x29, #-32]
  41d80c:	stur	x3, [x29, #-40]
  41d810:	str	x4, [sp, #48]
  41d814:	ldur	x0, [x29, #-16]
  41d818:	ldurh	w1, [x29, #-18]
  41d81c:	bl	41e348 <ferror@plt+0x1bc18>
  41d820:	str	x0, [sp, #40]
  41d824:	ldr	x8, [sp, #40]
  41d828:	ldur	x9, [x29, #-16]
  41d82c:	ldr	x9, [x9]
  41d830:	subs	x8, x8, x9
  41d834:	str	x8, [sp, #24]
  41d838:	ldr	x8, [sp, #40]
  41d83c:	cbnz	x8, 41d864 <ferror@plt+0x1b134>
  41d840:	ldur	x8, [x29, #-32]
  41d844:	str	xzr, [x8]
  41d848:	ldur	x8, [x29, #-40]
  41d84c:	str	xzr, [x8]
  41d850:	ldr	x8, [sp, #48]
  41d854:	str	wzr, [x8]
  41d858:	mov	w9, #0xffffffea            	// #-22
  41d85c:	stur	w9, [x29, #-4]
  41d860:	b	41d984 <ferror@plt+0x1b254>
  41d864:	ldur	x8, [x29, #-16]
  41d868:	ldr	w9, [x8, #24]
  41d86c:	and	w9, w9, #0x2
  41d870:	cbz	w9, 41d8e0 <ferror@plt+0x1b1b0>
  41d874:	ldr	x8, [sp, #40]
  41d878:	str	x8, [sp, #16]
  41d87c:	ldur	x0, [x29, #-16]
  41d880:	ldr	x8, [sp, #24]
  41d884:	add	x1, x8, #0x14
  41d888:	mov	w9, #0x4                   	// #4
  41d88c:	mov	w2, w9
  41d890:	str	w9, [sp, #4]
  41d894:	bl	41d628 <ferror@plt+0x1aef8>
  41d898:	ldur	x8, [x29, #-40]
  41d89c:	str	x0, [x8]
  41d8a0:	ldur	x0, [x29, #-16]
  41d8a4:	ldr	x8, [sp, #24]
  41d8a8:	add	x1, x8, #0x10
  41d8ac:	ldr	w9, [sp, #4]
  41d8b0:	mov	w2, w9
  41d8b4:	bl	41d628 <ferror@plt+0x1aef8>
  41d8b8:	ldur	x8, [x29, #-32]
  41d8bc:	str	x0, [x8]
  41d8c0:	ldur	x0, [x29, #-16]
  41d8c4:	ldr	x8, [sp, #24]
  41d8c8:	add	x1, x8, #0x0
  41d8cc:	ldr	w2, [sp, #4]
  41d8d0:	bl	41d628 <ferror@plt+0x1aef8>
  41d8d4:	ldr	x8, [sp, #48]
  41d8d8:	str	w0, [x8]
  41d8dc:	b	41d944 <ferror@plt+0x1b214>
  41d8e0:	ldr	x8, [sp, #40]
  41d8e4:	str	x8, [sp, #8]
  41d8e8:	ldur	x0, [x29, #-16]
  41d8ec:	ldr	x8, [sp, #24]
  41d8f0:	add	x1, x8, #0x20
  41d8f4:	mov	w9, #0x8                   	// #8
  41d8f8:	mov	w2, w9
  41d8fc:	str	w9, [sp]
  41d900:	bl	41d628 <ferror@plt+0x1aef8>
  41d904:	ldur	x8, [x29, #-40]
  41d908:	str	x0, [x8]
  41d90c:	ldur	x0, [x29, #-16]
  41d910:	ldr	x8, [sp, #24]
  41d914:	add	x1, x8, #0x18
  41d918:	ldr	w2, [sp]
  41d91c:	bl	41d628 <ferror@plt+0x1aef8>
  41d920:	ldur	x8, [x29, #-32]
  41d924:	str	x0, [x8]
  41d928:	ldur	x0, [x29, #-16]
  41d92c:	ldr	x8, [sp, #24]
  41d930:	add	x1, x8, #0x0
  41d934:	mov	w2, #0x4                   	// #4
  41d938:	bl	41d628 <ferror@plt+0x1aef8>
  41d93c:	ldr	x8, [sp, #48]
  41d940:	str	w0, [x8]
  41d944:	ldur	x8, [x29, #-32]
  41d948:	ldr	x0, [x8]
  41d94c:	ldur	x8, [x29, #-40]
  41d950:	ldr	x1, [x8]
  41d954:	add	x2, sp, #0x20
  41d958:	bl	41d7c0 <ferror@plt+0x1b090>
  41d95c:	tbnz	w0, #0, 41d974 <ferror@plt+0x1b244>
  41d960:	ldr	x8, [sp, #32]
  41d964:	ldur	x9, [x29, #-16]
  41d968:	ldr	x9, [x9, #16]
  41d96c:	cmp	x8, x9
  41d970:	b.ls	41d980 <ferror@plt+0x1b250>  // b.plast
  41d974:	mov	w8, #0xffffffea            	// #-22
  41d978:	stur	w8, [x29, #-4]
  41d97c:	b	41d984 <ferror@plt+0x1b254>
  41d980:	stur	wzr, [x29, #-4]
  41d984:	ldur	w0, [x29, #-4]
  41d988:	ldp	x29, x30, [sp, #96]
  41d98c:	add	sp, sp, #0x70
  41d990:	ret
  41d994:	sub	sp, sp, #0x20
  41d998:	stp	x29, x30, [sp, #16]
  41d99c:	add	x29, sp, #0x10
  41d9a0:	str	x0, [sp, #8]
  41d9a4:	str	x1, [sp]
  41d9a8:	ldr	x8, [sp, #8]
  41d9ac:	ldr	x8, [x8, #56]
  41d9b0:	ldr	x9, [sp]
  41d9b4:	str	x8, [x9]
  41d9b8:	ldr	x0, [sp, #8]
  41d9bc:	ldr	x8, [sp, #8]
  41d9c0:	ldr	x1, [x8, #64]
  41d9c4:	bl	41d598 <ferror@plt+0x1ae68>
  41d9c8:	ldp	x29, x30, [sp, #16]
  41d9cc:	add	sp, sp, #0x20
  41d9d0:	ret
  41d9d4:	sub	sp, sp, #0x20
  41d9d8:	stp	x29, x30, [sp, #16]
  41d9dc:	add	x29, sp, #0x10
  41d9e0:	str	x0, [sp, #8]
  41d9e4:	ldr	x8, [sp, #8]
  41d9e8:	ldr	x0, [x8, #8]
  41d9ec:	bl	4024e0 <free@plt>
  41d9f0:	ldr	x0, [sp, #8]
  41d9f4:	bl	4024e0 <free@plt>
  41d9f8:	ldp	x29, x30, [sp, #16]
  41d9fc:	add	sp, sp, #0x20
  41da00:	ret
  41da04:	sub	sp, sp, #0x10
  41da08:	str	x0, [sp, #8]
  41da0c:	ldr	x8, [sp, #8]
  41da10:	ldr	x0, [x8]
  41da14:	add	sp, sp, #0x10
  41da18:	ret
  41da1c:	sub	sp, sp, #0x90
  41da20:	stp	x29, x30, [sp, #128]
  41da24:	add	x29, sp, #0x80
  41da28:	mov	x8, xzr
  41da2c:	mov	w9, #0x1                   	// #1
  41da30:	sub	x10, x29, #0x30
  41da34:	stur	x0, [x29, #-16]
  41da38:	stur	x1, [x29, #-24]
  41da3c:	stur	x2, [x29, #-32]
  41da40:	stur	x3, [x29, #-40]
  41da44:	ldur	x0, [x29, #-16]
  41da48:	mov	x1, x10
  41da4c:	str	x8, [sp, #16]
  41da50:	str	w9, [sp, #12]
  41da54:	bl	41d994 <ferror@plt+0x1b264>
  41da58:	stur	x0, [x29, #-56]
  41da5c:	ldur	x8, [x29, #-32]
  41da60:	ldr	x10, [sp, #16]
  41da64:	str	x10, [x8]
  41da68:	ldur	x8, [x29, #-40]
  41da6c:	str	xzr, [x8]
  41da70:	ldr	w9, [sp, #12]
  41da74:	sturh	w9, [x29, #-58]
  41da78:	ldurh	w8, [x29, #-58]
  41da7c:	ldur	x9, [x29, #-16]
  41da80:	ldrh	w10, [x9, #40]
  41da84:	cmp	w8, w10
  41da88:	b.ge	41db34 <ferror@plt+0x1b404>  // b.tcont
  41da8c:	ldur	x0, [x29, #-16]
  41da90:	ldurh	w1, [x29, #-58]
  41da94:	add	x2, sp, #0x38
  41da98:	add	x3, sp, #0x30
  41da9c:	add	x4, sp, #0x2c
  41daa0:	bl	41d7f4 <ferror@plt+0x1b0c4>
  41daa4:	str	w0, [sp, #28]
  41daa8:	ldr	w8, [sp, #28]
  41daac:	cmp	w8, #0x0
  41dab0:	cset	w8, ge  // ge = tcont
  41dab4:	tbnz	w8, #0, 41dabc <ferror@plt+0x1b38c>
  41dab8:	b	41db24 <ferror@plt+0x1b3f4>
  41dabc:	ldr	w8, [sp, #44]
  41dac0:	mov	w9, w8
  41dac4:	ldur	x10, [x29, #-48]
  41dac8:	cmp	x9, x10
  41dacc:	b.cc	41dad4 <ferror@plt+0x1b3a4>  // b.lo, b.ul, b.last
  41dad0:	b	41db24 <ferror@plt+0x1b3f4>
  41dad4:	ldur	x8, [x29, #-56]
  41dad8:	ldr	w9, [sp, #44]
  41dadc:	mov	w10, w9
  41dae0:	add	x8, x8, x10
  41dae4:	str	x8, [sp, #32]
  41dae8:	ldur	x0, [x29, #-24]
  41daec:	ldr	x1, [sp, #32]
  41daf0:	bl	402470 <strcmp@plt>
  41daf4:	cbz	w0, 41dafc <ferror@plt+0x1b3cc>
  41daf8:	b	41db24 <ferror@plt+0x1b3f4>
  41dafc:	ldur	x0, [x29, #-16]
  41db00:	ldr	x1, [sp, #56]
  41db04:	bl	41d598 <ferror@plt+0x1ae68>
  41db08:	ldur	x8, [x29, #-32]
  41db0c:	str	x0, [x8]
  41db10:	ldr	x8, [sp, #48]
  41db14:	ldur	x9, [x29, #-40]
  41db18:	str	x8, [x9]
  41db1c:	stur	wzr, [x29, #-4]
  41db20:	b	41db3c <ferror@plt+0x1b40c>
  41db24:	ldurh	w8, [x29, #-58]
  41db28:	add	w8, w8, #0x1
  41db2c:	sturh	w8, [x29, #-58]
  41db30:	b	41da78 <ferror@plt+0x1b348>
  41db34:	mov	w8, #0xfffffffe            	// #-2
  41db38:	stur	w8, [x29, #-4]
  41db3c:	ldur	w0, [x29, #-4]
  41db40:	ldp	x29, x30, [sp, #128]
  41db44:	add	sp, sp, #0x90
  41db48:	ret
  41db4c:	sub	sp, sp, #0x90
  41db50:	stp	x29, x30, [sp, #128]
  41db54:	add	x29, sp, #0x80
  41db58:	mov	x8, xzr
  41db5c:	add	x3, sp, #0x40
  41db60:	add	x9, sp, #0x38
  41db64:	stur	x0, [x29, #-16]
  41db68:	stur	x1, [x29, #-24]
  41db6c:	stur	x2, [x29, #-32]
  41db70:	ldur	x10, [x29, #-32]
  41db74:	str	x8, [x10]
  41db78:	ldur	x0, [x29, #-16]
  41db7c:	ldur	x1, [x29, #-24]
  41db80:	mov	x2, x9
  41db84:	bl	41da1c <ferror@plt+0x1b2ec>
  41db88:	str	w0, [sp, #28]
  41db8c:	ldr	w11, [sp, #28]
  41db90:	cmp	w11, #0x0
  41db94:	cset	w11, ge  // ge = tcont
  41db98:	tbnz	w11, #0, 41dba8 <ferror@plt+0x1b478>
  41db9c:	ldr	w8, [sp, #28]
  41dba0:	stur	w8, [x29, #-4]
  41dba4:	b	41de7c <ferror@plt+0x1b74c>
  41dba8:	ldr	x8, [sp, #56]
  41dbac:	str	x8, [sp, #48]
  41dbb0:	ldr	x8, [sp, #48]
  41dbb4:	cbz	x8, 41dbc0 <ferror@plt+0x1b490>
  41dbb8:	ldr	x8, [sp, #64]
  41dbbc:	cbnz	x8, 41dbc8 <ferror@plt+0x1b498>
  41dbc0:	stur	wzr, [x29, #-4]
  41dbc4:	b	41de7c <ferror@plt+0x1b74c>
  41dbc8:	ldr	x8, [sp, #48]
  41dbcc:	ldrb	w9, [x8]
  41dbd0:	mov	w10, #0x0                   	// #0
  41dbd4:	str	w10, [sp, #24]
  41dbd8:	cbnz	w9, 41dbec <ferror@plt+0x1b4bc>
  41dbdc:	ldr	x8, [sp, #64]
  41dbe0:	cmp	x8, #0x1
  41dbe4:	cset	w9, hi  // hi = pmore
  41dbe8:	str	w9, [sp, #24]
  41dbec:	ldr	w8, [sp, #24]
  41dbf0:	tbnz	w8, #0, 41dbf8 <ferror@plt+0x1b4c8>
  41dbf4:	b	41dc14 <ferror@plt+0x1b4e4>
  41dbf8:	ldr	x8, [sp, #48]
  41dbfc:	add	x8, x8, #0x1
  41dc00:	str	x8, [sp, #48]
  41dc04:	ldr	x8, [sp, #64]
  41dc08:	subs	x8, x8, #0x1
  41dc0c:	str	x8, [sp, #64]
  41dc10:	b	41dbc8 <ferror@plt+0x1b498>
  41dc14:	ldr	x8, [sp, #64]
  41dc18:	cmp	x8, #0x1
  41dc1c:	b.hi	41dc28 <ferror@plt+0x1b4f8>  // b.pmore
  41dc20:	stur	wzr, [x29, #-4]
  41dc24:	b	41de7c <ferror@plt+0x1b74c>
  41dc28:	stur	xzr, [x29, #-40]
  41dc2c:	stur	xzr, [x29, #-56]
  41dc30:	ldur	x8, [x29, #-40]
  41dc34:	ldr	x9, [sp, #64]
  41dc38:	cmp	x8, x9
  41dc3c:	b.cs	41dcb8 <ferror@plt+0x1b588>  // b.hs, b.nlast
  41dc40:	ldr	x8, [sp, #48]
  41dc44:	ldur	x9, [x29, #-40]
  41dc48:	ldrb	w10, [x8, x9]
  41dc4c:	cbz	w10, 41dc60 <ferror@plt+0x1b530>
  41dc50:	ldur	x8, [x29, #-40]
  41dc54:	add	x8, x8, #0x1
  41dc58:	stur	x8, [x29, #-40]
  41dc5c:	b	41dc30 <ferror@plt+0x1b500>
  41dc60:	ldr	x8, [sp, #48]
  41dc64:	ldur	x9, [x29, #-40]
  41dc68:	ldrb	w10, [x8, x9]
  41dc6c:	mov	w11, #0x0                   	// #0
  41dc70:	str	w11, [sp, #20]
  41dc74:	cbnz	w10, 41dc8c <ferror@plt+0x1b55c>
  41dc78:	ldur	x8, [x29, #-40]
  41dc7c:	ldr	x9, [sp, #64]
  41dc80:	cmp	x8, x9
  41dc84:	cset	w10, cc  // cc = lo, ul, last
  41dc88:	str	w10, [sp, #20]
  41dc8c:	ldr	w8, [sp, #20]
  41dc90:	tbnz	w8, #0, 41dc98 <ferror@plt+0x1b568>
  41dc94:	b	41dca8 <ferror@plt+0x1b578>
  41dc98:	ldur	x8, [x29, #-40]
  41dc9c:	add	x8, x8, #0x1
  41dca0:	stur	x8, [x29, #-40]
  41dca4:	b	41dc60 <ferror@plt+0x1b530>
  41dca8:	ldur	x8, [x29, #-56]
  41dcac:	add	x8, x8, #0x1
  41dcb0:	stur	x8, [x29, #-56]
  41dcb4:	b	41dc30 <ferror@plt+0x1b500>
  41dcb8:	ldr	x8, [sp, #48]
  41dcbc:	ldur	x9, [x29, #-40]
  41dcc0:	subs	x9, x9, #0x1
  41dcc4:	ldrb	w10, [x8, x9]
  41dcc8:	cbz	w10, 41dcd8 <ferror@plt+0x1b5a8>
  41dccc:	ldur	x8, [x29, #-56]
  41dcd0:	add	x8, x8, #0x1
  41dcd4:	stur	x8, [x29, #-56]
  41dcd8:	ldr	x8, [sp, #64]
  41dcdc:	add	x8, x8, #0x1
  41dce0:	ldur	x9, [x29, #-56]
  41dce4:	add	x9, x9, #0x1
  41dce8:	mov	x10, #0x8                   	// #8
  41dcec:	mul	x9, x10, x9
  41dcf0:	add	x0, x8, x9
  41dcf4:	bl	402280 <malloc@plt>
  41dcf8:	str	x0, [sp, #32]
  41dcfc:	ldur	x8, [x29, #-32]
  41dd00:	str	x0, [x8]
  41dd04:	ldur	x8, [x29, #-32]
  41dd08:	ldr	x8, [x8]
  41dd0c:	cbnz	x8, 41dd28 <ferror@plt+0x1b5f8>
  41dd10:	bl	402680 <__errno_location@plt>
  41dd14:	ldr	w8, [x0]
  41dd18:	mov	w9, wzr
  41dd1c:	subs	w8, w9, w8
  41dd20:	stur	w8, [x29, #-4]
  41dd24:	b	41de7c <ferror@plt+0x1b74c>
  41dd28:	ldr	x8, [sp, #32]
  41dd2c:	ldur	x9, [x29, #-56]
  41dd30:	mov	x10, #0x8                   	// #8
  41dd34:	mul	x9, x10, x9
  41dd38:	add	x8, x8, x9
  41dd3c:	add	x8, x8, #0x8
  41dd40:	str	x8, [sp, #40]
  41dd44:	ldr	x0, [sp, #40]
  41dd48:	ldr	x1, [sp, #48]
  41dd4c:	ldr	x2, [sp, #64]
  41dd50:	str	x10, [sp, #8]
  41dd54:	bl	4020a0 <memcpy@plt>
  41dd58:	ldr	x8, [sp, #40]
  41dd5c:	ldr	x9, [sp, #64]
  41dd60:	add	x8, x8, x9
  41dd64:	mov	w11, #0x0                   	// #0
  41dd68:	strb	w11, [x8]
  41dd6c:	ldr	x8, [sp, #32]
  41dd70:	ldur	x9, [x29, #-56]
  41dd74:	ldr	x10, [sp, #8]
  41dd78:	mul	x9, x10, x9
  41dd7c:	add	x8, x8, x9
  41dd80:	mov	x9, xzr
  41dd84:	str	x9, [x8]
  41dd88:	ldr	x8, [sp, #40]
  41dd8c:	ldr	x9, [sp, #32]
  41dd90:	str	x8, [x9]
  41dd94:	stur	xzr, [x29, #-40]
  41dd98:	mov	x8, #0x1                   	// #1
  41dd9c:	stur	x8, [x29, #-48]
  41dda0:	ldur	x8, [x29, #-48]
  41dda4:	ldur	x9, [x29, #-56]
  41dda8:	mov	w10, #0x0                   	// #0
  41ddac:	cmp	x8, x9
  41ddb0:	str	w10, [sp, #4]
  41ddb4:	b.cs	41ddcc <ferror@plt+0x1b69c>  // b.hs, b.nlast
  41ddb8:	ldur	x8, [x29, #-40]
  41ddbc:	ldr	x9, [sp, #64]
  41ddc0:	cmp	x8, x9
  41ddc4:	cset	w10, cc  // cc = lo, ul, last
  41ddc8:	str	w10, [sp, #4]
  41ddcc:	ldr	w8, [sp, #4]
  41ddd0:	tbnz	w8, #0, 41ddd8 <ferror@plt+0x1b6a8>
  41ddd4:	b	41de74 <ferror@plt+0x1b744>
  41ddd8:	ldr	x8, [sp, #40]
  41dddc:	ldur	x9, [x29, #-40]
  41dde0:	ldrb	w10, [x8, x9]
  41dde4:	cbz	w10, 41ddf8 <ferror@plt+0x1b6c8>
  41dde8:	ldur	x8, [x29, #-40]
  41ddec:	add	x8, x8, #0x1
  41ddf0:	stur	x8, [x29, #-40]
  41ddf4:	b	41dda0 <ferror@plt+0x1b670>
  41ddf8:	ldr	x8, [sp, #48]
  41ddfc:	ldur	x9, [x29, #-40]
  41de00:	ldrb	w10, [x8, x9]
  41de04:	mov	w11, #0x0                   	// #0
  41de08:	str	w11, [sp]
  41de0c:	cbnz	w10, 41de24 <ferror@plt+0x1b6f4>
  41de10:	ldur	x8, [x29, #-40]
  41de14:	ldr	x9, [sp, #64]
  41de18:	cmp	x8, x9
  41de1c:	cset	w10, cc  // cc = lo, ul, last
  41de20:	str	w10, [sp]
  41de24:	ldr	w8, [sp]
  41de28:	tbnz	w8, #0, 41de30 <ferror@plt+0x1b700>
  41de2c:	b	41de40 <ferror@plt+0x1b710>
  41de30:	ldur	x8, [x29, #-40]
  41de34:	add	x8, x8, #0x1
  41de38:	stur	x8, [x29, #-40]
  41de3c:	b	41ddf8 <ferror@plt+0x1b6c8>
  41de40:	ldr	x8, [sp, #40]
  41de44:	ldur	x9, [x29, #-40]
  41de48:	add	x8, x8, x9
  41de4c:	ldr	x9, [sp, #32]
  41de50:	ldur	x10, [x29, #-48]
  41de54:	mov	x11, #0x8                   	// #8
  41de58:	mul	x10, x11, x10
  41de5c:	add	x9, x9, x10
  41de60:	str	x8, [x9]
  41de64:	ldur	x8, [x29, #-48]
  41de68:	add	x8, x8, #0x1
  41de6c:	stur	x8, [x29, #-48]
  41de70:	b	41dda0 <ferror@plt+0x1b670>
  41de74:	ldur	x8, [x29, #-56]
  41de78:	stur	w8, [x29, #-4]
  41de7c:	ldur	w0, [x29, #-4]
  41de80:	ldp	x29, x30, [sp, #128]
  41de84:	add	sp, sp, #0x90
  41de88:	ret
  41de8c:	sub	sp, sp, #0x90
  41de90:	stp	x29, x30, [sp, #128]
  41de94:	add	x29, sp, #0x80
  41de98:	stur	x0, [x29, #-16]
  41de9c:	stur	x1, [x29, #-24]
  41dea0:	ldur	x8, [x29, #-16]
  41dea4:	ldr	w9, [x8, #24]
  41dea8:	and	w9, w9, #0x2
  41deac:	cbz	w9, 41debc <ferror@plt+0x1b78c>
  41deb0:	mov	x8, #0x4                   	// #4
  41deb4:	stur	x8, [x29, #-40]
  41deb8:	b	41dec4 <ferror@plt+0x1b794>
  41debc:	mov	x8, #0x8                   	// #8
  41dec0:	stur	x8, [x29, #-40]
  41dec4:	ldur	x8, [x29, #-24]
  41dec8:	mov	x9, xzr
  41decc:	str	x9, [x8]
  41ded0:	ldur	x0, [x29, #-16]
  41ded4:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ded8:	add	x1, x1, #0x4d5
  41dedc:	add	x2, sp, #0x38
  41dee0:	sub	x3, x29, #0x38
  41dee4:	bl	41da1c <ferror@plt+0x1b2ec>
  41dee8:	str	w0, [sp, #36]
  41deec:	ldr	w10, [sp, #36]
  41def0:	cmp	w10, #0x0
  41def4:	cset	w10, ge  // ge = tcont
  41def8:	tbnz	w10, #0, 41df08 <ferror@plt+0x1b7d8>
  41defc:	ldr	w8, [sp, #36]
  41df00:	stur	w8, [x29, #-4]
  41df04:	b	41e158 <ferror@plt+0x1ba28>
  41df08:	ldr	x8, [sp, #56]
  41df0c:	cbz	x8, 41df18 <ferror@plt+0x1b7e8>
  41df10:	ldur	x8, [x29, #-56]
  41df14:	cbnz	x8, 41df20 <ferror@plt+0x1b7f0>
  41df18:	stur	wzr, [x29, #-4]
  41df1c:	b	41e158 <ferror@plt+0x1ba28>
  41df20:	ldur	x8, [x29, #-56]
  41df24:	mov	x9, #0x40                  	// #64
  41df28:	udiv	x10, x8, x9
  41df2c:	mul	x9, x10, x9
  41df30:	subs	x8, x8, x9
  41df34:	cbz	x8, 41df44 <ferror@plt+0x1b814>
  41df38:	mov	w8, #0xffffffea            	// #-22
  41df3c:	stur	w8, [x29, #-4]
  41df40:	b	41e158 <ferror@plt+0x1ba28>
  41df44:	ldur	x8, [x29, #-56]
  41df48:	mov	x9, #0x40                  	// #64
  41df4c:	udiv	x8, x8, x9
  41df50:	str	w8, [sp, #40]
  41df54:	ldr	x9, [sp, #56]
  41df58:	ldur	x10, [x29, #-16]
  41df5c:	ldr	x10, [x10]
  41df60:	subs	x9, x9, x10
  41df64:	stur	x9, [x29, #-32]
  41df68:	stur	xzr, [x29, #-48]
  41df6c:	str	wzr, [sp, #44]
  41df70:	ldr	w8, [sp, #44]
  41df74:	ldr	w9, [sp, #40]
  41df78:	cmp	w8, w9
  41df7c:	b.ge	41dfe8 <ferror@plt+0x1b8b8>  // b.tcont
  41df80:	ldur	x0, [x29, #-16]
  41df84:	ldur	x8, [x29, #-32]
  41df88:	ldur	x9, [x29, #-40]
  41df8c:	add	x1, x8, x9
  41df90:	bl	41d598 <ferror@plt+0x1ae68>
  41df94:	str	x0, [sp, #24]
  41df98:	ldr	x8, [sp, #24]
  41df9c:	ldrb	w10, [x8]
  41dfa0:	cmp	w10, #0x2e
  41dfa4:	b.ne	41dfb4 <ferror@plt+0x1b884>  // b.any
  41dfa8:	ldr	x8, [sp, #24]
  41dfac:	add	x8, x8, #0x1
  41dfb0:	str	x8, [sp, #24]
  41dfb4:	ldr	x0, [sp, #24]
  41dfb8:	bl	4020e0 <strlen@plt>
  41dfbc:	add	x8, x0, #0x1
  41dfc0:	ldur	x9, [x29, #-48]
  41dfc4:	add	x8, x9, x8
  41dfc8:	stur	x8, [x29, #-48]
  41dfcc:	ldr	w8, [sp, #44]
  41dfd0:	add	w8, w8, #0x1
  41dfd4:	str	w8, [sp, #44]
  41dfd8:	ldur	x9, [x29, #-32]
  41dfdc:	add	x9, x9, #0x40
  41dfe0:	stur	x9, [x29, #-32]
  41dfe4:	b	41df70 <ferror@plt+0x1b840>
  41dfe8:	ldrsw	x8, [sp, #40]
  41dfec:	mov	x9, #0x18                  	// #24
  41dff0:	mul	x8, x9, x8
  41dff4:	ldur	x9, [x29, #-48]
  41dff8:	add	x0, x8, x9
  41dffc:	bl	402280 <malloc@plt>
  41e000:	str	x0, [sp, #64]
  41e004:	ldur	x8, [x29, #-24]
  41e008:	str	x0, [x8]
  41e00c:	ldur	x8, [x29, #-24]
  41e010:	ldr	x8, [x8]
  41e014:	cbnz	x8, 41e030 <ferror@plt+0x1b900>
  41e018:	bl	402680 <__errno_location@plt>
  41e01c:	ldr	w8, [x0]
  41e020:	mov	w9, wzr
  41e024:	subs	w8, w9, w8
  41e028:	stur	w8, [x29, #-4]
  41e02c:	b	41e158 <ferror@plt+0x1ba28>
  41e030:	ldr	x8, [sp, #64]
  41e034:	ldrsw	x9, [sp, #40]
  41e038:	mov	x10, #0x18                  	// #24
  41e03c:	mul	x9, x10, x9
  41e040:	add	x8, x8, x9
  41e044:	str	x8, [sp, #48]
  41e048:	ldr	x8, [sp, #56]
  41e04c:	ldur	x9, [x29, #-16]
  41e050:	ldr	x9, [x9]
  41e054:	subs	x8, x8, x9
  41e058:	stur	x8, [x29, #-32]
  41e05c:	str	wzr, [sp, #44]
  41e060:	ldr	w8, [sp, #44]
  41e064:	ldr	w9, [sp, #40]
  41e068:	cmp	w8, w9
  41e06c:	b.ge	41e150 <ferror@plt+0x1ba20>  // b.tcont
  41e070:	ldur	x0, [x29, #-16]
  41e074:	ldur	x1, [x29, #-32]
  41e078:	ldur	x8, [x29, #-40]
  41e07c:	mov	w2, w8
  41e080:	bl	41d628 <ferror@plt+0x1aef8>
  41e084:	str	x0, [sp, #16]
  41e088:	ldur	x0, [x29, #-16]
  41e08c:	ldur	x9, [x29, #-32]
  41e090:	ldur	x10, [x29, #-40]
  41e094:	add	x1, x9, x10
  41e098:	bl	41d598 <ferror@plt+0x1ae68>
  41e09c:	str	x0, [sp, #8]
  41e0a0:	ldr	x9, [sp, #8]
  41e0a4:	ldrb	w8, [x9]
  41e0a8:	cmp	w8, #0x2e
  41e0ac:	b.ne	41e0bc <ferror@plt+0x1b98c>  // b.any
  41e0b0:	ldr	x8, [sp, #8]
  41e0b4:	add	x8, x8, #0x1
  41e0b8:	str	x8, [sp, #8]
  41e0bc:	ldr	x8, [sp, #16]
  41e0c0:	ldr	x9, [sp, #64]
  41e0c4:	ldrsw	x10, [sp, #44]
  41e0c8:	mov	x11, #0x18                  	// #24
  41e0cc:	mul	x10, x11, x10
  41e0d0:	str	x8, [x9, x10]
  41e0d4:	ldr	x8, [sp, #64]
  41e0d8:	ldrsw	x9, [sp, #44]
  41e0dc:	mul	x9, x11, x9
  41e0e0:	add	x8, x8, x9
  41e0e4:	mov	w12, #0x55                  	// #85
  41e0e8:	str	w12, [x8, #8]
  41e0ec:	ldr	x8, [sp, #48]
  41e0f0:	ldr	x9, [sp, #64]
  41e0f4:	ldrsw	x10, [sp, #44]
  41e0f8:	mul	x10, x11, x10
  41e0fc:	add	x9, x9, x10
  41e100:	str	x8, [x9, #16]
  41e104:	ldr	x0, [sp, #8]
  41e108:	bl	4020e0 <strlen@plt>
  41e10c:	add	x8, x0, #0x1
  41e110:	str	x8, [sp]
  41e114:	ldr	x0, [sp, #48]
  41e118:	ldr	x1, [sp, #8]
  41e11c:	ldr	x2, [sp]
  41e120:	bl	4020a0 <memcpy@plt>
  41e124:	ldr	x8, [sp]
  41e128:	ldr	x9, [sp, #48]
  41e12c:	add	x8, x9, x8
  41e130:	str	x8, [sp, #48]
  41e134:	ldr	w8, [sp, #44]
  41e138:	add	w8, w8, #0x1
  41e13c:	str	w8, [sp, #44]
  41e140:	ldur	x9, [x29, #-32]
  41e144:	add	x9, x9, #0x40
  41e148:	stur	x9, [x29, #-32]
  41e14c:	b	41e060 <ferror@plt+0x1b930>
  41e150:	ldr	w8, [sp, #40]
  41e154:	stur	w8, [x29, #-4]
  41e158:	ldur	w0, [x29, #-4]
  41e15c:	ldp	x29, x30, [sp, #128]
  41e160:	add	sp, sp, #0x90
  41e164:	ret
  41e168:	sub	sp, sp, #0x50
  41e16c:	stp	x29, x30, [sp, #64]
  41e170:	add	x29, sp, #0x40
  41e174:	stur	x0, [x29, #-16]
  41e178:	stur	x1, [x29, #-24]
  41e17c:	ldur	x0, [x29, #-16]
  41e180:	ldur	x1, [x29, #-24]
  41e184:	bl	41e258 <ferror@plt+0x1bb28>
  41e188:	str	w0, [sp, #12]
  41e18c:	ldr	w8, [sp, #12]
  41e190:	cmp	w8, #0x0
  41e194:	cset	w8, ge  // ge = tcont
  41e198:	tbnz	w8, #0, 41e1a8 <ferror@plt+0x1ba78>
  41e19c:	ldr	w8, [sp, #12]
  41e1a0:	stur	w8, [x29, #-4]
  41e1a4:	b	41e248 <ferror@plt+0x1bb18>
  41e1a8:	ldur	x0, [x29, #-16]
  41e1ac:	ldr	w8, [sp, #12]
  41e1b0:	mov	w1, w8
  41e1b4:	bl	41e348 <ferror@plt+0x1bc18>
  41e1b8:	str	x0, [sp, #16]
  41e1bc:	ldr	x9, [sp, #16]
  41e1c0:	ldur	x10, [x29, #-16]
  41e1c4:	ldr	x10, [x10]
  41e1c8:	subs	x9, x9, x10
  41e1cc:	str	x9, [sp, #32]
  41e1d0:	ldur	x9, [x29, #-16]
  41e1d4:	ldr	w8, [x9, #24]
  41e1d8:	and	w8, w8, #0x2
  41e1dc:	cbz	w8, 41e1f8 <ferror@plt+0x1bac8>
  41e1e0:	ldr	x8, [sp, #32]
  41e1e4:	add	x8, x8, #0x8
  41e1e8:	str	x8, [sp, #32]
  41e1ec:	mov	x8, #0x4                   	// #4
  41e1f0:	str	x8, [sp, #24]
  41e1f4:	b	41e20c <ferror@plt+0x1badc>
  41e1f8:	ldr	x8, [sp, #32]
  41e1fc:	mov	x9, #0x8                   	// #8
  41e200:	add	x8, x8, #0x8
  41e204:	str	x8, [sp, #32]
  41e208:	str	x9, [sp, #24]
  41e20c:	ldur	x0, [x29, #-16]
  41e210:	ldr	x1, [sp, #32]
  41e214:	ldr	x8, [sp, #24]
  41e218:	mov	w2, w8
  41e21c:	bl	41d628 <ferror@plt+0x1aef8>
  41e220:	str	x0, [sp]
  41e224:	ldr	x9, [sp]
  41e228:	and	x9, x9, #0xfffffffffffffffd
  41e22c:	str	x9, [sp]
  41e230:	ldur	x0, [x29, #-16]
  41e234:	ldr	x1, [sp, #32]
  41e238:	ldr	x2, [sp, #24]
  41e23c:	ldr	x3, [sp]
  41e240:	bl	41e420 <ferror@plt+0x1bcf0>
  41e244:	stur	w0, [x29, #-4]
  41e248:	ldur	w0, [x29, #-4]
  41e24c:	ldp	x29, x30, [sp, #64]
  41e250:	add	sp, sp, #0x50
  41e254:	ret
  41e258:	sub	sp, sp, #0x70
  41e25c:	stp	x29, x30, [sp, #96]
  41e260:	add	x29, sp, #0x60
  41e264:	mov	w8, #0x1                   	// #1
  41e268:	sub	x9, x29, #0x20
  41e26c:	stur	x0, [x29, #-16]
  41e270:	stur	x1, [x29, #-24]
  41e274:	ldur	x0, [x29, #-16]
  41e278:	mov	x1, x9
  41e27c:	str	w8, [sp, #8]
  41e280:	bl	41d994 <ferror@plt+0x1b264>
  41e284:	stur	x0, [x29, #-40]
  41e288:	ldr	w8, [sp, #8]
  41e28c:	sturh	w8, [x29, #-42]
  41e290:	ldurh	w8, [x29, #-42]
  41e294:	ldur	x9, [x29, #-16]
  41e298:	ldrh	w10, [x9, #40]
  41e29c:	cmp	w8, w10
  41e2a0:	b.ge	41e330 <ferror@plt+0x1bc00>  // b.tcont
  41e2a4:	ldur	x0, [x29, #-16]
  41e2a8:	ldurh	w1, [x29, #-42]
  41e2ac:	add	x2, sp, #0x28
  41e2b0:	add	x3, sp, #0x20
  41e2b4:	add	x4, sp, #0x1c
  41e2b8:	bl	41d7f4 <ferror@plt+0x1b0c4>
  41e2bc:	str	w0, [sp, #12]
  41e2c0:	ldr	w8, [sp, #12]
  41e2c4:	cmp	w8, #0x0
  41e2c8:	cset	w8, ge  // ge = tcont
  41e2cc:	tbnz	w8, #0, 41e2d4 <ferror@plt+0x1bba4>
  41e2d0:	b	41e320 <ferror@plt+0x1bbf0>
  41e2d4:	ldr	w8, [sp, #28]
  41e2d8:	mov	w9, w8
  41e2dc:	ldur	x10, [x29, #-32]
  41e2e0:	cmp	x9, x10
  41e2e4:	b.cc	41e2ec <ferror@plt+0x1bbbc>  // b.lo, b.ul, b.last
  41e2e8:	b	41e320 <ferror@plt+0x1bbf0>
  41e2ec:	ldur	x8, [x29, #-40]
  41e2f0:	ldr	w9, [sp, #28]
  41e2f4:	mov	w10, w9
  41e2f8:	add	x8, x8, x10
  41e2fc:	str	x8, [sp, #16]
  41e300:	ldur	x0, [x29, #-24]
  41e304:	ldr	x1, [sp, #16]
  41e308:	bl	402470 <strcmp@plt>
  41e30c:	cbz	w0, 41e314 <ferror@plt+0x1bbe4>
  41e310:	b	41e320 <ferror@plt+0x1bbf0>
  41e314:	ldurh	w8, [x29, #-42]
  41e318:	stur	w8, [x29, #-4]
  41e31c:	b	41e338 <ferror@plt+0x1bc08>
  41e320:	ldurh	w8, [x29, #-42]
  41e324:	add	w8, w8, #0x1
  41e328:	sturh	w8, [x29, #-42]
  41e32c:	b	41e290 <ferror@plt+0x1bb60>
  41e330:	mov	w8, #0xfffffffe            	// #-2
  41e334:	stur	w8, [x29, #-4]
  41e338:	ldur	w0, [x29, #-4]
  41e33c:	ldp	x29, x30, [sp, #96]
  41e340:	add	sp, sp, #0x70
  41e344:	ret
  41e348:	sub	sp, sp, #0x30
  41e34c:	stp	x29, x30, [sp, #32]
  41e350:	add	x29, sp, #0x20
  41e354:	str	x0, [sp, #16]
  41e358:	strh	w1, [sp, #14]
  41e35c:	ldrh	w8, [sp, #14]
  41e360:	cbz	w8, 41e368 <ferror@plt+0x1bc38>
  41e364:	b	41e388 <ferror@plt+0x1bc58>
  41e368:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41e36c:	add	x0, x0, #0xdd9
  41e370:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e374:	add	x1, x1, #0xd11
  41e378:	mov	w2, #0xd5                  	// #213
  41e37c:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41e380:	add	x3, x3, #0xdea
  41e384:	bl	402670 <__assert_fail@plt>
  41e388:	ldrh	w8, [sp, #14]
  41e38c:	ldr	x9, [sp, #16]
  41e390:	ldrh	w10, [x9, #40]
  41e394:	cmp	w8, w10
  41e398:	b.ge	41e3a0 <ferror@plt+0x1bc70>  // b.tcont
  41e39c:	b	41e3c0 <ferror@plt+0x1bc90>
  41e3a0:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41e3a4:	add	x0, x0, #0xe30
  41e3a8:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e3ac:	add	x1, x1, #0xd11
  41e3b0:	mov	w2, #0xd6                  	// #214
  41e3b4:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41e3b8:	add	x3, x3, #0xdea
  41e3bc:	bl	402670 <__assert_fail@plt>
  41e3c0:	ldrh	w8, [sp, #14]
  41e3c4:	cbz	w8, 41e3dc <ferror@plt+0x1bcac>
  41e3c8:	ldrh	w8, [sp, #14]
  41e3cc:	ldr	x9, [sp, #16]
  41e3d0:	ldrh	w10, [x9, #40]
  41e3d4:	cmp	w8, w10
  41e3d8:	b.lt	41e3e8 <ferror@plt+0x1bcb8>  // b.tstop
  41e3dc:	mov	x8, xzr
  41e3e0:	stur	x8, [x29, #-8]
  41e3e4:	b	41e410 <ferror@plt+0x1bce0>
  41e3e8:	ldr	x0, [sp, #16]
  41e3ec:	ldr	x8, [sp, #16]
  41e3f0:	ldr	x8, [x8, #32]
  41e3f4:	ldrh	w9, [sp, #14]
  41e3f8:	ldr	x10, [sp, #16]
  41e3fc:	ldrh	w11, [x10, #42]
  41e400:	mul	w9, w9, w11
  41e404:	add	x1, x8, w9, sxtw
  41e408:	bl	41d598 <ferror@plt+0x1ae68>
  41e40c:	stur	x0, [x29, #-8]
  41e410:	ldur	x0, [x29, #-8]
  41e414:	ldp	x29, x30, [sp, #32]
  41e418:	add	sp, sp, #0x30
  41e41c:	ret
  41e420:	sub	sp, sp, #0x50
  41e424:	stp	x29, x30, [sp, #64]
  41e428:	add	x29, sp, #0x40
  41e42c:	stur	x0, [x29, #-16]
  41e430:	stur	x1, [x29, #-24]
  41e434:	str	x2, [sp, #32]
  41e438:	str	x3, [sp, #24]
  41e43c:	ldr	x8, [sp, #32]
  41e440:	cmp	x8, #0x8
  41e444:	b.hi	41e44c <ferror@plt+0x1bd1c>  // b.pmore
  41e448:	b	41e46c <ferror@plt+0x1bd3c>
  41e44c:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41e450:	add	x0, x0, #0xd62
  41e454:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e458:	add	x1, x1, #0xd11
  41e45c:	mov	w2, #0xa7                  	// #167
  41e460:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41e464:	add	x3, x3, #0xe50
  41e468:	bl	402670 <__assert_fail@plt>
  41e46c:	ldur	x8, [x29, #-24]
  41e470:	ldr	x9, [sp, #32]
  41e474:	add	x8, x8, x9
  41e478:	ldur	x9, [x29, #-16]
  41e47c:	ldr	x9, [x9, #16]
  41e480:	cmp	x8, x9
  41e484:	b.hi	41e48c <ferror@plt+0x1bd5c>  // b.pmore
  41e488:	b	41e4ac <ferror@plt+0x1bd7c>
  41e48c:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41e490:	add	x0, x0, #0xdbe
  41e494:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e498:	add	x1, x1, #0xd11
  41e49c:	mov	w2, #0xa8                  	// #168
  41e4a0:	adrp	x3, 425000 <ferror@plt+0x228d0>
  41e4a4:	add	x3, x3, #0xe50
  41e4a8:	bl	402670 <__assert_fail@plt>
  41e4ac:	ldur	x8, [x29, #-24]
  41e4b0:	ldr	x9, [sp, #32]
  41e4b4:	add	x8, x8, x9
  41e4b8:	ldur	x9, [x29, #-16]
  41e4bc:	ldr	x9, [x9, #16]
  41e4c0:	cmp	x8, x9
  41e4c4:	b.ls	41e4d4 <ferror@plt+0x1bda4>  // b.plast
  41e4c8:	mov	w8, #0xffffffff            	// #-1
  41e4cc:	stur	w8, [x29, #-4]
  41e4d0:	b	41e614 <ferror@plt+0x1bee4>
  41e4d4:	ldur	x8, [x29, #-16]
  41e4d8:	ldr	x8, [x8, #8]
  41e4dc:	cbnz	x8, 41e544 <ferror@plt+0x1be14>
  41e4e0:	ldur	x8, [x29, #-16]
  41e4e4:	ldr	x0, [x8, #16]
  41e4e8:	bl	402280 <malloc@plt>
  41e4ec:	ldur	x8, [x29, #-16]
  41e4f0:	str	x0, [x8, #8]
  41e4f4:	ldur	x8, [x29, #-16]
  41e4f8:	ldr	x8, [x8, #8]
  41e4fc:	cbnz	x8, 41e518 <ferror@plt+0x1bde8>
  41e500:	bl	402680 <__errno_location@plt>
  41e504:	ldr	w8, [x0]
  41e508:	mov	w9, wzr
  41e50c:	subs	w8, w9, w8
  41e510:	stur	w8, [x29, #-4]
  41e514:	b	41e614 <ferror@plt+0x1bee4>
  41e518:	ldur	x8, [x29, #-16]
  41e51c:	ldr	x0, [x8, #8]
  41e520:	ldur	x8, [x29, #-16]
  41e524:	ldr	x1, [x8]
  41e528:	ldur	x8, [x29, #-16]
  41e52c:	ldr	x2, [x8, #16]
  41e530:	bl	4020a0 <memcpy@plt>
  41e534:	ldur	x8, [x29, #-16]
  41e538:	ldr	x8, [x8, #8]
  41e53c:	ldur	x9, [x29, #-16]
  41e540:	str	x8, [x9]
  41e544:	ldur	x8, [x29, #-16]
  41e548:	ldr	x8, [x8, #8]
  41e54c:	ldur	x9, [x29, #-24]
  41e550:	add	x8, x8, x9
  41e554:	str	x8, [sp, #16]
  41e558:	ldur	x8, [x29, #-16]
  41e55c:	ldr	w10, [x8, #24]
  41e560:	and	w10, w10, #0x10
  41e564:	cbz	w10, 41e5c4 <ferror@plt+0x1be94>
  41e568:	mov	x8, #0x1                   	// #1
  41e56c:	str	x8, [sp, #8]
  41e570:	ldr	x8, [sp, #8]
  41e574:	ldr	x9, [sp, #32]
  41e578:	cmp	x8, x9
  41e57c:	b.hi	41e5c0 <ferror@plt+0x1be90>  // b.pmore
  41e580:	ldr	x8, [sp, #24]
  41e584:	and	x8, x8, #0xff
  41e588:	ldr	x9, [sp, #16]
  41e58c:	ldr	x10, [sp, #32]
  41e590:	ldr	x11, [sp, #8]
  41e594:	subs	x10, x10, x11
  41e598:	add	x9, x9, x10
  41e59c:	strb	w8, [x9]
  41e5a0:	ldr	x9, [sp, #24]
  41e5a4:	and	x9, x9, #0xffffffffffffff00
  41e5a8:	lsr	x9, x9, #8
  41e5ac:	str	x9, [sp, #24]
  41e5b0:	ldr	x8, [sp, #8]
  41e5b4:	add	x8, x8, #0x1
  41e5b8:	str	x8, [sp, #8]
  41e5bc:	b	41e570 <ferror@plt+0x1be40>
  41e5c0:	b	41e610 <ferror@plt+0x1bee0>
  41e5c4:	str	xzr, [sp, #8]
  41e5c8:	ldr	x8, [sp, #8]
  41e5cc:	ldr	x9, [sp, #32]
  41e5d0:	cmp	x8, x9
  41e5d4:	b.cs	41e610 <ferror@plt+0x1bee0>  // b.hs, b.nlast
  41e5d8:	ldr	x8, [sp, #24]
  41e5dc:	and	x8, x8, #0xff
  41e5e0:	ldr	x9, [sp, #16]
  41e5e4:	ldr	x10, [sp, #8]
  41e5e8:	add	x9, x9, x10
  41e5ec:	strb	w8, [x9]
  41e5f0:	ldr	x9, [sp, #24]
  41e5f4:	and	x9, x9, #0xffffffffffffff00
  41e5f8:	lsr	x9, x9, #8
  41e5fc:	str	x9, [sp, #24]
  41e600:	ldr	x8, [sp, #8]
  41e604:	add	x8, x8, #0x1
  41e608:	str	x8, [sp, #8]
  41e60c:	b	41e5c8 <ferror@plt+0x1be98>
  41e610:	stur	wzr, [x29, #-4]
  41e614:	ldur	w0, [x29, #-4]
  41e618:	ldp	x29, x30, [sp, #64]
  41e61c:	add	sp, sp, #0x50
  41e620:	ret
  41e624:	sub	sp, sp, #0x70
  41e628:	stp	x29, x30, [sp, #96]
  41e62c:	add	x29, sp, #0x60
  41e630:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e634:	add	x1, x1, #0x922
  41e638:	sub	x3, x29, #0x20
  41e63c:	sub	x2, x29, #0x28
  41e640:	stur	x0, [x29, #-16]
  41e644:	ldur	x0, [x29, #-16]
  41e648:	bl	41da1c <ferror@plt+0x1b2ec>
  41e64c:	str	w0, [sp, #44]
  41e650:	ldr	w8, [sp, #44]
  41e654:	cmp	w8, #0x0
  41e658:	cset	w8, ge  // ge = tcont
  41e65c:	tbnz	w8, #0, 41e66c <ferror@plt+0x1bf3c>
  41e660:	ldr	w8, [sp, #44]
  41e664:	stur	w8, [x29, #-4]
  41e668:	b	41e860 <ferror@plt+0x1c130>
  41e66c:	ldur	x8, [x29, #-40]
  41e670:	str	x8, [sp, #48]
  41e674:	ldr	x8, [sp, #48]
  41e678:	cbz	x8, 41e684 <ferror@plt+0x1bf54>
  41e67c:	ldur	x8, [x29, #-32]
  41e680:	cbnz	x8, 41e68c <ferror@plt+0x1bf5c>
  41e684:	stur	wzr, [x29, #-4]
  41e688:	b	41e860 <ferror@plt+0x1c130>
  41e68c:	ldr	x8, [sp, #48]
  41e690:	ldrb	w9, [x8]
  41e694:	mov	w10, #0x0                   	// #0
  41e698:	str	w10, [sp, #12]
  41e69c:	cbnz	w9, 41e6b0 <ferror@plt+0x1bf80>
  41e6a0:	ldur	x8, [x29, #-32]
  41e6a4:	cmp	x8, #0x1
  41e6a8:	cset	w9, hi  // hi = pmore
  41e6ac:	str	w9, [sp, #12]
  41e6b0:	ldr	w8, [sp, #12]
  41e6b4:	tbnz	w8, #0, 41e6bc <ferror@plt+0x1bf8c>
  41e6b8:	b	41e6d8 <ferror@plt+0x1bfa8>
  41e6bc:	ldr	x8, [sp, #48]
  41e6c0:	add	x8, x8, #0x1
  41e6c4:	str	x8, [sp, #48]
  41e6c8:	ldur	x8, [x29, #-32]
  41e6cc:	subs	x8, x8, #0x1
  41e6d0:	stur	x8, [x29, #-32]
  41e6d4:	b	41e68c <ferror@plt+0x1bf5c>
  41e6d8:	ldur	x8, [x29, #-32]
  41e6dc:	cmp	x8, #0x1
  41e6e0:	b.hi	41e6ec <ferror@plt+0x1bfbc>  // b.pmore
  41e6e4:	stur	wzr, [x29, #-4]
  41e6e8:	b	41e860 <ferror@plt+0x1c130>
  41e6ec:	stur	xzr, [x29, #-24]
  41e6f0:	ldur	x8, [x29, #-24]
  41e6f4:	ldur	x9, [x29, #-32]
  41e6f8:	cmp	x8, x9
  41e6fc:	b.cs	41e858 <ferror@plt+0x1c128>  // b.hs, b.nlast
  41e700:	ldr	x8, [sp, #48]
  41e704:	ldur	x9, [x29, #-24]
  41e708:	ldrb	w10, [x8, x9]
  41e70c:	cbnz	w10, 41e714 <ferror@plt+0x1bfe4>
  41e710:	b	41e848 <ferror@plt+0x1c118>
  41e714:	ldur	x8, [x29, #-24]
  41e718:	add	x8, x8, #0x1
  41e71c:	ldur	x9, [x29, #-32]
  41e720:	cmp	x8, x9
  41e724:	b.cc	41e72c <ferror@plt+0x1bffc>  // b.lo, b.ul, b.last
  41e728:	b	41e848 <ferror@plt+0x1c118>
  41e72c:	ldr	x8, [sp, #48]
  41e730:	ldur	x9, [x29, #-24]
  41e734:	add	x8, x8, x9
  41e738:	str	x8, [sp, #32]
  41e73c:	mov	x8, #0x9                   	// #9
  41e740:	str	x8, [sp, #16]
  41e744:	ldur	x8, [x29, #-24]
  41e748:	ldr	x9, [sp, #16]
  41e74c:	add	x8, x8, x9
  41e750:	ldur	x9, [x29, #-32]
  41e754:	cmp	x8, x9
  41e758:	b.cc	41e760 <ferror@plt+0x1c030>  // b.lo, b.ul, b.last
  41e75c:	b	41e848 <ferror@plt+0x1c118>
  41e760:	ldr	x0, [sp, #32]
  41e764:	ldr	x2, [sp, #16]
  41e768:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e76c:	add	x1, x1, #0xcdf
  41e770:	bl	4022a0 <strncmp@plt>
  41e774:	cbz	w0, 41e790 <ferror@plt+0x1c060>
  41e778:	ldr	x0, [sp, #32]
  41e77c:	bl	4020e0 <strlen@plt>
  41e780:	ldur	x8, [x29, #-24]
  41e784:	add	x8, x8, x0
  41e788:	stur	x8, [x29, #-24]
  41e78c:	b	41e848 <ferror@plt+0x1c118>
  41e790:	ldr	x8, [sp, #32]
  41e794:	ldur	x9, [x29, #-16]
  41e798:	ldr	x9, [x9]
  41e79c:	subs	x8, x8, x9
  41e7a0:	str	x8, [sp, #24]
  41e7a4:	ldur	x8, [x29, #-16]
  41e7a8:	ldr	x8, [x8, #8]
  41e7ac:	cbnz	x8, 41e814 <ferror@plt+0x1c0e4>
  41e7b0:	ldur	x8, [x29, #-16]
  41e7b4:	ldr	x0, [x8, #16]
  41e7b8:	bl	402280 <malloc@plt>
  41e7bc:	ldur	x8, [x29, #-16]
  41e7c0:	str	x0, [x8, #8]
  41e7c4:	ldur	x8, [x29, #-16]
  41e7c8:	ldr	x8, [x8, #8]
  41e7cc:	cbnz	x8, 41e7e8 <ferror@plt+0x1c0b8>
  41e7d0:	bl	402680 <__errno_location@plt>
  41e7d4:	ldr	w8, [x0]
  41e7d8:	mov	w9, wzr
  41e7dc:	subs	w8, w9, w8
  41e7e0:	stur	w8, [x29, #-4]
  41e7e4:	b	41e860 <ferror@plt+0x1c130>
  41e7e8:	ldur	x8, [x29, #-16]
  41e7ec:	ldr	x0, [x8, #8]
  41e7f0:	ldur	x8, [x29, #-16]
  41e7f4:	ldr	x1, [x8]
  41e7f8:	ldur	x8, [x29, #-16]
  41e7fc:	ldr	x2, [x8, #16]
  41e800:	bl	4020a0 <memcpy@plt>
  41e804:	ldur	x8, [x29, #-16]
  41e808:	ldr	x8, [x8, #8]
  41e80c:	ldur	x9, [x29, #-16]
  41e810:	str	x8, [x9]
  41e814:	ldr	x0, [sp, #32]
  41e818:	bl	4020e0 <strlen@plt>
  41e81c:	str	x0, [sp, #16]
  41e820:	ldur	x8, [x29, #-16]
  41e824:	ldr	x8, [x8, #8]
  41e828:	ldr	x9, [sp, #24]
  41e82c:	add	x0, x8, x9
  41e830:	ldr	x2, [sp, #16]
  41e834:	mov	w10, wzr
  41e838:	mov	w1, w10
  41e83c:	bl	4022c0 <memset@plt>
  41e840:	stur	wzr, [x29, #-4]
  41e844:	b	41e860 <ferror@plt+0x1c130>
  41e848:	ldur	x8, [x29, #-24]
  41e84c:	add	x8, x8, #0x1
  41e850:	stur	x8, [x29, #-24]
  41e854:	b	41e6f0 <ferror@plt+0x1bfc0>
  41e858:	mov	w8, #0xfffffffe            	// #-2
  41e85c:	stur	w8, [x29, #-4]
  41e860:	ldur	w0, [x29, #-4]
  41e864:	ldp	x29, x30, [sp, #96]
  41e868:	add	sp, sp, #0x70
  41e86c:	ret
  41e870:	sub	sp, sp, #0xf0
  41e874:	stp	x29, x30, [sp, #224]
  41e878:	add	x29, sp, #0xe0
  41e87c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41e880:	add	x8, x8, #0xce9
  41e884:	sub	x3, x29, #0x20
  41e888:	sub	x2, x29, #0x40
  41e88c:	stur	x0, [x29, #-16]
  41e890:	stur	x1, [x29, #-24]
  41e894:	ldur	x0, [x29, #-16]
  41e898:	mov	x1, x8
  41e89c:	bl	41da1c <ferror@plt+0x1b2ec>
  41e8a0:	str	w0, [sp, #104]
  41e8a4:	ldr	w9, [sp, #104]
  41e8a8:	cmp	w9, #0x0
  41e8ac:	cset	w9, ge  // ge = tcont
  41e8b0:	tbnz	w9, #0, 41e8b8 <ferror@plt+0x1c188>
  41e8b4:	b	41ed48 <ferror@plt+0x1c618>
  41e8b8:	ldur	x0, [x29, #-16]
  41e8bc:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41e8c0:	add	x1, x1, #0xcf1
  41e8c4:	sub	x2, x29, #0x48
  41e8c8:	sub	x3, x29, #0x28
  41e8cc:	bl	41da1c <ferror@plt+0x1b2ec>
  41e8d0:	str	w0, [sp, #104]
  41e8d4:	ldr	w8, [sp, #104]
  41e8d8:	cmp	w8, #0x0
  41e8dc:	cset	w8, ge  // ge = tcont
  41e8e0:	tbnz	w8, #0, 41e8e8 <ferror@plt+0x1c1b8>
  41e8e4:	b	41ed48 <ferror@plt+0x1c618>
  41e8e8:	ldur	x8, [x29, #-16]
  41e8ec:	ldr	w9, [x8, #24]
  41e8f0:	and	w9, w9, #0x2
  41e8f4:	cbz	w9, 41e904 <ferror@plt+0x1c1d4>
  41e8f8:	mov	x8, #0x10                  	// #16
  41e8fc:	stur	x8, [x29, #-104]
  41e900:	b	41e90c <ferror@plt+0x1c1dc>
  41e904:	mov	x8, #0x18                  	// #24
  41e908:	stur	x8, [x29, #-104]
  41e90c:	ldur	x8, [x29, #-40]
  41e910:	ldur	x9, [x29, #-104]
  41e914:	udiv	x10, x8, x9
  41e918:	mul	x9, x10, x9
  41e91c:	subs	x8, x8, x9
  41e920:	cbz	x8, 41e928 <ferror@plt+0x1c1f8>
  41e924:	b	41ed48 <ferror@plt+0x1c618>
  41e928:	ldur	x8, [x29, #-40]
  41e92c:	ldur	x9, [x29, #-104]
  41e930:	udiv	x8, x8, x9
  41e934:	str	w8, [sp, #108]
  41e938:	str	wzr, [sp, #112]
  41e93c:	stur	xzr, [x29, #-96]
  41e940:	ldur	x9, [x29, #-64]
  41e944:	ldur	x10, [x29, #-16]
  41e948:	ldr	x10, [x10]
  41e94c:	subs	x9, x9, x10
  41e950:	stur	x9, [x29, #-48]
  41e954:	ldur	x9, [x29, #-72]
  41e958:	ldur	x10, [x29, #-16]
  41e95c:	ldr	x10, [x10]
  41e960:	subs	x9, x9, x10
  41e964:	ldur	x10, [x29, #-104]
  41e968:	add	x9, x9, x10
  41e96c:	stur	x9, [x29, #-56]
  41e970:	mov	w8, #0x1                   	// #1
  41e974:	stur	w8, [x29, #-108]
  41e978:	ldur	w8, [x29, #-108]
  41e97c:	ldr	w9, [sp, #108]
  41e980:	cmp	w8, w9
  41e984:	b.ge	41ea64 <ferror@plt+0x1c334>  // b.tcont
  41e988:	ldur	x8, [x29, #-16]
  41e98c:	ldr	w9, [x8, #24]
  41e990:	and	w9, w9, #0x2
  41e994:	cbz	w9, 41e9b4 <ferror@plt+0x1c284>
  41e998:	ldur	x0, [x29, #-16]
  41e99c:	ldur	x8, [x29, #-56]
  41e9a0:	add	x1, x8, #0x0
  41e9a4:	mov	w2, #0x4                   	// #4
  41e9a8:	bl	41d628 <ferror@plt+0x1aef8>
  41e9ac:	str	w0, [sp, #92]
  41e9b0:	b	41e9cc <ferror@plt+0x1c29c>
  41e9b4:	ldur	x0, [x29, #-16]
  41e9b8:	ldur	x8, [x29, #-56]
  41e9bc:	add	x1, x8, #0x0
  41e9c0:	mov	w2, #0x4                   	// #4
  41e9c4:	bl	41d628 <ferror@plt+0x1aef8>
  41e9c8:	str	w0, [sp, #92]
  41e9cc:	ldr	w8, [sp, #92]
  41e9d0:	mov	w9, w8
  41e9d4:	ldur	x10, [x29, #-32]
  41e9d8:	cmp	x9, x10
  41e9dc:	b.cc	41e9e4 <ferror@plt+0x1c2b4>  // b.lo, b.ul, b.last
  41e9e0:	b	41ed48 <ferror@plt+0x1c618>
  41e9e4:	ldur	x0, [x29, #-16]
  41e9e8:	ldur	x8, [x29, #-48]
  41e9ec:	ldr	w9, [sp, #92]
  41e9f0:	mov	w10, w9
  41e9f4:	add	x1, x8, x10
  41e9f8:	bl	41d598 <ferror@plt+0x1ae68>
  41e9fc:	str	x0, [sp, #96]
  41ea00:	ldr	x0, [sp, #96]
  41ea04:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ea08:	add	x1, x1, #0xea4
  41ea0c:	mov	x2, #0x6                   	// #6
  41ea10:	bl	4022a0 <strncmp@plt>
  41ea14:	cbz	w0, 41ea1c <ferror@plt+0x1c2ec>
  41ea18:	b	41ea44 <ferror@plt+0x1c314>
  41ea1c:	ldr	x8, [sp, #96]
  41ea20:	add	x0, x8, #0x6
  41ea24:	bl	4020e0 <strlen@plt>
  41ea28:	add	x8, x0, #0x1
  41ea2c:	ldur	x9, [x29, #-96]
  41ea30:	add	x8, x9, x8
  41ea34:	stur	x8, [x29, #-96]
  41ea38:	ldr	w10, [sp, #112]
  41ea3c:	add	w10, w10, #0x1
  41ea40:	str	w10, [sp, #112]
  41ea44:	ldur	w8, [x29, #-108]
  41ea48:	add	w8, w8, #0x1
  41ea4c:	stur	w8, [x29, #-108]
  41ea50:	ldur	x9, [x29, #-104]
  41ea54:	ldur	x10, [x29, #-56]
  41ea58:	add	x9, x10, x9
  41ea5c:	stur	x9, [x29, #-56]
  41ea60:	b	41e978 <ferror@plt+0x1c248>
  41ea64:	ldr	w8, [sp, #112]
  41ea68:	cbnz	w8, 41ea70 <ferror@plt+0x1c340>
  41ea6c:	b	41ed48 <ferror@plt+0x1c618>
  41ea70:	ldrsw	x8, [sp, #112]
  41ea74:	mov	x9, #0x18                  	// #24
  41ea78:	mul	x8, x9, x8
  41ea7c:	ldur	x9, [x29, #-96]
  41ea80:	add	x0, x8, x9
  41ea84:	bl	402280 <malloc@plt>
  41ea88:	stur	x0, [x29, #-80]
  41ea8c:	ldur	x8, [x29, #-24]
  41ea90:	str	x0, [x8]
  41ea94:	ldur	x8, [x29, #-24]
  41ea98:	ldr	x8, [x8]
  41ea9c:	cbnz	x8, 41eab8 <ferror@plt+0x1c388>
  41eaa0:	bl	402680 <__errno_location@plt>
  41eaa4:	ldr	w8, [x0]
  41eaa8:	mov	w9, wzr
  41eaac:	subs	w8, w9, w8
  41eab0:	stur	w8, [x29, #-4]
  41eab4:	b	41ed58 <ferror@plt+0x1c628>
  41eab8:	ldur	x8, [x29, #-80]
  41eabc:	ldrsw	x9, [sp, #112]
  41eac0:	mov	x10, #0x18                  	// #24
  41eac4:	mul	x9, x10, x9
  41eac8:	add	x8, x8, x9
  41eacc:	stur	x8, [x29, #-88]
  41ead0:	str	wzr, [sp, #112]
  41ead4:	ldur	x8, [x29, #-64]
  41ead8:	ldur	x9, [x29, #-16]
  41eadc:	ldr	x9, [x9]
  41eae0:	subs	x8, x8, x9
  41eae4:	stur	x8, [x29, #-48]
  41eae8:	ldur	x8, [x29, #-72]
  41eaec:	ldur	x9, [x29, #-16]
  41eaf0:	ldr	x9, [x9]
  41eaf4:	subs	x8, x8, x9
  41eaf8:	ldur	x9, [x29, #-104]
  41eafc:	add	x8, x8, x9
  41eb00:	stur	x8, [x29, #-56]
  41eb04:	mov	w11, #0x1                   	// #1
  41eb08:	stur	w11, [x29, #-108]
  41eb0c:	ldur	w8, [x29, #-108]
  41eb10:	ldr	w9, [sp, #108]
  41eb14:	cmp	w8, w9
  41eb18:	b.ge	41ed3c <ferror@plt+0x1c60c>  // b.tcont
  41eb1c:	ldur	x8, [x29, #-16]
  41eb20:	ldr	w9, [x8, #24]
  41eb24:	and	w9, w9, #0x2
  41eb28:	cbz	w9, 41eb98 <ferror@plt+0x1c468>
  41eb2c:	ldur	x0, [x29, #-16]
  41eb30:	ldur	x8, [x29, #-56]
  41eb34:	add	x1, x8, #0x0
  41eb38:	mov	w9, #0x4                   	// #4
  41eb3c:	mov	w2, w9
  41eb40:	str	w9, [sp, #20]
  41eb44:	bl	41d628 <ferror@plt+0x1aef8>
  41eb48:	str	w0, [sp, #60]
  41eb4c:	ldur	x0, [x29, #-16]
  41eb50:	ldur	x8, [x29, #-56]
  41eb54:	add	x1, x8, #0x4
  41eb58:	ldr	w2, [sp, #20]
  41eb5c:	bl	41d628 <ferror@plt+0x1aef8>
  41eb60:	str	x0, [sp, #48]
  41eb64:	ldur	x0, [x29, #-16]
  41eb68:	ldur	x8, [x29, #-56]
  41eb6c:	add	x1, x8, #0xc
  41eb70:	mov	w2, #0x1                   	// #1
  41eb74:	bl	41d628 <ferror@plt+0x1aef8>
  41eb78:	strb	w0, [sp, #47]
  41eb7c:	ldur	x0, [x29, #-16]
  41eb80:	ldur	x8, [x29, #-56]
  41eb84:	add	x1, x8, #0xe
  41eb88:	mov	w2, #0x2                   	// #2
  41eb8c:	bl	41d628 <ferror@plt+0x1aef8>
  41eb90:	strh	w0, [sp, #44]
  41eb94:	b	41ebf8 <ferror@plt+0x1c4c8>
  41eb98:	ldur	x0, [x29, #-16]
  41eb9c:	ldur	x8, [x29, #-56]
  41eba0:	add	x1, x8, #0x0
  41eba4:	mov	w2, #0x4                   	// #4
  41eba8:	bl	41d628 <ferror@plt+0x1aef8>
  41ebac:	str	w0, [sp, #60]
  41ebb0:	ldur	x0, [x29, #-16]
  41ebb4:	ldur	x8, [x29, #-56]
  41ebb8:	add	x1, x8, #0x8
  41ebbc:	mov	w2, #0x8                   	// #8
  41ebc0:	bl	41d628 <ferror@plt+0x1aef8>
  41ebc4:	str	x0, [sp, #48]
  41ebc8:	ldur	x0, [x29, #-16]
  41ebcc:	ldur	x8, [x29, #-56]
  41ebd0:	add	x1, x8, #0x4
  41ebd4:	mov	w2, #0x1                   	// #1
  41ebd8:	bl	41d628 <ferror@plt+0x1aef8>
  41ebdc:	strb	w0, [sp, #47]
  41ebe0:	ldur	x0, [x29, #-16]
  41ebe4:	ldur	x8, [x29, #-56]
  41ebe8:	add	x1, x8, #0x6
  41ebec:	mov	w2, #0x2                   	// #2
  41ebf0:	bl	41d628 <ferror@plt+0x1aef8>
  41ebf4:	strh	w0, [sp, #44]
  41ebf8:	ldur	x0, [x29, #-16]
  41ebfc:	ldur	x8, [x29, #-48]
  41ec00:	ldr	w9, [sp, #60]
  41ec04:	mov	w10, w9
  41ec08:	add	x1, x8, x10
  41ec0c:	bl	41d598 <ferror@plt+0x1ae68>
  41ec10:	str	x0, [sp, #64]
  41ec14:	ldr	x0, [sp, #64]
  41ec18:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41ec1c:	add	x1, x1, #0xea4
  41ec20:	mov	x2, #0x6                   	// #6
  41ec24:	bl	4022a0 <strncmp@plt>
  41ec28:	cbz	w0, 41ec30 <ferror@plt+0x1c500>
  41ec2c:	b	41ed1c <ferror@plt+0x1c5ec>
  41ec30:	ldr	x8, [sp, #64]
  41ec34:	add	x8, x8, #0x6
  41ec38:	str	x8, [sp, #64]
  41ec3c:	ldur	x8, [x29, #-16]
  41ec40:	ldr	w9, [x8, #24]
  41ec44:	and	w9, w9, #0x2
  41ec48:	cbz	w9, 41ec5c <ferror@plt+0x1c52c>
  41ec4c:	ldrb	w8, [sp, #47]
  41ec50:	asr	w8, w8, #4
  41ec54:	strb	w8, [sp, #46]
  41ec58:	b	41ec68 <ferror@plt+0x1c538>
  41ec5c:	ldrb	w8, [sp, #47]
  41ec60:	asr	w8, w8, #4
  41ec64:	strb	w8, [sp, #46]
  41ec68:	ldur	x0, [x29, #-16]
  41ec6c:	ldr	x1, [sp, #48]
  41ec70:	ldrh	w2, [sp, #44]
  41ec74:	bl	41ed68 <ferror@plt+0x1c638>
  41ec78:	ldur	x8, [x29, #-80]
  41ec7c:	ldrsw	x9, [sp, #112]
  41ec80:	mov	x10, #0x18                  	// #24
  41ec84:	mul	x9, x10, x9
  41ec88:	str	x0, [x8, x9]
  41ec8c:	ldrb	w0, [sp, #46]
  41ec90:	str	x10, [sp, #8]
  41ec94:	bl	41ee30 <ferror@plt+0x1c700>
  41ec98:	and	w11, w0, #0xff
  41ec9c:	ldur	x8, [x29, #-80]
  41eca0:	ldrsw	x9, [sp, #112]
  41eca4:	ldr	x10, [sp, #8]
  41eca8:	mul	x9, x10, x9
  41ecac:	add	x8, x8, x9
  41ecb0:	str	w11, [x8, #8]
  41ecb4:	ldur	x8, [x29, #-88]
  41ecb8:	ldur	x9, [x29, #-80]
  41ecbc:	ldrsw	x12, [sp, #112]
  41ecc0:	mul	x12, x10, x12
  41ecc4:	add	x9, x9, x12
  41ecc8:	str	x8, [x9, #16]
  41eccc:	ldr	x0, [sp, #64]
  41ecd0:	bl	4020e0 <strlen@plt>
  41ecd4:	stur	x0, [x29, #-96]
  41ecd8:	ldur	x0, [x29, #-88]
  41ecdc:	ldr	x1, [sp, #64]
  41ece0:	ldur	x2, [x29, #-96]
  41ece4:	bl	4020a0 <memcpy@plt>
  41ece8:	ldur	x8, [x29, #-88]
  41ecec:	ldur	x9, [x29, #-96]
  41ecf0:	add	x8, x8, x9
  41ecf4:	mov	w11, #0x0                   	// #0
  41ecf8:	strb	w11, [x8]
  41ecfc:	ldur	x8, [x29, #-96]
  41ed00:	add	x8, x8, #0x1
  41ed04:	ldur	x9, [x29, #-88]
  41ed08:	add	x8, x9, x8
  41ed0c:	stur	x8, [x29, #-88]
  41ed10:	ldr	w11, [sp, #112]
  41ed14:	add	w11, w11, #0x1
  41ed18:	str	w11, [sp, #112]
  41ed1c:	ldur	w8, [x29, #-108]
  41ed20:	add	w8, w8, #0x1
  41ed24:	stur	w8, [x29, #-108]
  41ed28:	ldur	x9, [x29, #-104]
  41ed2c:	ldur	x10, [x29, #-56]
  41ed30:	add	x9, x10, x9
  41ed34:	stur	x9, [x29, #-56]
  41ed38:	b	41eb0c <ferror@plt+0x1c3dc>
  41ed3c:	ldr	w8, [sp, #112]
  41ed40:	stur	w8, [x29, #-4]
  41ed44:	b	41ed58 <ferror@plt+0x1c628>
  41ed48:	ldur	x0, [x29, #-16]
  41ed4c:	ldur	x1, [x29, #-24]
  41ed50:	bl	41eea0 <ferror@plt+0x1c770>
  41ed54:	stur	w0, [x29, #-4]
  41ed58:	ldur	w0, [x29, #-4]
  41ed5c:	ldp	x29, x30, [sp, #224]
  41ed60:	add	sp, sp, #0xf0
  41ed64:	ret
  41ed68:	sub	sp, sp, #0x50
  41ed6c:	stp	x29, x30, [sp, #64]
  41ed70:	add	x29, sp, #0x40
  41ed74:	mov	w8, #0xfff1                	// #65521
  41ed78:	stur	x0, [x29, #-16]
  41ed7c:	stur	x1, [x29, #-24]
  41ed80:	sturh	w2, [x29, #-26]
  41ed84:	ldurh	w9, [x29, #-26]
  41ed88:	cmp	w9, w8
  41ed8c:	b.eq	41ed98 <ferror@plt+0x1c668>  // b.none
  41ed90:	ldurh	w8, [x29, #-26]
  41ed94:	cbnz	w8, 41eda4 <ferror@plt+0x1c674>
  41ed98:	ldur	x8, [x29, #-24]
  41ed9c:	stur	x8, [x29, #-8]
  41eda0:	b	41ee20 <ferror@plt+0x1c6f0>
  41eda4:	ldur	x0, [x29, #-16]
  41eda8:	ldurh	w1, [x29, #-26]
  41edac:	add	x2, sp, #0x18
  41edb0:	add	x3, sp, #0x10
  41edb4:	add	x4, sp, #0xc
  41edb8:	bl	41d7f4 <ferror@plt+0x1b0c4>
  41edbc:	str	w0, [sp, #32]
  41edc0:	ldr	w8, [sp, #32]
  41edc4:	cmp	w8, #0x0
  41edc8:	cset	w8, ge  // ge = tcont
  41edcc:	tbnz	w8, #0, 41eddc <ferror@plt+0x1c6ac>
  41edd0:	mov	x8, #0xffffffffffffffff    	// #-1
  41edd4:	stur	x8, [x29, #-8]
  41edd8:	b	41ee20 <ferror@plt+0x1c6f0>
  41eddc:	ldur	x8, [x29, #-24]
  41ede0:	ldr	x9, [sp, #16]
  41ede4:	subs	x9, x9, #0x4
  41ede8:	cmp	x8, x9
  41edec:	b.ls	41edfc <ferror@plt+0x1c6cc>  // b.plast
  41edf0:	mov	x8, #0xffffffffffffffff    	// #-1
  41edf4:	stur	x8, [x29, #-8]
  41edf8:	b	41ee20 <ferror@plt+0x1c6f0>
  41edfc:	ldur	x0, [x29, #-16]
  41ee00:	ldr	x8, [sp, #24]
  41ee04:	ldur	x9, [x29, #-24]
  41ee08:	add	x1, x8, x9
  41ee0c:	mov	w2, #0x4                   	// #4
  41ee10:	bl	41d628 <ferror@plt+0x1aef8>
  41ee14:	stur	x0, [x29, #-24]
  41ee18:	ldur	x8, [x29, #-24]
  41ee1c:	stur	x8, [x29, #-8]
  41ee20:	ldur	x0, [x29, #-8]
  41ee24:	ldp	x29, x30, [sp, #64]
  41ee28:	add	sp, sp, #0x50
  41ee2c:	ret
  41ee30:	sub	sp, sp, #0x10
  41ee34:	strb	w0, [sp, #14]
  41ee38:	ldrb	w8, [sp, #14]
  41ee3c:	str	w8, [sp, #8]
  41ee40:	cbz	w8, 41ee68 <ferror@plt+0x1c738>
  41ee44:	b	41ee48 <ferror@plt+0x1c718>
  41ee48:	ldr	w8, [sp, #8]
  41ee4c:	cmp	w8, #0x1
  41ee50:	b.eq	41ee74 <ferror@plt+0x1c744>  // b.none
  41ee54:	b	41ee58 <ferror@plt+0x1c728>
  41ee58:	ldr	w8, [sp, #8]
  41ee5c:	cmp	w8, #0x2
  41ee60:	b.eq	41ee80 <ferror@plt+0x1c750>  // b.none
  41ee64:	b	41ee8c <ferror@plt+0x1c75c>
  41ee68:	mov	w8, #0x4c                  	// #76
  41ee6c:	strb	w8, [sp, #15]
  41ee70:	b	41ee94 <ferror@plt+0x1c764>
  41ee74:	mov	w8, #0x47                  	// #71
  41ee78:	strb	w8, [sp, #15]
  41ee7c:	b	41ee94 <ferror@plt+0x1c764>
  41ee80:	mov	w8, #0x57                  	// #87
  41ee84:	strb	w8, [sp, #15]
  41ee88:	b	41ee94 <ferror@plt+0x1c764>
  41ee8c:	mov	w8, #0x0                   	// #0
  41ee90:	strb	w8, [sp, #15]
  41ee94:	ldrb	w0, [sp, #15]
  41ee98:	add	sp, sp, #0x10
  41ee9c:	ret
  41eea0:	sub	sp, sp, #0x80
  41eea4:	stp	x29, x30, [sp, #112]
  41eea8:	add	x29, sp, #0x70
  41eeac:	mov	x8, xzr
  41eeb0:	adrp	x9, 425000 <ferror@plt+0x228d0>
  41eeb4:	add	x9, x9, #0xe92
  41eeb8:	sub	x3, x29, #0x30
  41eebc:	add	x2, sp, #0x38
  41eec0:	stur	x0, [x29, #-16]
  41eec4:	stur	x1, [x29, #-24]
  41eec8:	ldur	x10, [x29, #-24]
  41eecc:	str	x8, [x10]
  41eed0:	ldur	x0, [x29, #-16]
  41eed4:	mov	x1, x9
  41eed8:	bl	41da1c <ferror@plt+0x1b2ec>
  41eedc:	str	w0, [sp, #24]
  41eee0:	ldr	w11, [sp, #24]
  41eee4:	cmp	w11, #0x0
  41eee8:	cset	w11, ge  // ge = tcont
  41eeec:	tbnz	w11, #0, 41eefc <ferror@plt+0x1c7cc>
  41eef0:	ldr	w8, [sp, #24]
  41eef4:	stur	w8, [x29, #-4]
  41eef8:	b	41f22c <ferror@plt+0x1cafc>
  41eefc:	ldr	x8, [sp, #56]
  41ef00:	str	x8, [sp, #48]
  41ef04:	ldr	x8, [sp, #48]
  41ef08:	cbz	x8, 41ef14 <ferror@plt+0x1c7e4>
  41ef0c:	ldur	x8, [x29, #-48]
  41ef10:	cbnz	x8, 41ef1c <ferror@plt+0x1c7ec>
  41ef14:	stur	wzr, [x29, #-4]
  41ef18:	b	41f22c <ferror@plt+0x1cafc>
  41ef1c:	ldr	x8, [sp, #48]
  41ef20:	ldrb	w9, [x8]
  41ef24:	mov	w10, #0x0                   	// #0
  41ef28:	str	w10, [sp, #4]
  41ef2c:	cbnz	w9, 41ef40 <ferror@plt+0x1c810>
  41ef30:	ldur	x8, [x29, #-48]
  41ef34:	cmp	x8, #0x1
  41ef38:	cset	w9, hi  // hi = pmore
  41ef3c:	str	w9, [sp, #4]
  41ef40:	ldr	w8, [sp, #4]
  41ef44:	tbnz	w8, #0, 41ef4c <ferror@plt+0x1c81c>
  41ef48:	b	41ef68 <ferror@plt+0x1c838>
  41ef4c:	ldr	x8, [sp, #48]
  41ef50:	add	x8, x8, #0x1
  41ef54:	str	x8, [sp, #48]
  41ef58:	ldur	x8, [x29, #-48]
  41ef5c:	subs	x8, x8, #0x1
  41ef60:	stur	x8, [x29, #-48]
  41ef64:	b	41ef1c <ferror@plt+0x1c7ec>
  41ef68:	ldur	x8, [x29, #-48]
  41ef6c:	cmp	x8, #0x1
  41ef70:	b.hi	41ef7c <ferror@plt+0x1c84c>  // b.pmore
  41ef74:	stur	wzr, [x29, #-4]
  41ef78:	b	41f22c <ferror@plt+0x1cafc>
  41ef7c:	stur	xzr, [x29, #-40]
  41ef80:	stur	xzr, [x29, #-32]
  41ef84:	str	wzr, [sp, #28]
  41ef88:	ldur	x8, [x29, #-32]
  41ef8c:	ldur	x9, [x29, #-48]
  41ef90:	cmp	x8, x9
  41ef94:	b.cs	41eff0 <ferror@plt+0x1c8c0>  // b.hs, b.nlast
  41ef98:	ldr	x8, [sp, #48]
  41ef9c:	ldur	x9, [x29, #-32]
  41efa0:	ldrb	w10, [x8, x9]
  41efa4:	cbnz	w10, 41efe0 <ferror@plt+0x1c8b0>
  41efa8:	ldur	x8, [x29, #-40]
  41efac:	ldur	x9, [x29, #-32]
  41efb0:	cmp	x8, x9
  41efb4:	b.ne	41efc8 <ferror@plt+0x1c898>  // b.any
  41efb8:	ldur	x8, [x29, #-32]
  41efbc:	add	x8, x8, #0x1
  41efc0:	stur	x8, [x29, #-40]
  41efc4:	b	41efe0 <ferror@plt+0x1c8b0>
  41efc8:	ldr	w8, [sp, #28]
  41efcc:	add	w8, w8, #0x1
  41efd0:	str	w8, [sp, #28]
  41efd4:	ldur	x9, [x29, #-32]
  41efd8:	add	x9, x9, #0x1
  41efdc:	stur	x9, [x29, #-40]
  41efe0:	ldur	x8, [x29, #-32]
  41efe4:	add	x8, x8, #0x1
  41efe8:	stur	x8, [x29, #-32]
  41efec:	b	41ef88 <ferror@plt+0x1c858>
  41eff0:	ldr	x8, [sp, #48]
  41eff4:	ldur	x9, [x29, #-32]
  41eff8:	subs	x9, x9, #0x1
  41effc:	ldrb	w10, [x8, x9]
  41f000:	cbz	w10, 41f010 <ferror@plt+0x1c8e0>
  41f004:	ldr	w8, [sp, #28]
  41f008:	add	w8, w8, #0x1
  41f00c:	str	w8, [sp, #28]
  41f010:	ldur	x8, [x29, #-48]
  41f014:	add	x8, x8, #0x1
  41f018:	ldrsw	x9, [sp, #28]
  41f01c:	mov	x10, #0x18                  	// #24
  41f020:	mul	x9, x10, x9
  41f024:	add	x0, x8, x9
  41f028:	bl	402280 <malloc@plt>
  41f02c:	str	x0, [sp, #32]
  41f030:	ldur	x8, [x29, #-24]
  41f034:	str	x0, [x8]
  41f038:	ldur	x8, [x29, #-24]
  41f03c:	ldr	x8, [x8]
  41f040:	cbnz	x8, 41f05c <ferror@plt+0x1c92c>
  41f044:	bl	402680 <__errno_location@plt>
  41f048:	ldr	w8, [x0]
  41f04c:	mov	w9, wzr
  41f050:	subs	w8, w9, w8
  41f054:	stur	w8, [x29, #-4]
  41f058:	b	41f22c <ferror@plt+0x1cafc>
  41f05c:	ldr	x8, [sp, #32]
  41f060:	ldrsw	x9, [sp, #28]
  41f064:	mov	x10, #0x18                  	// #24
  41f068:	mul	x9, x10, x9
  41f06c:	add	x8, x8, x9
  41f070:	str	x8, [sp, #40]
  41f074:	stur	xzr, [x29, #-40]
  41f078:	stur	xzr, [x29, #-32]
  41f07c:	str	wzr, [sp, #28]
  41f080:	ldur	x8, [x29, #-32]
  41f084:	ldur	x9, [x29, #-48]
  41f088:	cmp	x8, x9
  41f08c:	b.cs	41f180 <ferror@plt+0x1ca50>  // b.hs, b.nlast
  41f090:	ldr	x8, [sp, #48]
  41f094:	ldur	x9, [x29, #-32]
  41f098:	ldrb	w10, [x8, x9]
  41f09c:	cbnz	w10, 41f170 <ferror@plt+0x1ca40>
  41f0a0:	ldur	x8, [x29, #-32]
  41f0a4:	ldur	x9, [x29, #-40]
  41f0a8:	subs	x8, x8, x9
  41f0ac:	str	x8, [sp, #16]
  41f0b0:	ldur	x8, [x29, #-40]
  41f0b4:	ldur	x9, [x29, #-32]
  41f0b8:	cmp	x8, x9
  41f0bc:	b.ne	41f0d0 <ferror@plt+0x1c9a0>  // b.any
  41f0c0:	ldur	x8, [x29, #-32]
  41f0c4:	add	x8, x8, #0x1
  41f0c8:	stur	x8, [x29, #-40]
  41f0cc:	b	41f170 <ferror@plt+0x1ca40>
  41f0d0:	ldr	x8, [sp, #32]
  41f0d4:	ldrsw	x9, [sp, #28]
  41f0d8:	mov	x10, #0x18                  	// #24
  41f0dc:	mul	x9, x10, x9
  41f0e0:	mov	x11, xzr
  41f0e4:	str	x11, [x8, x9]
  41f0e8:	ldr	x8, [sp, #32]
  41f0ec:	ldrsw	x9, [sp, #28]
  41f0f0:	mul	x9, x10, x9
  41f0f4:	add	x8, x8, x9
  41f0f8:	mov	w12, #0x47                  	// #71
  41f0fc:	str	w12, [x8, #8]
  41f100:	ldr	x8, [sp, #40]
  41f104:	ldr	x9, [sp, #32]
  41f108:	ldrsw	x11, [sp, #28]
  41f10c:	mul	x10, x10, x11
  41f110:	add	x9, x9, x10
  41f114:	str	x8, [x9, #16]
  41f118:	ldr	x0, [sp, #40]
  41f11c:	ldr	x8, [sp, #48]
  41f120:	ldur	x9, [x29, #-40]
  41f124:	add	x1, x8, x9
  41f128:	ldr	x2, [sp, #16]
  41f12c:	bl	4020a0 <memcpy@plt>
  41f130:	ldr	x8, [sp, #40]
  41f134:	ldr	x9, [sp, #16]
  41f138:	add	x8, x8, x9
  41f13c:	mov	w12, #0x0                   	// #0
  41f140:	strb	w12, [x8]
  41f144:	ldr	x8, [sp, #16]
  41f148:	add	x8, x8, #0x1
  41f14c:	ldr	x9, [sp, #40]
  41f150:	add	x8, x9, x8
  41f154:	str	x8, [sp, #40]
  41f158:	ldr	w12, [sp, #28]
  41f15c:	add	w12, w12, #0x1
  41f160:	str	w12, [sp, #28]
  41f164:	ldur	x8, [x29, #-32]
  41f168:	add	x8, x8, #0x1
  41f16c:	stur	x8, [x29, #-40]
  41f170:	ldur	x8, [x29, #-32]
  41f174:	add	x8, x8, #0x1
  41f178:	stur	x8, [x29, #-32]
  41f17c:	b	41f080 <ferror@plt+0x1c950>
  41f180:	ldr	x8, [sp, #48]
  41f184:	ldur	x9, [x29, #-32]
  41f188:	subs	x9, x9, #0x1
  41f18c:	ldrb	w10, [x8, x9]
  41f190:	cbz	w10, 41f224 <ferror@plt+0x1caf4>
  41f194:	ldur	x8, [x29, #-32]
  41f198:	ldur	x9, [x29, #-40]
  41f19c:	subs	x8, x8, x9
  41f1a0:	str	x8, [sp, #8]
  41f1a4:	ldr	x8, [sp, #32]
  41f1a8:	ldrsw	x9, [sp, #28]
  41f1ac:	mov	x10, #0x18                  	// #24
  41f1b0:	mul	x9, x10, x9
  41f1b4:	mov	x11, xzr
  41f1b8:	str	x11, [x8, x9]
  41f1bc:	ldr	x8, [sp, #32]
  41f1c0:	ldrsw	x9, [sp, #28]
  41f1c4:	mul	x9, x10, x9
  41f1c8:	add	x8, x8, x9
  41f1cc:	mov	w12, #0x47                  	// #71
  41f1d0:	str	w12, [x8, #8]
  41f1d4:	ldr	x8, [sp, #40]
  41f1d8:	ldr	x9, [sp, #32]
  41f1dc:	ldrsw	x11, [sp, #28]
  41f1e0:	mul	x10, x10, x11
  41f1e4:	add	x9, x9, x10
  41f1e8:	str	x8, [x9, #16]
  41f1ec:	ldr	x0, [sp, #40]
  41f1f0:	ldr	x8, [sp, #48]
  41f1f4:	ldur	x9, [x29, #-40]
  41f1f8:	add	x1, x8, x9
  41f1fc:	ldr	x2, [sp, #8]
  41f200:	bl	4020a0 <memcpy@plt>
  41f204:	ldr	x8, [sp, #40]
  41f208:	ldr	x9, [sp, #8]
  41f20c:	add	x8, x8, x9
  41f210:	mov	w12, #0x0                   	// #0
  41f214:	strb	w12, [x8]
  41f218:	ldr	w12, [sp, #28]
  41f21c:	add	w12, w12, #0x1
  41f220:	str	w12, [sp, #28]
  41f224:	ldr	w8, [sp, #28]
  41f228:	stur	w8, [x29, #-4]
  41f22c:	ldur	w0, [x29, #-4]
  41f230:	ldp	x29, x30, [sp, #112]
  41f234:	add	sp, sp, #0x80
  41f238:	ret
  41f23c:	sub	sp, sp, #0x170
  41f240:	stp	x29, x30, [sp, #336]
  41f244:	str	x28, [sp, #352]
  41f248:	add	x29, sp, #0x150
  41f24c:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41f250:	add	x8, x8, #0x4d5
  41f254:	sub	x3, x29, #0x20
  41f258:	sub	x2, x29, #0x50
  41f25c:	stur	x0, [x29, #-16]
  41f260:	stur	x1, [x29, #-24]
  41f264:	ldur	x0, [x29, #-16]
  41f268:	mov	x1, x8
  41f26c:	bl	41da1c <ferror@plt+0x1b2ec>
  41f270:	stur	w0, [x29, #-164]
  41f274:	ldur	w9, [x29, #-164]
  41f278:	cmp	w9, #0x0
  41f27c:	cset	w9, ge  // ge = tcont
  41f280:	tbnz	w9, #0, 41f29c <ferror@plt+0x1cb6c>
  41f284:	mov	x8, xzr
  41f288:	stur	x8, [x29, #-80]
  41f28c:	stur	xzr, [x29, #-32]
  41f290:	stur	xzr, [x29, #-128]
  41f294:	stur	xzr, [x29, #-144]
  41f298:	b	41f2f4 <ferror@plt+0x1cbc4>
  41f29c:	ldur	x8, [x29, #-16]
  41f2a0:	ldr	w9, [x8, #24]
  41f2a4:	and	w9, w9, #0x2
  41f2a8:	cbz	w9, 41f2c0 <ferror@plt+0x1cb90>
  41f2ac:	mov	x8, #0x40                  	// #64
  41f2b0:	stur	x8, [x29, #-128]
  41f2b4:	mov	x8, #0x4                   	// #4
  41f2b8:	stur	x8, [x29, #-144]
  41f2bc:	b	41f2d0 <ferror@plt+0x1cba0>
  41f2c0:	mov	x8, #0x40                  	// #64
  41f2c4:	stur	x8, [x29, #-128]
  41f2c8:	mov	x8, #0x8                   	// #8
  41f2cc:	stur	x8, [x29, #-144]
  41f2d0:	ldur	x8, [x29, #-32]
  41f2d4:	ldur	x9, [x29, #-128]
  41f2d8:	udiv	x10, x8, x9
  41f2dc:	mul	x9, x10, x9
  41f2e0:	subs	x8, x8, x9
  41f2e4:	cbz	x8, 41f2f4 <ferror@plt+0x1cbc4>
  41f2e8:	mov	x8, xzr
  41f2ec:	stur	x8, [x29, #-80]
  41f2f0:	stur	xzr, [x29, #-32]
  41f2f4:	ldur	x0, [x29, #-16]
  41f2f8:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41f2fc:	add	x1, x1, #0xce9
  41f300:	sub	x2, x29, #0x58
  41f304:	sub	x3, x29, #0x28
  41f308:	bl	41da1c <ferror@plt+0x1b2ec>
  41f30c:	stur	w0, [x29, #-164]
  41f310:	ldur	w8, [x29, #-164]
  41f314:	cmp	w8, #0x0
  41f318:	cset	w8, ge  // ge = tcont
  41f31c:	tbnz	w8, #0, 41f32c <ferror@plt+0x1cbfc>
  41f320:	mov	w8, #0xffffffea            	// #-22
  41f324:	stur	w8, [x29, #-4]
  41f328:	b	41fbc8 <ferror@plt+0x1d498>
  41f32c:	ldur	x0, [x29, #-16]
  41f330:	adrp	x1, 425000 <ferror@plt+0x228d0>
  41f334:	add	x1, x1, #0xcf1
  41f338:	sub	x2, x29, #0x60
  41f33c:	sub	x3, x29, #0x30
  41f340:	bl	41da1c <ferror@plt+0x1b2ec>
  41f344:	stur	w0, [x29, #-164]
  41f348:	ldur	w8, [x29, #-164]
  41f34c:	cmp	w8, #0x0
  41f350:	cset	w8, ge  // ge = tcont
  41f354:	tbnz	w8, #0, 41f364 <ferror@plt+0x1cc34>
  41f358:	mov	w8, #0xffffffea            	// #-22
  41f35c:	stur	w8, [x29, #-4]
  41f360:	b	41fbc8 <ferror@plt+0x1d498>
  41f364:	ldur	x8, [x29, #-16]
  41f368:	ldr	w9, [x8, #24]
  41f36c:	and	w9, w9, #0x2
  41f370:	cbz	w9, 41f380 <ferror@plt+0x1cc50>
  41f374:	mov	x8, #0x10                  	// #16
  41f378:	stur	x8, [x29, #-136]
  41f37c:	b	41f388 <ferror@plt+0x1cc58>
  41f380:	mov	x8, #0x18                  	// #24
  41f384:	stur	x8, [x29, #-136]
  41f388:	ldur	x8, [x29, #-48]
  41f38c:	ldur	x9, [x29, #-136]
  41f390:	udiv	x10, x8, x9
  41f394:	mul	x9, x10, x9
  41f398:	subs	x8, x8, x9
  41f39c:	cbz	x8, 41f3ac <ferror@plt+0x1cc7c>
  41f3a0:	mov	w8, #0xffffffea            	// #-22
  41f3a4:	stur	w8, [x29, #-4]
  41f3a8:	b	41fbc8 <ferror@plt+0x1d498>
  41f3ac:	ldur	x8, [x29, #-32]
  41f3b0:	cbnz	x8, 41f3c4 <ferror@plt+0x1cc94>
  41f3b4:	stur	wzr, [x29, #-160]
  41f3b8:	mov	x8, xzr
  41f3bc:	str	x8, [sp, #160]
  41f3c0:	b	41f3f8 <ferror@plt+0x1ccc8>
  41f3c4:	ldur	x8, [x29, #-32]
  41f3c8:	ldur	x9, [x29, #-128]
  41f3cc:	udiv	x8, x8, x9
  41f3d0:	stur	w8, [x29, #-160]
  41f3d4:	ldursw	x0, [x29, #-160]
  41f3d8:	mov	x1, #0x1                   	// #1
  41f3dc:	bl	4022f0 <calloc@plt>
  41f3e0:	str	x0, [sp, #160]
  41f3e4:	ldr	x9, [sp, #160]
  41f3e8:	cbnz	x9, 41f3f8 <ferror@plt+0x1ccc8>
  41f3ec:	mov	w8, #0xfffffff4            	// #-12
  41f3f0:	stur	w8, [x29, #-4]
  41f3f4:	b	41fbc8 <ferror@plt+0x1d498>
  41f3f8:	ldur	x8, [x29, #-16]
  41f3fc:	ldrh	w9, [x8, #80]
  41f400:	mov	w10, #0x1                   	// #1
  41f404:	cmp	w9, #0x2
  41f408:	str	w10, [sp, #4]
  41f40c:	b.eq	41f424 <ferror@plt+0x1ccf4>  // b.none
  41f410:	ldur	x8, [x29, #-16]
  41f414:	ldrh	w9, [x8, #80]
  41f418:	cmp	w9, #0x2b
  41f41c:	cset	w9, eq  // eq = none
  41f420:	str	w9, [sp, #4]
  41f424:	ldr	w8, [sp, #4]
  41f428:	and	w8, w8, #0x1
  41f42c:	sturb	w8, [x29, #-165]
  41f430:	ldur	x9, [x29, #-48]
  41f434:	ldur	x10, [x29, #-136]
  41f438:	udiv	x9, x9, x10
  41f43c:	stur	w9, [x29, #-156]
  41f440:	stur	wzr, [x29, #-152]
  41f444:	stur	xzr, [x29, #-120]
  41f448:	ldur	x10, [x29, #-88]
  41f44c:	ldur	x11, [x29, #-16]
  41f450:	ldr	x11, [x11]
  41f454:	subs	x10, x10, x11
  41f458:	stur	x10, [x29, #-56]
  41f45c:	ldur	x10, [x29, #-96]
  41f460:	ldur	x11, [x29, #-16]
  41f464:	ldr	x11, [x11]
  41f468:	subs	x10, x10, x11
  41f46c:	ldur	x11, [x29, #-136]
  41f470:	add	x10, x10, x11
  41f474:	stur	x10, [x29, #-64]
  41f478:	ldursw	x0, [x29, #-156]
  41f47c:	mov	x1, #0x8                   	// #8
  41f480:	bl	4022f0 <calloc@plt>
  41f484:	str	x0, [sp, #152]
  41f488:	ldr	x10, [sp, #152]
  41f48c:	cbnz	x10, 41f4a4 <ferror@plt+0x1cd74>
  41f490:	ldr	x0, [sp, #160]
  41f494:	bl	4024e0 <free@plt>
  41f498:	mov	w8, #0xfffffff4            	// #-12
  41f49c:	stur	w8, [x29, #-4]
  41f4a0:	b	41fbc8 <ferror@plt+0x1d498>
  41f4a4:	mov	w8, #0x1                   	// #1
  41f4a8:	stur	w8, [x29, #-148]
  41f4ac:	ldur	w8, [x29, #-148]
  41f4b0:	ldur	w9, [x29, #-156]
  41f4b4:	cmp	w8, w9
  41f4b8:	b.ge	41f6ac <ferror@plt+0x1cf7c>  // b.tcont
  41f4bc:	ldur	x8, [x29, #-16]
  41f4c0:	ldr	w9, [x8, #24]
  41f4c4:	and	w9, w9, #0x2
  41f4c8:	cbz	w9, 41f518 <ferror@plt+0x1cde8>
  41f4cc:	ldur	x0, [x29, #-16]
  41f4d0:	ldur	x8, [x29, #-64]
  41f4d4:	add	x1, x8, #0x0
  41f4d8:	mov	w2, #0x4                   	// #4
  41f4dc:	bl	41d628 <ferror@plt+0x1aef8>
  41f4e0:	str	w0, [sp, #116]
  41f4e4:	ldur	x0, [x29, #-16]
  41f4e8:	ldur	x8, [x29, #-64]
  41f4ec:	add	x1, x8, #0xe
  41f4f0:	mov	w2, #0x2                   	// #2
  41f4f4:	bl	41d628 <ferror@plt+0x1aef8>
  41f4f8:	strh	w0, [sp, #114]
  41f4fc:	ldur	x0, [x29, #-16]
  41f500:	ldur	x8, [x29, #-64]
  41f504:	add	x1, x8, #0xc
  41f508:	mov	w2, #0x1                   	// #1
  41f50c:	bl	41d628 <ferror@plt+0x1aef8>
  41f510:	strb	w0, [sp, #113]
  41f514:	b	41f560 <ferror@plt+0x1ce30>
  41f518:	ldur	x0, [x29, #-16]
  41f51c:	ldur	x8, [x29, #-64]
  41f520:	add	x1, x8, #0x0
  41f524:	mov	w2, #0x4                   	// #4
  41f528:	bl	41d628 <ferror@plt+0x1aef8>
  41f52c:	str	w0, [sp, #116]
  41f530:	ldur	x0, [x29, #-16]
  41f534:	ldur	x8, [x29, #-64]
  41f538:	add	x1, x8, #0x6
  41f53c:	mov	w2, #0x2                   	// #2
  41f540:	bl	41d628 <ferror@plt+0x1aef8>
  41f544:	strh	w0, [sp, #114]
  41f548:	ldur	x0, [x29, #-16]
  41f54c:	ldur	x8, [x29, #-64]
  41f550:	add	x1, x8, #0x4
  41f554:	mov	w2, #0x1                   	// #1
  41f558:	bl	41d628 <ferror@plt+0x1aef8>
  41f55c:	strb	w0, [sp, #113]
  41f560:	ldrh	w8, [sp, #114]
  41f564:	cbz	w8, 41f56c <ferror@plt+0x1ce3c>
  41f568:	b	41f68c <ferror@plt+0x1cf5c>
  41f56c:	ldurb	w8, [x29, #-165]
  41f570:	tbnz	w8, #0, 41f578 <ferror@plt+0x1ce48>
  41f574:	b	41f5b4 <ferror@plt+0x1ce84>
  41f578:	ldur	x8, [x29, #-16]
  41f57c:	ldr	w9, [x8, #24]
  41f580:	and	w9, w9, #0x2
  41f584:	cbz	w9, 41f598 <ferror@plt+0x1ce68>
  41f588:	ldrb	w8, [sp, #113]
  41f58c:	and	w8, w8, #0xf
  41f590:	strb	w8, [sp, #87]
  41f594:	b	41f5a4 <ferror@plt+0x1ce74>
  41f598:	ldrb	w8, [sp, #113]
  41f59c:	and	w8, w8, #0xf
  41f5a0:	strb	w8, [sp, #87]
  41f5a4:	ldrb	w8, [sp, #87]
  41f5a8:	cmp	w8, #0xd
  41f5ac:	b.ne	41f5b4 <ferror@plt+0x1ce84>  // b.any
  41f5b0:	b	41f68c <ferror@plt+0x1cf5c>
  41f5b4:	ldr	w8, [sp, #116]
  41f5b8:	mov	w9, w8
  41f5bc:	ldur	x10, [x29, #-40]
  41f5c0:	cmp	x9, x10
  41f5c4:	b.cc	41f5e4 <ferror@plt+0x1ceb4>  // b.lo, b.ul, b.last
  41f5c8:	ldr	x0, [sp, #160]
  41f5cc:	bl	4024e0 <free@plt>
  41f5d0:	ldr	x0, [sp, #152]
  41f5d4:	bl	4024e0 <free@plt>
  41f5d8:	mov	w8, #0xffffffea            	// #-22
  41f5dc:	stur	w8, [x29, #-4]
  41f5e0:	b	41fbc8 <ferror@plt+0x1d498>
  41f5e4:	ldur	x0, [x29, #-16]
  41f5e8:	ldur	x8, [x29, #-56]
  41f5ec:	ldr	w9, [sp, #116]
  41f5f0:	mov	w10, w9
  41f5f4:	add	x1, x8, x10
  41f5f8:	bl	41d598 <ferror@plt+0x1ae68>
  41f5fc:	str	x0, [sp, #128]
  41f600:	ldr	x8, [sp, #128]
  41f604:	ldrb	w9, [x8]
  41f608:	cbnz	w9, 41f610 <ferror@plt+0x1cee0>
  41f60c:	b	41f68c <ferror@plt+0x1cf5c>
  41f610:	ldr	x0, [sp, #128]
  41f614:	bl	4020e0 <strlen@plt>
  41f618:	add	x8, x0, #0x1
  41f61c:	ldur	x9, [x29, #-120]
  41f620:	add	x8, x9, x8
  41f624:	stur	x8, [x29, #-120]
  41f628:	ldur	w10, [x29, #-152]
  41f62c:	add	w10, w10, #0x1
  41f630:	stur	w10, [x29, #-152]
  41f634:	ldur	x0, [x29, #-16]
  41f638:	ldur	x1, [x29, #-80]
  41f63c:	ldur	x2, [x29, #-32]
  41f640:	ldr	x3, [sp, #128]
  41f644:	add	x4, sp, #0x78
  41f648:	bl	41fbdc <ferror@plt+0x1d4ac>
  41f64c:	str	w0, [sp, #108]
  41f650:	ldr	w10, [sp, #108]
  41f654:	cmp	w10, #0x0
  41f658:	cset	w10, lt  // lt = tstop
  41f65c:	tbnz	w10, #0, 41f67c <ferror@plt+0x1cf4c>
  41f660:	ldr	x8, [sp, #160]
  41f664:	cbz	x8, 41f67c <ferror@plt+0x1cf4c>
  41f668:	ldr	x8, [sp, #160]
  41f66c:	ldrsw	x9, [sp, #108]
  41f670:	add	x8, x8, x9
  41f674:	mov	w10, #0x1                   	// #1
  41f678:	strb	w10, [x8]
  41f67c:	ldr	x8, [sp, #120]
  41f680:	ldr	x9, [sp, #152]
  41f684:	ldursw	x10, [x29, #-148]
  41f688:	str	x8, [x9, x10, lsl #3]
  41f68c:	ldur	w8, [x29, #-148]
  41f690:	add	w8, w8, #0x1
  41f694:	stur	w8, [x29, #-148]
  41f698:	ldur	x9, [x29, #-136]
  41f69c:	ldur	x10, [x29, #-64]
  41f6a0:	add	x9, x10, x9
  41f6a4:	stur	x9, [x29, #-64]
  41f6a8:	b	41f4ac <ferror@plt+0x1cd7c>
  41f6ac:	ldr	x8, [sp, #160]
  41f6b0:	cbz	x8, 41f748 <ferror@plt+0x1d018>
  41f6b4:	ldur	x8, [x29, #-80]
  41f6b8:	ldur	x9, [x29, #-16]
  41f6bc:	ldr	x9, [x9]
  41f6c0:	subs	x8, x8, x9
  41f6c4:	stur	x8, [x29, #-72]
  41f6c8:	stur	wzr, [x29, #-148]
  41f6cc:	ldur	w8, [x29, #-148]
  41f6d0:	ldur	w9, [x29, #-160]
  41f6d4:	cmp	w8, w9
  41f6d8:	b.ge	41f748 <ferror@plt+0x1d018>  // b.tcont
  41f6dc:	ldr	x8, [sp, #160]
  41f6e0:	ldursw	x9, [x29, #-148]
  41f6e4:	ldrb	w10, [x8, x9]
  41f6e8:	cbnz	w10, 41f738 <ferror@plt+0x1d008>
  41f6ec:	ldur	x0, [x29, #-16]
  41f6f0:	ldur	x8, [x29, #-72]
  41f6f4:	ldursw	x9, [x29, #-148]
  41f6f8:	ldur	x10, [x29, #-128]
  41f6fc:	mul	x9, x9, x10
  41f700:	add	x8, x8, x9
  41f704:	ldur	x9, [x29, #-144]
  41f708:	add	x1, x8, x9
  41f70c:	bl	41d598 <ferror@plt+0x1ae68>
  41f710:	str	x0, [sp, #72]
  41f714:	ldr	x0, [sp, #72]
  41f718:	bl	4020e0 <strlen@plt>
  41f71c:	add	x8, x0, #0x1
  41f720:	ldur	x9, [x29, #-120]
  41f724:	add	x8, x9, x8
  41f728:	stur	x8, [x29, #-120]
  41f72c:	ldur	w11, [x29, #-152]
  41f730:	add	w11, w11, #0x1
  41f734:	stur	w11, [x29, #-152]
  41f738:	ldur	w8, [x29, #-148]
  41f73c:	add	w8, w8, #0x1
  41f740:	stur	w8, [x29, #-148]
  41f744:	b	41f6cc <ferror@plt+0x1cf9c>
  41f748:	ldur	w8, [x29, #-152]
  41f74c:	cbnz	w8, 41f774 <ferror@plt+0x1d044>
  41f750:	ldr	x0, [sp, #160]
  41f754:	bl	4024e0 <free@plt>
  41f758:	ldr	x0, [sp, #152]
  41f75c:	bl	4024e0 <free@plt>
  41f760:	ldur	x8, [x29, #-24]
  41f764:	mov	x9, xzr
  41f768:	str	x9, [x8]
  41f76c:	stur	wzr, [x29, #-4]
  41f770:	b	41fbc8 <ferror@plt+0x1d498>
  41f774:	ldursw	x8, [x29, #-152]
  41f778:	mov	x9, #0x18                  	// #24
  41f77c:	mul	x8, x9, x8
  41f780:	ldur	x9, [x29, #-120]
  41f784:	add	x0, x8, x9
  41f788:	bl	402280 <malloc@plt>
  41f78c:	stur	x0, [x29, #-104]
  41f790:	ldur	x8, [x29, #-24]
  41f794:	str	x0, [x8]
  41f798:	ldur	x8, [x29, #-24]
  41f79c:	ldr	x8, [x8]
  41f7a0:	cbnz	x8, 41f7cc <ferror@plt+0x1d09c>
  41f7a4:	ldr	x0, [sp, #160]
  41f7a8:	bl	4024e0 <free@plt>
  41f7ac:	ldr	x0, [sp, #152]
  41f7b0:	bl	4024e0 <free@plt>
  41f7b4:	bl	402680 <__errno_location@plt>
  41f7b8:	ldr	w8, [x0]
  41f7bc:	mov	w9, wzr
  41f7c0:	subs	w8, w9, w8
  41f7c4:	stur	w8, [x29, #-4]
  41f7c8:	b	41fbc8 <ferror@plt+0x1d498>
  41f7cc:	ldur	x8, [x29, #-104]
  41f7d0:	ldursw	x9, [x29, #-152]
  41f7d4:	mov	x10, #0x18                  	// #24
  41f7d8:	mul	x9, x10, x9
  41f7dc:	add	x8, x8, x9
  41f7e0:	stur	x8, [x29, #-112]
  41f7e4:	stur	wzr, [x29, #-152]
  41f7e8:	ldur	x8, [x29, #-88]
  41f7ec:	ldur	x9, [x29, #-16]
  41f7f0:	ldr	x9, [x9]
  41f7f4:	subs	x8, x8, x9
  41f7f8:	stur	x8, [x29, #-56]
  41f7fc:	ldur	x8, [x29, #-96]
  41f800:	ldur	x9, [x29, #-16]
  41f804:	ldr	x9, [x9]
  41f808:	subs	x8, x8, x9
  41f80c:	ldur	x9, [x29, #-136]
  41f810:	add	x8, x8, x9
  41f814:	stur	x8, [x29, #-64]
  41f818:	mov	w11, #0x1                   	// #1
  41f81c:	stur	w11, [x29, #-148]
  41f820:	ldur	w8, [x29, #-148]
  41f824:	ldur	w9, [x29, #-156]
  41f828:	cmp	w8, w9
  41f82c:	b.ge	41fa68 <ferror@plt+0x1d338>  // b.tcont
  41f830:	ldur	x8, [x29, #-16]
  41f834:	ldr	w9, [x8, #24]
  41f838:	and	w9, w9, #0x2
  41f83c:	cbz	w9, 41f88c <ferror@plt+0x1d15c>
  41f840:	ldur	x0, [x29, #-16]
  41f844:	ldur	x8, [x29, #-64]
  41f848:	add	x1, x8, #0x0
  41f84c:	mov	w2, #0x4                   	// #4
  41f850:	bl	41d628 <ferror@plt+0x1aef8>
  41f854:	str	w0, [sp, #52]
  41f858:	ldur	x0, [x29, #-16]
  41f85c:	ldur	x8, [x29, #-64]
  41f860:	add	x1, x8, #0xe
  41f864:	mov	w2, #0x2                   	// #2
  41f868:	bl	41d628 <ferror@plt+0x1aef8>
  41f86c:	strh	w0, [sp, #50]
  41f870:	ldur	x0, [x29, #-16]
  41f874:	ldur	x8, [x29, #-64]
  41f878:	add	x1, x8, #0xc
  41f87c:	mov	w2, #0x1                   	// #1
  41f880:	bl	41d628 <ferror@plt+0x1aef8>
  41f884:	strb	w0, [sp, #49]
  41f888:	b	41f8d4 <ferror@plt+0x1d1a4>
  41f88c:	ldur	x0, [x29, #-16]
  41f890:	ldur	x8, [x29, #-64]
  41f894:	add	x1, x8, #0x0
  41f898:	mov	w2, #0x4                   	// #4
  41f89c:	bl	41d628 <ferror@plt+0x1aef8>
  41f8a0:	str	w0, [sp, #52]
  41f8a4:	ldur	x0, [x29, #-16]
  41f8a8:	ldur	x8, [x29, #-64]
  41f8ac:	add	x1, x8, #0x6
  41f8b0:	mov	w2, #0x2                   	// #2
  41f8b4:	bl	41d628 <ferror@plt+0x1aef8>
  41f8b8:	strh	w0, [sp, #50]
  41f8bc:	ldur	x0, [x29, #-16]
  41f8c0:	ldur	x8, [x29, #-64]
  41f8c4:	add	x1, x8, #0x4
  41f8c8:	mov	w2, #0x1                   	// #1
  41f8cc:	bl	41d628 <ferror@plt+0x1aef8>
  41f8d0:	strb	w0, [sp, #49]
  41f8d4:	ldrh	w8, [sp, #50]
  41f8d8:	cbz	w8, 41f8e0 <ferror@plt+0x1d1b0>
  41f8dc:	b	41fa48 <ferror@plt+0x1d318>
  41f8e0:	ldurb	w8, [x29, #-165]
  41f8e4:	tbnz	w8, #0, 41f8ec <ferror@plt+0x1d1bc>
  41f8e8:	b	41f928 <ferror@plt+0x1d1f8>
  41f8ec:	ldur	x8, [x29, #-16]
  41f8f0:	ldr	w9, [x8, #24]
  41f8f4:	and	w9, w9, #0x2
  41f8f8:	cbz	w9, 41f90c <ferror@plt+0x1d1dc>
  41f8fc:	ldrb	w8, [sp, #49]
  41f900:	and	w8, w8, #0xf
  41f904:	strb	w8, [sp, #31]
  41f908:	b	41f918 <ferror@plt+0x1d1e8>
  41f90c:	ldrb	w8, [sp, #49]
  41f910:	and	w8, w8, #0xf
  41f914:	strb	w8, [sp, #31]
  41f918:	ldrb	w8, [sp, #31]
  41f91c:	cmp	w8, #0xd
  41f920:	b.ne	41f928 <ferror@plt+0x1d1f8>  // b.any
  41f924:	b	41fa48 <ferror@plt+0x1d318>
  41f928:	ldur	x0, [x29, #-16]
  41f92c:	ldur	x8, [x29, #-56]
  41f930:	ldr	w9, [sp, #52]
  41f934:	mov	w10, w9
  41f938:	add	x1, x8, x10
  41f93c:	bl	41d598 <ferror@plt+0x1ae68>
  41f940:	str	x0, [sp, #64]
  41f944:	ldr	x8, [sp, #64]
  41f948:	ldrb	w9, [x8]
  41f94c:	cbnz	w9, 41f954 <ferror@plt+0x1d224>
  41f950:	b	41fa48 <ferror@plt+0x1d318>
  41f954:	ldur	x8, [x29, #-16]
  41f958:	ldr	w9, [x8, #24]
  41f95c:	and	w9, w9, #0x2
  41f960:	cbz	w9, 41f974 <ferror@plt+0x1d244>
  41f964:	ldrb	w8, [sp, #49]
  41f968:	asr	w8, w8, #4
  41f96c:	strb	w8, [sp, #48]
  41f970:	b	41f980 <ferror@plt+0x1d250>
  41f974:	ldrb	w8, [sp, #49]
  41f978:	asr	w8, w8, #4
  41f97c:	strb	w8, [sp, #48]
  41f980:	ldrb	w8, [sp, #48]
  41f984:	cmp	w8, #0x2
  41f988:	b.ne	41f998 <ferror@plt+0x1d268>  // b.any
  41f98c:	mov	w8, #0x57                  	// #87
  41f990:	strb	w8, [sp, #48]
  41f994:	b	41f9a0 <ferror@plt+0x1d270>
  41f998:	mov	w8, #0x55                  	// #85
  41f99c:	strb	w8, [sp, #48]
  41f9a0:	ldr	x0, [sp, #64]
  41f9a4:	bl	4020e0 <strlen@plt>
  41f9a8:	stur	x0, [x29, #-120]
  41f9ac:	ldr	x8, [sp, #152]
  41f9b0:	ldursw	x9, [x29, #-148]
  41f9b4:	ldr	x8, [x8, x9, lsl #3]
  41f9b8:	str	x8, [sp, #56]
  41f9bc:	ldr	x8, [sp, #56]
  41f9c0:	ldur	x9, [x29, #-104]
  41f9c4:	ldursw	x10, [x29, #-152]
  41f9c8:	mov	x11, #0x18                  	// #24
  41f9cc:	mul	x10, x11, x10
  41f9d0:	str	x8, [x9, x10]
  41f9d4:	ldrb	w12, [sp, #48]
  41f9d8:	ldur	x8, [x29, #-104]
  41f9dc:	ldursw	x9, [x29, #-152]
  41f9e0:	mul	x9, x11, x9
  41f9e4:	add	x8, x8, x9
  41f9e8:	str	w12, [x8, #8]
  41f9ec:	ldur	x8, [x29, #-112]
  41f9f0:	ldur	x9, [x29, #-104]
  41f9f4:	ldursw	x10, [x29, #-152]
  41f9f8:	mul	x10, x11, x10
  41f9fc:	add	x9, x9, x10
  41fa00:	str	x8, [x9, #16]
  41fa04:	ldur	x0, [x29, #-112]
  41fa08:	ldr	x1, [sp, #64]
  41fa0c:	ldur	x2, [x29, #-120]
  41fa10:	bl	4020a0 <memcpy@plt>
  41fa14:	ldur	x8, [x29, #-112]
  41fa18:	ldur	x9, [x29, #-120]
  41fa1c:	add	x8, x8, x9
  41fa20:	mov	w12, #0x0                   	// #0
  41fa24:	strb	w12, [x8]
  41fa28:	ldur	x8, [x29, #-120]
  41fa2c:	add	x8, x8, #0x1
  41fa30:	ldur	x9, [x29, #-112]
  41fa34:	add	x8, x9, x8
  41fa38:	stur	x8, [x29, #-112]
  41fa3c:	ldur	w12, [x29, #-152]
  41fa40:	add	w12, w12, #0x1
  41fa44:	stur	w12, [x29, #-152]
  41fa48:	ldur	w8, [x29, #-148]
  41fa4c:	add	w8, w8, #0x1
  41fa50:	stur	w8, [x29, #-148]
  41fa54:	ldur	x9, [x29, #-136]
  41fa58:	ldur	x10, [x29, #-64]
  41fa5c:	add	x9, x10, x9
  41fa60:	stur	x9, [x29, #-64]
  41fa64:	b	41f820 <ferror@plt+0x1d0f0>
  41fa68:	ldr	x0, [sp, #152]
  41fa6c:	bl	4024e0 <free@plt>
  41fa70:	ldr	x8, [sp, #160]
  41fa74:	cbnz	x8, 41fa84 <ferror@plt+0x1d354>
  41fa78:	ldur	w8, [x29, #-152]
  41fa7c:	stur	w8, [x29, #-4]
  41fa80:	b	41fbc8 <ferror@plt+0x1d498>
  41fa84:	ldur	x8, [x29, #-80]
  41fa88:	ldur	x9, [x29, #-16]
  41fa8c:	ldr	x9, [x9]
  41fa90:	subs	x8, x8, x9
  41fa94:	stur	x8, [x29, #-72]
  41fa98:	stur	wzr, [x29, #-148]
  41fa9c:	ldur	w8, [x29, #-148]
  41faa0:	ldur	w9, [x29, #-160]
  41faa4:	cmp	w8, w9
  41faa8:	b.ge	41fbb8 <ferror@plt+0x1d488>  // b.tcont
  41faac:	ldr	x8, [sp, #160]
  41fab0:	ldursw	x9, [x29, #-148]
  41fab4:	ldrb	w10, [x8, x9]
  41fab8:	cbz	w10, 41fac0 <ferror@plt+0x1d390>
  41fabc:	b	41fba8 <ferror@plt+0x1d478>
  41fac0:	ldur	x0, [x29, #-16]
  41fac4:	ldur	x8, [x29, #-72]
  41fac8:	ldursw	x9, [x29, #-148]
  41facc:	ldur	x10, [x29, #-128]
  41fad0:	mul	x9, x9, x10
  41fad4:	add	x8, x8, x9
  41fad8:	ldur	x9, [x29, #-144]
  41fadc:	add	x1, x8, x9
  41fae0:	bl	41d598 <ferror@plt+0x1ae68>
  41fae4:	str	x0, [sp, #16]
  41fae8:	ldr	x0, [sp, #16]
  41faec:	bl	4020e0 <strlen@plt>
  41faf0:	stur	x0, [x29, #-120]
  41faf4:	ldur	x0, [x29, #-16]
  41faf8:	ldur	x8, [x29, #-72]
  41fafc:	ldursw	x9, [x29, #-148]
  41fb00:	ldur	x10, [x29, #-128]
  41fb04:	mul	x9, x9, x10
  41fb08:	add	x1, x8, x9
  41fb0c:	ldur	x8, [x29, #-144]
  41fb10:	mov	w2, w8
  41fb14:	bl	41d628 <ferror@plt+0x1aef8>
  41fb18:	str	x0, [sp, #8]
  41fb1c:	ldr	x9, [sp, #8]
  41fb20:	ldur	x10, [x29, #-104]
  41fb24:	ldursw	x11, [x29, #-152]
  41fb28:	mov	x12, #0x18                  	// #24
  41fb2c:	mul	x11, x12, x11
  41fb30:	str	x9, [x10, x11]
  41fb34:	ldur	x9, [x29, #-104]
  41fb38:	ldursw	x10, [x29, #-152]
  41fb3c:	mul	x10, x12, x10
  41fb40:	add	x9, x9, x10
  41fb44:	mov	w8, #0x55                  	// #85
  41fb48:	str	w8, [x9, #8]
  41fb4c:	ldur	x9, [x29, #-112]
  41fb50:	ldur	x10, [x29, #-104]
  41fb54:	ldursw	x11, [x29, #-152]
  41fb58:	mul	x11, x12, x11
  41fb5c:	add	x10, x10, x11
  41fb60:	str	x9, [x10, #16]
  41fb64:	ldur	x0, [x29, #-112]
  41fb68:	ldr	x1, [sp, #16]
  41fb6c:	ldur	x2, [x29, #-120]
  41fb70:	bl	4020a0 <memcpy@plt>
  41fb74:	ldur	x9, [x29, #-112]
  41fb78:	ldur	x10, [x29, #-120]
  41fb7c:	add	x9, x9, x10
  41fb80:	mov	w8, #0x0                   	// #0
  41fb84:	strb	w8, [x9]
  41fb88:	ldur	x9, [x29, #-120]
  41fb8c:	add	x9, x9, #0x1
  41fb90:	ldur	x10, [x29, #-112]
  41fb94:	add	x9, x10, x9
  41fb98:	stur	x9, [x29, #-112]
  41fb9c:	ldur	w8, [x29, #-152]
  41fba0:	add	w8, w8, #0x1
  41fba4:	stur	w8, [x29, #-152]
  41fba8:	ldur	w8, [x29, #-148]
  41fbac:	add	w8, w8, #0x1
  41fbb0:	stur	w8, [x29, #-148]
  41fbb4:	b	41fa9c <ferror@plt+0x1d36c>
  41fbb8:	ldr	x0, [sp, #160]
  41fbbc:	bl	4024e0 <free@plt>
  41fbc0:	ldur	w8, [x29, #-152]
  41fbc4:	stur	w8, [x29, #-4]
  41fbc8:	ldur	w0, [x29, #-4]
  41fbcc:	ldr	x28, [sp, #352]
  41fbd0:	ldp	x29, x30, [sp, #336]
  41fbd4:	add	sp, sp, #0x170
  41fbd8:	ret
  41fbdc:	sub	sp, sp, #0x80
  41fbe0:	stp	x29, x30, [sp, #112]
  41fbe4:	add	x29, sp, #0x70
  41fbe8:	stur	x0, [x29, #-16]
  41fbec:	stur	x1, [x29, #-24]
  41fbf0:	stur	x2, [x29, #-32]
  41fbf4:	stur	x3, [x29, #-40]
  41fbf8:	stur	x4, [x29, #-48]
  41fbfc:	ldur	x8, [x29, #-16]
  41fc00:	ldr	w9, [x8, #24]
  41fc04:	and	w9, w9, #0x2
  41fc08:	cbz	w9, 41fc20 <ferror@plt+0x1d4f0>
  41fc0c:	mov	x8, #0x40                  	// #64
  41fc10:	str	x8, [sp, #56]
  41fc14:	mov	x8, #0x4                   	// #4
  41fc18:	str	x8, [sp, #48]
  41fc1c:	b	41fc30 <ferror@plt+0x1d500>
  41fc20:	mov	x8, #0x40                  	// #64
  41fc24:	str	x8, [sp, #56]
  41fc28:	mov	x8, #0x8                   	// #8
  41fc2c:	str	x8, [sp, #48]
  41fc30:	ldur	x8, [x29, #-24]
  41fc34:	ldur	x9, [x29, #-16]
  41fc38:	ldr	x9, [x9]
  41fc3c:	subs	x8, x8, x9
  41fc40:	str	x8, [sp, #40]
  41fc44:	str	xzr, [sp, #32]
  41fc48:	ldr	x8, [sp, #32]
  41fc4c:	ldur	x9, [x29, #-32]
  41fc50:	cmp	x8, x9
  41fc54:	b.cs	41fcd8 <ferror@plt+0x1d5a8>  // b.hs, b.nlast
  41fc58:	ldur	x0, [x29, #-16]
  41fc5c:	ldr	x8, [sp, #40]
  41fc60:	ldr	x9, [sp, #32]
  41fc64:	add	x8, x8, x9
  41fc68:	ldr	x9, [sp, #48]
  41fc6c:	add	x1, x8, x9
  41fc70:	bl	41d598 <ferror@plt+0x1ae68>
  41fc74:	str	x0, [sp, #8]
  41fc78:	ldur	x0, [x29, #-40]
  41fc7c:	ldr	x1, [sp, #8]
  41fc80:	bl	402470 <strcmp@plt>
  41fc84:	cbz	w0, 41fc8c <ferror@plt+0x1d55c>
  41fc88:	b	41fcc4 <ferror@plt+0x1d594>
  41fc8c:	ldur	x0, [x29, #-16]
  41fc90:	ldr	x8, [sp, #40]
  41fc94:	ldr	x9, [sp, #32]
  41fc98:	add	x1, x8, x9
  41fc9c:	ldr	x8, [sp, #48]
  41fca0:	mov	w2, w8
  41fca4:	bl	41d628 <ferror@plt+0x1aef8>
  41fca8:	ldur	x9, [x29, #-48]
  41fcac:	str	x0, [x9]
  41fcb0:	ldr	x9, [sp, #32]
  41fcb4:	ldr	x10, [sp, #56]
  41fcb8:	udiv	x9, x9, x10
  41fcbc:	stur	w9, [x29, #-4]
  41fcc0:	b	41fce8 <ferror@plt+0x1d5b8>
  41fcc4:	ldr	x8, [sp, #56]
  41fcc8:	ldr	x9, [sp, #32]
  41fccc:	add	x8, x9, x8
  41fcd0:	str	x8, [sp, #32]
  41fcd4:	b	41fc48 <ferror@plt+0x1d518>
  41fcd8:	ldur	x8, [x29, #-48]
  41fcdc:	str	xzr, [x8]
  41fce0:	mov	w9, #0xffffffff            	// #-1
  41fce4:	stur	w9, [x29, #-4]
  41fce8:	ldur	w0, [x29, #-4]
  41fcec:	ldp	x29, x30, [sp, #112]
  41fcf0:	add	sp, sp, #0x80
  41fcf4:	ret
  41fcf8:	sub	sp, sp, #0x60
  41fcfc:	stp	x29, x30, [sp, #80]
  41fd00:	add	x29, sp, #0x50
  41fd04:	stur	x0, [x29, #-16]
  41fd08:	stur	x1, [x29, #-24]
  41fd0c:	ldur	x0, [x29, #-16]
  41fd10:	bl	41c754 <ferror@plt+0x1a024>
  41fd14:	str	x0, [sp, #40]
  41fd18:	ldur	x0, [x29, #-16]
  41fd1c:	bl	41c73c <ferror@plt+0x1a00c>
  41fd20:	stur	x0, [x29, #-32]
  41fd24:	ldr	x8, [sp, #40]
  41fd28:	cmp	x8, #0x1c
  41fd2c:	b.ge	41fd40 <ferror@plt+0x1d610>  // b.tcont
  41fd30:	mov	w8, wzr
  41fd34:	and	w8, w8, #0x1
  41fd38:	sturb	w8, [x29, #-1]
  41fd3c:	b	41fec0 <ferror@plt+0x1d790>
  41fd40:	ldr	x8, [sp, #40]
  41fd44:	mov	x2, #0x1c                  	// #28
  41fd48:	subs	x8, x8, #0x1c
  41fd4c:	str	x8, [sp, #40]
  41fd50:	ldur	x8, [x29, #-32]
  41fd54:	ldr	x9, [sp, #40]
  41fd58:	add	x1, x8, x9
  41fd5c:	adrp	x0, 425000 <ferror@plt+0x228d0>
  41fd60:	add	x0, x0, #0xeeb
  41fd64:	bl	402430 <memcmp@plt>
  41fd68:	cbz	w0, 41fd7c <ferror@plt+0x1d64c>
  41fd6c:	mov	w8, wzr
  41fd70:	and	w8, w8, #0x1
  41fd74:	sturb	w8, [x29, #-1]
  41fd78:	b	41fec0 <ferror@plt+0x1d790>
  41fd7c:	ldr	x8, [sp, #40]
  41fd80:	cmp	x8, #0xc
  41fd84:	b.ge	41fd98 <ferror@plt+0x1d668>  // b.tcont
  41fd88:	mov	w8, wzr
  41fd8c:	and	w8, w8, #0x1
  41fd90:	sturb	w8, [x29, #-1]
  41fd94:	b	41fec0 <ferror@plt+0x1d790>
  41fd98:	ldr	x8, [sp, #40]
  41fd9c:	subs	x8, x8, #0xc
  41fda0:	str	x8, [sp, #40]
  41fda4:	ldur	x8, [x29, #-32]
  41fda8:	ldr	x9, [sp, #40]
  41fdac:	add	x8, x8, x9
  41fdb0:	str	x8, [sp, #32]
  41fdb4:	ldr	x8, [sp, #32]
  41fdb8:	ldrb	w10, [x8]
  41fdbc:	cmp	w10, #0x2
  41fdc0:	b.ge	41fde4 <ferror@plt+0x1d6b4>  // b.tcont
  41fdc4:	ldr	x8, [sp, #32]
  41fdc8:	ldrb	w9, [x8, #1]
  41fdcc:	cmp	w9, #0x8
  41fdd0:	b.ge	41fde4 <ferror@plt+0x1d6b4>  // b.tcont
  41fdd4:	ldr	x8, [sp, #32]
  41fdd8:	ldrb	w9, [x8, #2]
  41fddc:	cmp	w9, #0x3
  41fde0:	b.lt	41fdf4 <ferror@plt+0x1d6c4>  // b.tstop
  41fde4:	mov	w8, wzr
  41fde8:	and	w8, w8, #0x1
  41fdec:	sturb	w8, [x29, #-1]
  41fdf0:	b	41fec0 <ferror@plt+0x1d790>
  41fdf4:	ldr	x8, [sp, #32]
  41fdf8:	add	x8, x8, #0x8
  41fdfc:	str	x8, [sp, #16]
  41fe00:	ldr	x8, [sp, #16]
  41fe04:	ldr	w9, [x8]
  41fe08:	str	w9, [sp, #12]
  41fe0c:	ldr	w0, [sp, #12]
  41fe10:	bl	41fed4 <ferror@plt+0x1d7a4>
  41fe14:	mov	w8, w0
  41fe18:	ubfx	x8, x8, #0, #32
  41fe1c:	str	x8, [sp, #24]
  41fe20:	ldr	x8, [sp, #24]
  41fe24:	cbz	x8, 41fe50 <ferror@plt+0x1d720>
  41fe28:	ldr	x8, [sp, #40]
  41fe2c:	ldr	x9, [sp, #32]
  41fe30:	ldrb	w10, [x9, #3]
  41fe34:	ldr	x9, [sp, #32]
  41fe38:	ldrb	w11, [x9, #4]
  41fe3c:	add	w10, w10, w11
  41fe40:	ldr	x9, [sp, #24]
  41fe44:	add	x9, x9, w10, sxtw
  41fe48:	cmp	x8, x9
  41fe4c:	b.ge	41fe60 <ferror@plt+0x1d730>  // b.tcont
  41fe50:	mov	w8, wzr
  41fe54:	and	w8, w8, #0x1
  41fe58:	sturb	w8, [x29, #-1]
  41fe5c:	b	41fec0 <ferror@plt+0x1d790>
  41fe60:	ldr	x8, [sp, #32]
  41fe64:	ldrb	w9, [x8, #2]
  41fe68:	cmp	w9, #0x2
  41fe6c:	cset	w9, eq  // eq = none
  41fe70:	eor	w9, w9, #0x1
  41fe74:	tbnz	w9, #0, 41fea0 <ferror@plt+0x1d770>
  41fe78:	b	41fe7c <ferror@plt+0x1d74c>
  41fe7c:	ldur	x0, [x29, #-32]
  41fe80:	ldr	x1, [sp, #40]
  41fe84:	ldr	x2, [sp, #32]
  41fe88:	ldr	x3, [sp, #24]
  41fe8c:	ldur	x4, [x29, #-24]
  41fe90:	bl	41ff14 <ferror@plt+0x1d7e4>
  41fe94:	and	w8, w0, #0x1
  41fe98:	sturb	w8, [x29, #-1]
  41fe9c:	b	41fec0 <ferror@plt+0x1d790>
  41fea0:	ldur	x0, [x29, #-32]
  41fea4:	ldr	x1, [sp, #40]
  41fea8:	ldr	x2, [sp, #32]
  41feac:	ldr	x3, [sp, #24]
  41feb0:	ldur	x4, [x29, #-24]
  41feb4:	bl	41ff78 <ferror@plt+0x1d848>
  41feb8:	and	w8, w0, #0x1
  41febc:	sturb	w8, [x29, #-1]
  41fec0:	ldurb	w8, [x29, #-1]
  41fec4:	and	w0, w8, #0x1
  41fec8:	ldp	x29, x30, [sp, #80]
  41fecc:	add	sp, sp, #0x60
  41fed0:	ret
  41fed4:	sub	sp, sp, #0x10
  41fed8:	str	w0, [sp, #12]
  41fedc:	ldr	w8, [sp, #12]
  41fee0:	and	w8, w8, #0xff000000
  41fee4:	ldr	w9, [sp, #12]
  41fee8:	and	w9, w9, #0xff0000
  41feec:	lsr	w9, w9, #8
  41fef0:	orr	w8, w9, w8, lsr #24
  41fef4:	ldr	w9, [sp, #12]
  41fef8:	and	w9, w9, #0xff00
  41fefc:	orr	w8, w8, w9, lsl #8
  41ff00:	ldr	w9, [sp, #12]
  41ff04:	and	w9, w9, #0xff
  41ff08:	orr	w0, w8, w9, lsl #24
  41ff0c:	add	sp, sp, #0x10
  41ff10:	ret
  41ff14:	sub	sp, sp, #0x30
  41ff18:	adrp	x8, 425000 <ferror@plt+0x228d0>
  41ff1c:	add	x8, x8, #0xf08
  41ff20:	adrp	x9, 436000 <ferror@plt+0x338d0>
  41ff24:	add	x9, x9, #0xda8
  41ff28:	str	x0, [sp, #40]
  41ff2c:	str	x1, [sp, #32]
  41ff30:	str	x2, [sp, #24]
  41ff34:	str	x3, [sp, #16]
  41ff38:	str	x4, [sp, #8]
  41ff3c:	ldr	x10, [sp, #8]
  41ff40:	str	x8, [x10, #40]
  41ff44:	ldr	x8, [sp, #24]
  41ff48:	ldrb	w11, [x8, #2]
  41ff4c:	mov	w8, w11
  41ff50:	mov	x10, #0x8                   	// #8
  41ff54:	mul	x8, x10, x8
  41ff58:	add	x8, x9, x8
  41ff5c:	ldr	x8, [x8]
  41ff60:	ldr	x9, [sp, #8]
  41ff64:	str	x8, [x9, #48]
  41ff68:	mov	w11, #0x1                   	// #1
  41ff6c:	and	w0, w11, #0x1
  41ff70:	add	sp, sp, #0x30
  41ff74:	ret
  41ff78:	sub	sp, sp, #0x30
  41ff7c:	adrp	x8, 436000 <ferror@plt+0x338d0>
  41ff80:	add	x8, x8, #0xdc0
  41ff84:	adrp	x9, 436000 <ferror@plt+0x338d0>
  41ff88:	add	x9, x9, #0xd68
  41ff8c:	adrp	x10, 436000 <ferror@plt+0x338d0>
  41ff90:	add	x10, x10, #0xda8
  41ff94:	str	x0, [sp, #40]
  41ff98:	str	x1, [sp, #32]
  41ff9c:	str	x2, [sp, #24]
  41ffa0:	str	x3, [sp, #16]
  41ffa4:	str	x4, [sp, #8]
  41ffa8:	ldr	x11, [sp, #16]
  41ffac:	ldr	x12, [sp, #32]
  41ffb0:	subs	x11, x12, x11
  41ffb4:	str	x11, [sp, #32]
  41ffb8:	ldr	x11, [sp, #40]
  41ffbc:	ldr	x12, [sp, #32]
  41ffc0:	add	x11, x11, x12
  41ffc4:	ldr	x12, [sp, #8]
  41ffc8:	str	x11, [x12, #56]
  41ffcc:	ldr	x11, [sp, #16]
  41ffd0:	ldr	x12, [sp, #8]
  41ffd4:	str	x11, [x12, #64]
  41ffd8:	ldr	x11, [sp, #24]
  41ffdc:	ldrb	w13, [x11, #4]
  41ffe0:	mov	w11, w13
  41ffe4:	ldr	x12, [sp, #32]
  41ffe8:	subs	x11, x12, x11
  41ffec:	str	x11, [sp, #32]
  41fff0:	ldr	x11, [sp, #40]
  41fff4:	ldr	x12, [sp, #32]
  41fff8:	add	x11, x11, x12
  41fffc:	ldr	x12, [sp, #8]
  420000:	str	x11, [x12, #16]
  420004:	ldr	x11, [sp, #24]
  420008:	ldrb	w13, [x11, #4]
  42000c:	mov	w11, w13
  420010:	ldr	x12, [sp, #8]
  420014:	str	x11, [x12, #24]
  420018:	ldr	x11, [sp, #24]
  42001c:	ldrb	w13, [x11, #3]
  420020:	mov	w11, w13
  420024:	ldr	x12, [sp, #32]
  420028:	subs	x11, x12, x11
  42002c:	str	x11, [sp, #32]
  420030:	ldr	x11, [sp, #40]
  420034:	ldr	x12, [sp, #32]
  420038:	add	x11, x11, x12
  42003c:	ldr	x12, [sp, #8]
  420040:	str	x11, [x12]
  420044:	ldr	x11, [sp, #24]
  420048:	ldrb	w13, [x11, #3]
  42004c:	mov	w11, w13
  420050:	ldr	x12, [sp, #8]
  420054:	mov	x14, #0x8                   	// #8
  420058:	str	x11, [x12, #8]
  42005c:	ldr	x11, [sp, #24]
  420060:	ldrb	w13, [x11]
  420064:	mov	w11, w13
  420068:	mul	x11, x14, x11
  42006c:	add	x8, x8, x11
  420070:	ldr	x8, [x8]
  420074:	ldr	x11, [sp, #8]
  420078:	str	x8, [x11, #32]
  42007c:	ldr	x8, [sp, #24]
  420080:	ldrb	w13, [x8, #1]
  420084:	mov	w8, w13
  420088:	mul	x8, x14, x8
  42008c:	add	x8, x9, x8
  420090:	ldr	x8, [x8]
  420094:	ldr	x9, [sp, #8]
  420098:	str	x8, [x9, #40]
  42009c:	ldr	x8, [sp, #24]
  4200a0:	ldrb	w13, [x8, #2]
  4200a4:	mov	w8, w13
  4200a8:	mul	x8, x14, x8
  4200ac:	add	x8, x10, x8
  4200b0:	ldr	x8, [x8]
  4200b4:	ldr	x9, [sp, #8]
  4200b8:	str	x8, [x9, #48]
  4200bc:	mov	w13, #0x1                   	// #1
  4200c0:	and	w0, w13, #0x1
  4200c4:	add	sp, sp, #0x30
  4200c8:	ret
  4200cc:	sub	sp, sp, #0x20
  4200d0:	stp	x29, x30, [sp, #16]
  4200d4:	add	x29, sp, #0x10
  4200d8:	str	x0, [sp, #8]
  4200dc:	ldr	x8, [sp, #8]
  4200e0:	ldr	x8, [x8, #72]
  4200e4:	cbz	x8, 4200f8 <ferror@plt+0x1d9c8>
  4200e8:	ldr	x8, [sp, #8]
  4200ec:	ldr	x8, [x8, #72]
  4200f0:	ldr	x0, [sp, #8]
  4200f4:	blr	x8
  4200f8:	ldp	x29, x30, [sp, #16]
  4200fc:	add	sp, sp, #0x20
  420100:	ret
  420104:	sub	sp, sp, #0x10
  420108:	mov	x8, xzr
  42010c:	str	x0, [sp, #8]
  420110:	ldr	x9, [sp, #8]
  420114:	str	x8, [x9]
  420118:	ldr	x8, [sp, #8]
  42011c:	str	wzr, [x8, #8]
  420120:	ldr	x8, [sp, #8]
  420124:	str	wzr, [x8, #12]
  420128:	add	sp, sp, #0x10
  42012c:	ret
  420130:	sub	sp, sp, #0x20
  420134:	stp	x29, x30, [sp, #16]
  420138:	add	x29, sp, #0x10
  42013c:	str	x0, [sp, #8]
  420140:	ldr	x8, [sp, #8]
  420144:	ldr	x0, [x8]
  420148:	bl	4024e0 <free@plt>
  42014c:	ldp	x29, x30, [sp, #16]
  420150:	add	sp, sp, #0x20
  420154:	ret
  420158:	sub	sp, sp, #0x30
  42015c:	stp	x29, x30, [sp, #32]
  420160:	add	x29, sp, #0x20
  420164:	str	x0, [sp, #16]
  420168:	ldr	x8, [sp, #16]
  42016c:	ldr	x0, [x8]
  420170:	ldr	x8, [sp, #16]
  420174:	ldr	w9, [x8, #12]
  420178:	add	w9, w9, #0x1
  42017c:	mov	w8, w9
  420180:	ubfx	x1, x8, #0, #32
  420184:	bl	402320 <realloc@plt>
  420188:	str	x0, [sp, #8]
  42018c:	ldr	x8, [sp, #8]
  420190:	cbnz	x8, 4201ac <ferror@plt+0x1da7c>
  420194:	ldr	x8, [sp, #16]
  420198:	ldr	x0, [x8]
  42019c:	bl	4024e0 <free@plt>
  4201a0:	mov	x8, xzr
  4201a4:	stur	x8, [x29, #-8]
  4201a8:	b	4201d0 <ferror@plt+0x1daa0>
  4201ac:	ldr	x8, [sp, #8]
  4201b0:	ldr	x9, [sp, #16]
  4201b4:	ldr	w10, [x9, #12]
  4201b8:	mov	w9, w10
  4201bc:	add	x8, x8, x9
  4201c0:	mov	w10, #0x0                   	// #0
  4201c4:	strb	w10, [x8]
  4201c8:	ldr	x8, [sp, #8]
  4201cc:	stur	x8, [x29, #-8]
  4201d0:	ldur	x0, [x29, #-8]
  4201d4:	ldp	x29, x30, [sp, #32]
  4201d8:	add	sp, sp, #0x30
  4201dc:	ret
  4201e0:	sub	sp, sp, #0x20
  4201e4:	stp	x29, x30, [sp, #16]
  4201e8:	add	x29, sp, #0x10
  4201ec:	str	x0, [sp]
  4201f0:	ldr	x0, [sp]
  4201f4:	ldr	x8, [sp]
  4201f8:	ldr	w9, [x8, #12]
  4201fc:	add	w9, w9, #0x1
  420200:	mov	w8, w9
  420204:	ubfx	x1, x8, #0, #32
  420208:	bl	420258 <ferror@plt+0x1db28>
  42020c:	tbnz	w0, #0, 42021c <ferror@plt+0x1daec>
  420210:	mov	x8, xzr
  420214:	str	x8, [sp, #8]
  420218:	b	420248 <ferror@plt+0x1db18>
  42021c:	ldr	x8, [sp]
  420220:	ldr	x8, [x8]
  420224:	ldr	x9, [sp]
  420228:	ldr	w10, [x9, #12]
  42022c:	mov	w9, w10
  420230:	add	x8, x8, x9
  420234:	mov	w10, #0x0                   	// #0
  420238:	strb	w10, [x8]
  42023c:	ldr	x8, [sp]
  420240:	ldr	x8, [x8]
  420244:	str	x8, [sp, #8]
  420248:	ldr	x0, [sp, #8]
  42024c:	ldp	x29, x30, [sp, #16]
  420250:	add	sp, sp, #0x20
  420254:	ret
  420258:	sub	sp, sp, #0x40
  42025c:	stp	x29, x30, [sp, #48]
  420260:	add	x29, sp, #0x30
  420264:	stur	x0, [x29, #-16]
  420268:	str	x1, [sp, #24]
  42026c:	ldr	x8, [sp, #24]
  420270:	ldur	x9, [x29, #-16]
  420274:	ldr	w10, [x9, #8]
  420278:	mov	w9, w10
  42027c:	cmp	x8, x9
  420280:	b.hi	420294 <ferror@plt+0x1db64>  // b.pmore
  420284:	mov	w8, #0x1                   	// #1
  420288:	and	w8, w8, #0x1
  42028c:	sturb	w8, [x29, #-1]
  420290:	b	420330 <ferror@plt+0x1dc00>
  420294:	ldr	x8, [sp, #24]
  420298:	mov	x9, #0x80                  	// #128
  42029c:	udiv	x10, x8, x9
  4202a0:	mul	x9, x10, x9
  4202a4:	subs	x8, x8, x9
  4202a8:	cbnz	x8, 4202b8 <ferror@plt+0x1db88>
  4202ac:	ldr	x8, [sp, #24]
  4202b0:	str	x8, [sp, #8]
  4202b4:	b	4202d0 <ferror@plt+0x1dba0>
  4202b8:	ldr	x8, [sp, #24]
  4202bc:	mov	x9, #0x80                  	// #128
  4202c0:	udiv	x8, x8, x9
  4202c4:	add	x8, x8, #0x1
  4202c8:	mul	x8, x8, x9
  4202cc:	str	x8, [sp, #8]
  4202d0:	ldur	x8, [x29, #-16]
  4202d4:	ldr	x0, [x8]
  4202d8:	ldr	x1, [sp, #8]
  4202dc:	bl	402320 <realloc@plt>
  4202e0:	str	x0, [sp, #16]
  4202e4:	ldr	x8, [sp, #8]
  4202e8:	cmp	x8, #0x0
  4202ec:	cset	w9, ls  // ls = plast
  4202f0:	tbnz	w9, #0, 42030c <ferror@plt+0x1dbdc>
  4202f4:	ldr	x8, [sp, #16]
  4202f8:	cbnz	x8, 42030c <ferror@plt+0x1dbdc>
  4202fc:	mov	w8, wzr
  420300:	and	w8, w8, #0x1
  420304:	sturb	w8, [x29, #-1]
  420308:	b	420330 <ferror@plt+0x1dc00>
  42030c:	ldr	x8, [sp, #16]
  420310:	ldur	x9, [x29, #-16]
  420314:	str	x8, [x9]
  420318:	ldr	x8, [sp, #8]
  42031c:	ldur	x9, [x29, #-16]
  420320:	str	w8, [x9, #8]
  420324:	mov	w8, #0x1                   	// #1
  420328:	and	w8, w8, #0x1
  42032c:	sturb	w8, [x29, #-1]
  420330:	ldurb	w8, [x29, #-1]
  420334:	and	w0, w8, #0x1
  420338:	ldp	x29, x30, [sp, #48]
  42033c:	add	sp, sp, #0x40
  420340:	ret
  420344:	sub	sp, sp, #0x30
  420348:	stp	x29, x30, [sp, #32]
  42034c:	add	x29, sp, #0x20
  420350:	str	x0, [sp, #16]
  420354:	strb	w1, [sp, #15]
  420358:	ldr	x0, [sp, #16]
  42035c:	ldr	x8, [sp, #16]
  420360:	ldr	w9, [x8, #12]
  420364:	add	w9, w9, #0x1
  420368:	mov	w8, w9
  42036c:	ubfx	x1, x8, #0, #32
  420370:	bl	420258 <ferror@plt+0x1db28>
  420374:	tbnz	w0, #0, 420388 <ferror@plt+0x1dc58>
  420378:	mov	w8, wzr
  42037c:	and	w8, w8, #0x1
  420380:	sturb	w8, [x29, #-1]
  420384:	b	4203c4 <ferror@plt+0x1dc94>
  420388:	ldrb	w8, [sp, #15]
  42038c:	ldr	x9, [sp, #16]
  420390:	ldr	x9, [x9]
  420394:	ldr	x10, [sp, #16]
  420398:	ldr	w11, [x10, #12]
  42039c:	mov	w10, w11
  4203a0:	add	x9, x9, x10
  4203a4:	strb	w8, [x9]
  4203a8:	ldr	x9, [sp, #16]
  4203ac:	ldr	w8, [x9, #12]
  4203b0:	add	w8, w8, #0x1
  4203b4:	str	w8, [x9, #12]
  4203b8:	mov	w8, #0x1                   	// #1
  4203bc:	and	w8, w8, #0x1
  4203c0:	sturb	w8, [x29, #-1]
  4203c4:	ldurb	w8, [x29, #-1]
  4203c8:	and	w0, w8, #0x1
  4203cc:	ldp	x29, x30, [sp, #32]
  4203d0:	add	sp, sp, #0x30
  4203d4:	ret
  4203d8:	sub	sp, sp, #0x30
  4203dc:	stp	x29, x30, [sp, #32]
  4203e0:	add	x29, sp, #0x20
  4203e4:	str	x0, [sp, #16]
  4203e8:	str	x1, [sp, #8]
  4203ec:	ldr	x8, [sp, #8]
  4203f0:	cbz	x8, 4203f8 <ferror@plt+0x1dcc8>
  4203f4:	b	420418 <ferror@plt+0x1dce8>
  4203f8:	adrp	x0, 425000 <ferror@plt+0x228d0>
  4203fc:	add	x0, x0, #0xf18
  420400:	adrp	x1, 425000 <ferror@plt+0x228d0>
  420404:	add	x1, x1, #0xf24
  420408:	mov	w2, #0x62                  	// #98
  42040c:	adrp	x3, 425000 <ferror@plt+0x228d0>
  420410:	add	x3, x3, #0xf34
  420414:	bl	402670 <__assert_fail@plt>
  420418:	ldr	x8, [sp, #16]
  42041c:	cbz	x8, 420424 <ferror@plt+0x1dcf4>
  420420:	b	420444 <ferror@plt+0x1dd14>
  420424:	adrp	x0, 425000 <ferror@plt+0x228d0>
  420428:	add	x0, x0, #0xf71
  42042c:	adrp	x1, 425000 <ferror@plt+0x228d0>
  420430:	add	x1, x1, #0xf24
  420434:	mov	w2, #0x63                  	// #99
  420438:	adrp	x3, 425000 <ferror@plt+0x228d0>
  42043c:	add	x3, x3, #0xf34
  420440:	bl	402670 <__assert_fail@plt>
  420444:	ldr	x0, [sp, #8]
  420448:	bl	4020e0 <strlen@plt>
  42044c:	str	w0, [sp, #4]
  420450:	ldr	x0, [sp, #16]
  420454:	ldr	x8, [sp, #16]
  420458:	ldr	w9, [x8, #12]
  42045c:	ldr	w10, [sp, #4]
  420460:	add	w9, w9, w10
  420464:	mov	w8, w9
  420468:	ubfx	x1, x8, #0, #32
  42046c:	bl	420258 <ferror@plt+0x1db28>
  420470:	tbnz	w0, #0, 42047c <ferror@plt+0x1dd4c>
  420474:	stur	wzr, [x29, #-4]
  420478:	b	4204c0 <ferror@plt+0x1dd90>
  42047c:	ldr	x8, [sp, #16]
  420480:	ldr	x8, [x8]
  420484:	ldr	x9, [sp, #16]
  420488:	ldr	w10, [x9, #12]
  42048c:	mov	w9, w10
  420490:	add	x0, x8, x9
  420494:	ldr	x1, [sp, #8]
  420498:	ldr	w10, [sp, #4]
  42049c:	mov	w2, w10
  4204a0:	bl	4020a0 <memcpy@plt>
  4204a4:	ldr	w10, [sp, #4]
  4204a8:	ldr	x8, [sp, #16]
  4204ac:	ldr	w11, [x8, #12]
  4204b0:	add	w10, w11, w10
  4204b4:	str	w10, [x8, #12]
  4204b8:	ldr	w10, [sp, #4]
  4204bc:	stur	w10, [x29, #-4]
  4204c0:	ldur	w0, [x29, #-4]
  4204c4:	ldp	x29, x30, [sp, #32]
  4204c8:	add	sp, sp, #0x30
  4204cc:	ret
  4204d0:	sub	sp, sp, #0x20
  4204d4:	stp	x29, x30, [sp, #16]
  4204d8:	add	x29, sp, #0x10
  4204dc:	str	x0, [sp, #8]
  4204e0:	ldr	x8, [sp, #8]
  4204e4:	ldr	w9, [x8, #12]
  4204e8:	cmp	w9, #0x0
  4204ec:	cset	w9, ls  // ls = plast
  4204f0:	tbnz	w9, #0, 4204f8 <ferror@plt+0x1ddc8>
  4204f4:	b	420518 <ferror@plt+0x1dde8>
  4204f8:	adrp	x0, 425000 <ferror@plt+0x228d0>
  4204fc:	add	x0, x0, #0xf7d
  420500:	adrp	x1, 425000 <ferror@plt+0x228d0>
  420504:	add	x1, x1, #0xf24
  420508:	mov	w2, #0x72                  	// #114
  42050c:	adrp	x3, 425000 <ferror@plt+0x228d0>
  420510:	add	x3, x3, #0xf8b
  420514:	bl	402670 <__assert_fail@plt>
  420518:	ldr	x8, [sp, #8]
  42051c:	ldr	w9, [x8, #12]
  420520:	subs	w9, w9, #0x1
  420524:	str	w9, [x8, #12]
  420528:	ldp	x29, x30, [sp, #16]
  42052c:	add	sp, sp, #0x20
  420530:	ret
  420534:	sub	sp, sp, #0x20
  420538:	stp	x29, x30, [sp, #16]
  42053c:	add	x29, sp, #0x10
  420540:	str	x0, [sp, #8]
  420544:	str	w1, [sp, #4]
  420548:	ldr	x8, [sp, #8]
  42054c:	ldr	w9, [x8, #12]
  420550:	ldr	w10, [sp, #4]
  420554:	cmp	w9, w10
  420558:	b.cc	420560 <ferror@plt+0x1de30>  // b.lo, b.ul, b.last
  42055c:	b	420580 <ferror@plt+0x1de50>
  420560:	adrp	x0, 425000 <ferror@plt+0x228d0>
  420564:	add	x0, x0, #0xfb0
  420568:	adrp	x1, 425000 <ferror@plt+0x228d0>
  42056c:	add	x1, x1, #0xf24
  420570:	mov	w2, #0x78                  	// #120
  420574:	adrp	x3, 425000 <ferror@plt+0x228d0>
  420578:	add	x3, x3, #0xfbf
  42057c:	bl	402670 <__assert_fail@plt>
  420580:	ldr	w8, [sp, #4]
  420584:	ldr	x9, [sp, #8]
  420588:	ldr	w10, [x9, #12]
  42058c:	subs	w8, w10, w8
  420590:	str	w8, [x9, #12]
  420594:	ldp	x29, x30, [sp, #16]
  420598:	add	sp, sp, #0x20
  42059c:	ret
  4205a0:	sub	sp, sp, #0x10
  4205a4:	str	x0, [sp, #8]
  4205a8:	ldr	x8, [sp, #8]
  4205ac:	str	wzr, [x8, #12]
  4205b0:	add	sp, sp, #0x10
  4205b4:	ret
  4205b8:	stp	x29, x30, [sp, #-64]!
  4205bc:	mov	x29, sp
  4205c0:	stp	x19, x20, [sp, #16]
  4205c4:	adrp	x20, 436000 <ferror@plt+0x338d0>
  4205c8:	add	x20, x20, #0xcb0
  4205cc:	stp	x21, x22, [sp, #32]
  4205d0:	adrp	x21, 436000 <ferror@plt+0x338d0>
  4205d4:	add	x21, x21, #0xca8
  4205d8:	sub	x20, x20, x21
  4205dc:	mov	w22, w0
  4205e0:	stp	x23, x24, [sp, #48]
  4205e4:	mov	x23, x1
  4205e8:	mov	x24, x2
  4205ec:	bl	402068 <memcpy@plt-0x38>
  4205f0:	cmp	xzr, x20, asr #3
  4205f4:	b.eq	420620 <ferror@plt+0x1def0>  // b.none
  4205f8:	asr	x20, x20, #3
  4205fc:	mov	x19, #0x0                   	// #0
  420600:	ldr	x3, [x21, x19, lsl #3]
  420604:	mov	x2, x24
  420608:	add	x19, x19, #0x1
  42060c:	mov	x1, x23
  420610:	mov	w0, w22
  420614:	blr	x3
  420618:	cmp	x20, x19
  42061c:	b.ne	420600 <ferror@plt+0x1ded0>  // b.any
  420620:	ldp	x19, x20, [sp, #16]
  420624:	ldp	x21, x22, [sp, #32]
  420628:	ldp	x23, x24, [sp, #48]
  42062c:	ldp	x29, x30, [sp], #64
  420630:	ret
  420634:	nop
  420638:	ret
  42063c:	nop
  420640:	mov	x2, x1
  420644:	mov	x1, x0
  420648:	mov	w0, #0x0                   	// #0
  42064c:	b	4026c0 <__xstat@plt>
  420650:	mov	x2, x1
  420654:	mov	w1, w0
  420658:	mov	w0, #0x0                   	// #0
  42065c:	b	4025d0 <__fxstat@plt>
  420660:	mov	x4, x1
  420664:	mov	x5, x2
  420668:	mov	w1, w0
  42066c:	mov	x2, x4
  420670:	mov	w0, #0x0                   	// #0
  420674:	mov	w4, w3
  420678:	mov	x3, x5
  42067c:	b	402720 <__fxstatat@plt>

Disassembly of section .fini:

0000000000420680 <.fini>:
  420680:	stp	x29, x30, [sp, #-16]!
  420684:	mov	x29, sp
  420688:	ldp	x29, x30, [sp], #16
  42068c:	ret
