Time resolution is 1 fs
############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    4999
CLKIN1_PERIOD    =   4.999
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       6
VCO_PERIOD       =   833.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1666
CLKOUT1_PERIOD   =    3332
CLKOUT2_PERIOD   =   53312
CLKOUT3_PERIOD   =   13328
CLKOUT4_PERIOD   =    6664
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          15
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1666.00 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3333 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 13.02 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1783.43 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 944.72 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 604.85 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1549.57 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1549.57 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2330.51 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 919.47 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 919.47 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 819.98 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 212.00 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 212.00 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 212.00 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 16 
Nexys4DdrUserDemo.Inst_Audio.DDR.Inst_DDR.u_ddr_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Nexys4DdrUserDemo.Inst_VGA.Inst_LogoDisplay.Inst_BRAM_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 fs  Iteration: 0  Process: /Nexys4DdrUserDemo/Inst_FPGAMonitor/XADC_INST/READFILE_P  File: /wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/vhdl/src/unisims/primitive/XADC.vhd
