{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": 7,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "aKq8iuAoHh_2",
        "outputId": "7b6643a6-7d17-4d20-f5ab-7723ae2c65f6"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Requirement already satisfied: requests in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (2.32.3)\n",
            "Requirement already satisfied: datasets in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (3.5.0)\n",
            "Requirement already satisfied: groq in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (0.26.0)\n",
            "Requirement already satisfied: openai in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (1.84.0)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from requests) (3.4.1)\n",
            "Requirement already satisfied: idna<4,>=2.5 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from requests) (3.10)\n",
            "Requirement already satisfied: urllib3<3,>=1.21.1 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from requests) (2.4.0)\n",
            "Requirement already satisfied: certifi>=2017.4.17 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from requests) (2025.1.31)\n",
            "Requirement already satisfied: filelock in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (3.18.0)\n",
            "Requirement already satisfied: numpy>=1.17 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (2.1.3)\n",
            "Requirement already satisfied: pyarrow>=15.0.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (19.0.1)\n",
            "Requirement already satisfied: dill<0.3.9,>=0.3.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (0.3.8)\n",
            "Requirement already satisfied: pandas in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (2.2.3)\n",
            "Requirement already satisfied: tqdm>=4.66.3 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (4.67.1)\n",
            "Requirement already satisfied: xxhash in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (3.5.0)\n",
            "Requirement already satisfied: multiprocess<0.70.17 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (0.70.16)\n",
            "Requirement already satisfied: fsspec<=2024.12.0,>=2023.1.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from fsspec[http]<=2024.12.0,>=2023.1.0->datasets) (2024.12.0)\n",
            "Requirement already satisfied: aiohttp in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (3.11.16)\n",
            "Requirement already satisfied: huggingface-hub>=0.24.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (0.30.2)\n",
            "Requirement already satisfied: packaging in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (25.0)\n",
            "Requirement already satisfied: pyyaml>=5.1 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from datasets) (6.0.2)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from groq) (4.6.2.post1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from groq) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from groq) (0.27.2)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from groq) (2.11.5)\n",
            "Requirement already satisfied: sniffio in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from groq) (1.3.1)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.10 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from groq) (4.13.2)\n",
            "Requirement already satisfied: jiter<1,>=0.4.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from openai) (0.10.0)\n",
            "Requirement already satisfied: aiohappyeyeballs>=2.3.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (2.6.1)\n",
            "Requirement already satisfied: aiosignal>=1.1.2 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (1.3.2)\n",
            "Requirement already satisfied: attrs>=17.3.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (24.2.0)\n",
            "Requirement already satisfied: frozenlist>=1.1.1 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (1.5.0)\n",
            "Requirement already satisfied: multidict<7.0,>=4.5 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (6.4.3)\n",
            "Requirement already satisfied: propcache>=0.2.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (0.3.1)\n",
            "Requirement already satisfied: yarl<2.0,>=1.17.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from aiohttp->datasets) (1.19.0)\n",
            "Requirement already satisfied: httpcore==1.* in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from httpx<1,>=0.23.0->groq) (1.0.6)\n",
            "Requirement already satisfied: h11<0.15,>=0.13 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from httpcore==1.*->httpx<1,>=0.23.0->groq) (0.14.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from pydantic<3,>=1.9.0->groq) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.33.2 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from pydantic<3,>=1.9.0->groq) (2.33.2)\n",
            "Requirement already satisfied: typing-inspection>=0.4.0 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from pydantic<3,>=1.9.0->groq) (0.4.1)\n",
            "Requirement already satisfied: colorama in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from tqdm>=4.66.3->datasets) (0.4.6)\n",
            "Requirement already satisfied: python-dateutil>=2.8.2 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from pandas->datasets) (2.9.0)\n",
            "Requirement already satisfied: pytz>=2020.1 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from pandas->datasets) (2024.2)\n",
            "Requirement already satisfied: tzdata>=2022.7 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from pandas->datasets) (2025.2)\n",
            "Requirement already satisfied: six>=1.5 in c:\\users\\user\\.julia\\conda\\3\\x86_64\\lib\\site-packages (from python-dateutil>=2.8.2->pandas->datasets) (1.16.0)\n",
            "Učitavam dataset...\n",
            "Dataset učitan: 78 redova\n",
            "=== VHDL Dataset Generator - Dugački sveobuhvatni opisi (2500-5000 chars) ===\n",
            "Konfigurisano za: Groq\n",
            "Počinjem procesiranje od reda 0...\n",
            "CILJ: Generiši potpuno NOVE dugačke, sveobuhvatne opise (2500-5000 karaktera)\n",
            "PRISTUP: Uzimam samo VHDL kod (output) i generiram novi input opis!\n",
            "\n",
            "Procesuiram red 1/78\n",
            "📋 Analiziram VHDL kod (3933 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5410 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3558 karaktera\n",
            "  - NOVI input: 5410 karaktera\n",
            "  - Promena: +1852 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_intf_clk_meas` component is a clock measurement module designed to calculate the frequency of an input clock signal, `ClkTest`, relative to a reference clock signal, `Clk`. Its primary purpos...\n",
            "\n",
            "Procesuiram red 2/78\n",
            "📋 Analiziram VHDL kod (4412 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5054 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4175 karaktera\n",
            "  - NOVI input: 5054 karaktera\n",
            "  - Promena: +879 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_intf_debounce` component is a digital debounce filter designed to process asynchronous input signals and produce synchronized, debounced output signals. Its primary purpose is to eliminate gl...\n",
            "\n",
            "Procesuiram red 3/78\n",
            "📋 Analiziram VHDL kod (16445 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4661 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 7088 karaktera\n",
            "  - NOVI input: 4661 karaktera\n",
            "  - Promena: -2427 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: implements an I2C Master interface, specifically designed to interact with I2C slave devices. This component plays a crucial role in larger systems, enabling communication between the system's core lo...\n",
            "\n",
            "Procesuiram red 4/78\n",
            "📋 Analiziram VHDL kod (8401 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4185 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 5026 karaktera\n",
            "  - NOVI input: 4185 karaktera\n",
            "  - Promena: -841 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_intf_spi_master` component is a VHDL implementation of a SPI (Serial Peripheral Interface) master module. Its primary purpose is to facilitate communication between a system-on-chip (SoC) and...\n",
            "\n",
            "Procesuiram red 5/78\n",
            "📋 Analiziram VHDL kod (9154 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4086 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 5188 karaktera\n",
            "  - NOVI input: 4086 karaktera\n",
            "  - Promena: -1102 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_intf_spi_slave` component is a VHDL implementation of a Serial Peripheral Interface (SPI) slave module. Its primary purpose is to facilitate communication between a master device and a slave ...\n",
            "\n",
            "Procesuiram red 6/78\n",
            "📋 Analiziram VHDL kod (2438 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4466 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4257 karaktera\n",
            "  - NOVI input: 4466 karaktera\n",
            "  - Promena: +209 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_intf_sync` component is a synchronization module designed to interface with asynchronous data signals and produce synchronized output data. Its primary purpose is to ensure that data signals ...\n",
            "\n",
            "Procesuiram red 7/78\n",
            "📋 Analiziram VHDL kod (8993 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4640 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3892 karaktera\n",
            "  - NOVI input: 4640 karaktera\n",
            "  - Promena: +748 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_intf_uart` component is a Universal Asynchronous Receiver-Transmitter (UART) interface designed in VHDL, facilitating serial communication between a digital system and external devices. Its p...\n",
            "\n",
            "Procesuiram red 8/78\n",
            "📋 Analiziram VHDL kod (1789 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5648 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2811 karaktera\n",
            "  - NOVI input: 5648 karaktera\n",
            "  - Promena: +2837 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_arb_prio` component is a priority-based arbiter designed to manage access to a shared resource among multiple requesters. Its primary purpose is to resolve concurrent requests from multi...\n",
            "\n",
            "Procesuiram red 9/78\n",
            "📋 Analiziram VHDL kod (2848 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5512 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4007 karaktera\n",
            "  - NOVI input: 5512 karaktera\n",
            "  - Promena: +1505 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_arb_rr` component is a Round-Robin arbiter designed to manage access to a shared resource among multiple requesters. Its primary purpose is to ensure fair and efficient allocation of the...\n",
            "\n",
            "Procesuiram red 10/78\n",
            "📋 Analiziram VHDL kod (11391 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5334 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 6424 karaktera\n",
            "  - NOVI input: 5334 karaktera\n",
            "  - Promena: -1090 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_cam` component is a Content-Addressable Memory (CAM) designed in VHDL, which serves as a crucial element in larger digital systems, particularly in applications requiring fast and effici...\n",
            "\n",
            "Procesuiram red 11/78\n",
            "📋 Analiziram VHDL kod (3511 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4572 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4523 karaktera\n",
            "  - NOVI input: 4572 karaktera\n",
            "  - Promena: +49 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_cc_bits` component is a digital circuit designed to transfer data between two clock domains, `In_Clk` and `Out_Clk`, while ensuring reliable data transfer and synchronization. Its primar...\n",
            "\n",
            "Procesuiram red 12/78\n",
            "📋 Analiziram VHDL kod (3544 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4975 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3820 karaktera\n",
            "  - NOVI input: 4975 karaktera\n",
            "  - Promena: +1155 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_cc_handshake` component is a digital circuit designed to facilitate a handshake-based data transfer between two clock domains. Its primary purpose is to enable the reliable exchange of d...\n",
            "\n",
            "Procesuiram red 13/78\n",
            "📋 Analiziram VHDL kod (2586 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "Greška sa Groq: 502 Bad Gateway\n",
            "Unable to reach the origin service. The service may be down or it may not be responding to traffic from cloudflared\n",
            "✗ Greška kod reda 13 - nije moguće generisati novi opis\n",
            "\n",
            "Procesuiram red 14/78\n",
            "📋 Analiziram VHDL kod (2528 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "Greška sa Groq: 502 Bad Gateway\n",
            "Unable to reach the origin service. The service may be down or it may not be responding to traffic from cloudflared\n",
            "✗ Greška kod reda 14 - nije moguće generisati novi opis\n",
            "\n",
            "Procesuiram red 15/78\n",
            "📋 Analiziram VHDL kod (5189 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5679 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 5817 karaktera\n",
            "  - NOVI input: 5679 karaktera\n",
            "  - Promena: -138 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_cc_reset` component is a clock domain crossing (CDC) reset synchronizer designed to facilitate the transfer of reset signals between two asynchronous clock domains, `A_Clk` and `B_Clk`. ...\n",
            "\n",
            "Procesuiram red 16/78\n",
            "📋 Analiziram VHDL kod (2362 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5405 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3209 karaktera\n",
            "  - NOVI input: 5405 karaktera\n",
            "  - Promena: +2196 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_cc_simple` component is a clock domain crossing (CDC) module designed to transfer data from one clock domain to another while ensuring data validity and synchronization. Its primary purp...\n",
            "\n",
            "Procesuiram red 17/78\n",
            "📋 Analiziram VHDL kod (2419 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5952 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3935 karaktera\n",
            "  - NOVI input: 5952 karaktera\n",
            "  - Promena: +2017 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_cc_status` component is a clock domain crossing (CDC) module designed to transfer data and reset signals between two asynchronous clock domains. Its primary purpose is to ensure reliable...\n",
            "\n",
            "Procesuiram red 18/78\n",
            "📋 Analiziram VHDL kod (2777 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5585 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3356 karaktera\n",
            "  - NOVI input: 5585 karaktera\n",
            "  - Promena: +2229 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The VHDL code provided describes a digital component named `olo_base_cc_xn2n`, which appears to be a clock-domain crossing (CDC) module for transferring data between two asynchronous clock domains. Th...\n",
            "\n",
            "Procesuiram red 19/78\n",
            "📋 Analiziram VHDL kod (4541 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4589 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3361 karaktera\n",
            "  - NOVI input: 4589 karaktera\n",
            "  - Promena: +1228 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_crc` component is a Cyclic Redundancy Check (CRC) generator designed to compute a CRC value for a given input data stream. Its primary purpose is to provide data integrity verification b...\n",
            "\n",
            "Procesuiram red 20/78\n",
            "📋 Analiziram VHDL kod (6134 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5206 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3617 karaktera\n",
            "  - NOVI input: 5206 karaktera\n",
            "  - Promena: +1589 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_decode_firstbit` component is a digital circuit designed to find the position of the first '1' bit in a binary input vector. Its primary purpose is to decode the first bit set in a binar...\n",
            "\n",
            "Procesuiram red 21/78\n",
            "📋 Analiziram VHDL kod (4908 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6176 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4669 karaktera\n",
            "  - NOVI input: 6176 karaktera\n",
            "  - Promena: +1507 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_delay` component is a generic, parameterized delay element designed to introduce a specified delay in digital signal processing systems. Its primary purpose is to provide a configurable ...\n",
            "\n",
            "Procesuiram red 22/78\n",
            "📋 Analiziram VHDL kod (3405 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4446 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3649 karaktera\n",
            "  - NOVI input: 4446 karaktera\n",
            "  - Promena: +797 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_delay_cfg` component is a configurable delay element designed to introduce a variable delay in digital signal processing systems. Its primary purpose is to provide a flexible and efficie...\n",
            "\n",
            "Procesuiram red 23/78\n",
            "📋 Analiziram VHDL kod (4058 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6116 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3220 karaktera\n",
            "  - NOVI input: 6116 karaktera\n",
            "  - Promena: +2896 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_dyn_sft` component is a digital circuit designed to perform dynamic shifting on input data. Its primary purpose is to shift the input data by a variable amount, specified by the `In_Shif...\n",
            "\n",
            "Procesuiram red 24/78\n",
            "📋 Analiziram VHDL kod (10423 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4956 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 7416 karaktera\n",
            "  - NOVI input: 4956 karaktera\n",
            "  - Promena: -2460 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_fifo_async` component is an asynchronous First-In-First-Out (FIFO) buffer designed in VHDL, which plays a crucial role in digital systems by providing a buffer for data transmission betw...\n",
            "\n",
            "Procesuiram red 25/78\n",
            "📋 Analiziram VHDL kod (11282 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5798 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 6532 karaktera\n",
            "  - NOVI input: 5798 karaktera\n",
            "  - Promena: -734 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_fifo_packet` component is a parameterized, synchronous First-In-First-Out (FIFO) buffer designed for packet-based data transfer. Its primary purpose is to temporarily store and manage pa...\n",
            "\n",
            "Procesuiram red 26/78\n",
            "📋 Analiziram VHDL kod (5030 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5625 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3531 karaktera\n",
            "  - NOVI input: 5625 karaktera\n",
            "  - Promena: +2094 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_fifo_sync` component is a synchronous First-In-First-Out (FIFO) buffer designed to manage data transfer between two clock-synchronous domains. Its primary purpose is to provide a reliabl...\n",
            "\n",
            "Procesuiram red 27/78\n",
            "📋 Analiziram VHDL kod (2446 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5132 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2832 karaktera\n",
            "  - NOVI input: 5132 karaktera\n",
            "  - Promena: +2300 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_flowctrl_handler` is a VHDL component designed to manage data flow between two processing stages, providing a buffering mechanism to absorb transient backpressure. Its primary purpose is...\n",
            "\n",
            "Procesuiram red 28/78\n",
            "📋 Analiziram VHDL kod (4405 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6268 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1892 karaktera\n",
            "  - NOVI input: 6268 karaktera\n",
            "  - Promena: +4376 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: defines a package named `olo_base_pkg_array`, which contains a collection of array types and functions for manipulating these arrays. The primary purpose of this package is to provide a set of reusabl...\n",
            "\n",
            "Procesuiram red 29/78\n",
            "📋 Analiziram VHDL kod (1395 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5449 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2928 karaktera\n",
            "  - NOVI input: 5449 karaktera\n",
            "  - Promena: +2521 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: defines a package named `olo_base_pkg_attribute` along with its body. This package appears to be a collection of attribute definitions and constants used for synthesis and optimization directives in V...\n",
            "\n",
            "Procesuiram red 30/78\n",
            "📋 Analiziram VHDL kod (9872 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6273 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2213 karaktera\n",
            "  - NOVI input: 6273 karaktera\n",
            "  - Promena: +4060 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: defines a package named `olo_base_pkg_logic` which contains a collection of functions for performing various logical operations on binary data. This package appears to be a part of a larger library, l...\n",
            "\n",
            "Procesuiram red 31/78\n",
            "📋 Analiziram VHDL kod (14479 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5155 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2665 karaktera\n",
            "  - NOVI input: 5155 karaktera\n",
            "  - Promena: +2490 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: defines a package named `olo_base_pkg_math` which contains a collection of mathematical functions for use in digital design. This package is designed to provide a range of utility functions for perfor...\n",
            "\n",
            "Procesuiram red 32/78\n",
            "📋 Analiziram VHDL kod (5103 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5039 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1759 karaktera\n",
            "  - NOVI input: 5039 karaktera\n",
            "  - Promena: +3280 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: defines a package named `olo_base_pkg_string` which contains a set of string manipulation and conversion functions. This package is designed to be used in digital system design, particularly in the co...\n",
            "\n",
            "Procesuiram red 33/78\n",
            "📋 Analiziram VHDL kod (6822 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5599 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3089 karaktera\n",
            "  - NOVI input: 5599 karaktera\n",
            "  - Promena: +2510 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: describes a parameterized, pipelined stage component, referred to as `olo_base_pl_stage`, which can be used to construct a multi-stage pipeline. This component is designed to handle data streaming, pr...\n",
            "\n",
            "Procesuiram red 34/78\n",
            "📋 Analiziram VHDL kod (3886 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4557 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3378 karaktera\n",
            "  - NOVI input: 4557 karaktera\n",
            "  - Promena: +1179 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_prbs` component is a VHDL implementation of a Pseudo-Random Bit Sequence (PRBS) generator, which is a type of Linear Feedback Shift Register (LFSR) used to produce a sequence of pseudo-r...\n",
            "\n",
            "Procesuiram red 35/78\n",
            "📋 Analiziram VHDL kod (9976 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5138 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3779 karaktera\n",
            "  - NOVI input: 5138 karaktera\n",
            "  - Promena: +1359 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_ram_sdp` component is a synchronous or asynchronous single-port RAM (SPRAM) module designed for use in digital systems. Its primary purpose is to provide a configurable memory storage el...\n",
            "\n",
            "Procesuiram red 36/78\n",
            "📋 Analiziram VHDL kod (7947 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5719 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3394 karaktera\n",
            "  - NOVI input: 5719 karaktera\n",
            "  - Promena: +2325 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_ram_sp` component is a single-port RAM (Random Access Memory) module designed for use in digital systems. Its primary purpose is to provide a flexible and configurable memory storage ele...\n",
            "\n",
            "Procesuiram red 37/78\n",
            "📋 Analiziram VHDL kod (11121 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4887 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3905 karaktera\n",
            "  - NOVI input: 4887 karaktera\n",
            "  - Promena: +982 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_ram_tdp` component is a dual-port RAM (Random Access Memory) module designed for use in digital systems. Its primary purpose is to provide a flexible and efficient memory storage solutio...\n",
            "\n",
            "Procesuiram red 38/78\n",
            "📋 Analiziram VHDL kod (3325 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4672 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4795 karaktera\n",
            "  - NOVI input: 4672 karaktera\n",
            "  - Promena: -123 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_reset_gen` component is a reset generator module designed to produce a reset signal for digital systems. Its primary purpose is to create a reliable and synchronized reset signal that ca...\n",
            "\n",
            "Procesuiram red 39/78\n",
            "📋 Analiziram VHDL kod (1887 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4908 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3463 karaktera\n",
            "  - NOVI input: 4908 karaktera\n",
            "  - Promena: +1445 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_base_strobe_div` component is a digital circuit designed to divide an input strobe signal by a programmable ratio, generating an output strobe signal with a lower frequency. Its primary purpo...\n",
            "\n",
            "Procesuiram red 40/78\n",
            "📋 Analiziram VHDL kod (2039 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5031 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4168 karaktera\n",
            "  - NOVI input: 5031 karaktera\n",
            "  - Promena: +863 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_strobe_gen` component is a digital strobe generator designed to produce a periodic strobe signal, commonly used in digital systems for synchronization and timing purposes. Its primary ro...\n",
            "\n",
            "Procesuiram red 41/78\n",
            "📋 Analiziram VHDL kod (2328 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5349 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3403 karaktera\n",
            "  - NOVI input: 5349 karaktera\n",
            "  - Promena: +1946 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_tdm_mux` component is a time-division multiplexing (TDM) multiplexer designed to select and output data from multiple input channels based on a channel selection signal. Its primary purp...\n",
            "\n",
            "Procesuiram red 42/78\n",
            "📋 Analiziram VHDL kod (6124 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6145 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 5728 karaktera\n",
            "  - NOVI input: 6145 karaktera\n",
            "  - Promena: +417 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_wconv_n2m` component is a digital design entity that performs a width conversion on input data, specifically designed to handle cases where the input and output widths are not equal. Its...\n",
            "\n",
            "Procesuiram red 43/78\n",
            "📋 Analiziram VHDL kod (4393 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4116 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 4080 karaktera\n",
            "  - NOVI input: 4116 karaktera\n",
            "  - Promena: +36 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The VHDL component `olo_base_wconv_n2xn` is a digital circuit designed for width conversion of input data streams, specifically to convert data from a narrower input width to a wider output width. Its...\n",
            "\n",
            "Procesuiram red 44/78\n",
            "📋 Analiziram VHDL kod (3319 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5021 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3937 karaktera\n",
            "  - NOVI input: 5021 karaktera\n",
            "  - Promena: +1084 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_base_wconv_xn2n` component is a digital signal processing (DSP) module designed for word-width conversion, specifically to convert input data from a wider bus to a narrower bus. Its primary p...\n",
            "\n",
            "Procesuiram red 45/78\n",
            "📋 Analiziram VHDL kod (6494 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4755 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 5098 karaktera\n",
            "  - NOVI input: 4755 karaktera\n",
            "  - Promena: -343 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `olo_axi_lite_slave` component is a VHDL implementation of a lightweight AXI (Advanced eXtensible Interface) slave module, designed to facilitate communication between an AXI master and a peripher...\n",
            "\n",
            "Procesuiram red 46/78\n",
            "📋 Analiziram VHDL kod (29617 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5527 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 7094 karaktera\n",
            "  - NOVI input: 5527 karaktera\n",
            "  - Promena: -1567 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `olo_axi_master_full` component is a comprehensive AXI master interface designed to facilitate high-speed data transfers between a user logic and an AXI bus. This module serves as a bridge, enabli...\n",
            "\n",
            "Procesuiram red 47/78\n",
            "📋 Analiziram VHDL kod (30892 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4643 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 7680 karaktera\n",
            "  - NOVI input: 4643 karaktera\n",
            "  - Promena: -3037 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: describes an AXI (Advanced eXtensible Interface) master component, specifically designed for simple read and write transactions. This component, named `olo_axi_master_simple`, acts as a bridge between...\n",
            "\n",
            "Procesuiram red 48/78\n",
            "📋 Analiziram VHDL kod (1049 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4718 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1254 karaktera\n",
            "  - NOVI input: 4718 karaktera\n",
            "  - Promena: +3464 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: defines a package and its body for AXI (Advanced eXtensible Interface) protocol constants. Although it does not describe a specific component, it provides essential definitions for working with AXI in...\n",
            "\n",
            "Procesuiram red 49/78\n",
            "📋 Analiziram VHDL kod (15869 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5404 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3118 karaktera\n",
            "  - NOVI input: 5404 karaktera\n",
            "  - Promena: +2286 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: defines an AXI (Advanced eXtensible Interface) pipeline stage component, specifically designed to handle the complexities of AXI protocol. This component, referred to as `olo_axi_pl_stage`, acts as a ...\n",
            "\n",
            "Procesuiram red 50/78\n",
            "📋 Analiziram VHDL kod (2132 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4832 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1983 karaktera\n",
            "  - NOVI input: 4832 karaktera\n",
            "  - Promena: +2849 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: describes a coprocessor component designed for the LXP32 test platform. This component's primary purpose is to perform a simple arithmetic operation and utilize an interrupt to wake up the CPU. The co...\n",
            "\n",
            "Procesuiram red 51/78\n",
            "📋 Analiziram VHDL kod (2697 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4252 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1993 karaktera\n",
            "  - NOVI input: 4252 karaktera\n",
            "  - Promena: +2259 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The DBUS monitor is a digital component designed to observe and potentially throttle data bus transactions within the LXP32 test platform. Its primary purpose is to monitor the data bus and control si...\n",
            "\n",
            "Procesuiram red 52/78\n",
            "📋 Analiziram VHDL kod (3909 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4915 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3645 karaktera\n",
            "  - NOVI input: 4915 karaktera\n",
            "  - Promena: +1270 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The VHDL code provided describes a generic dual-port RAM (DPRAM) component, which is a fundamental building block in digital system design. This component serves as a configurable memory block that al...\n",
            "\n",
            "Procesuiram red 53/78\n",
            "📋 Analiziram VHDL kod (2309 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4967 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2098 karaktera\n",
            "  - NOVI input: 4967 karaktera\n",
            "  - Promena: +2869 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The IBUS adapter is a digital component designed to convert the Low Latency Interface (LLI) to WISHBONE registered feedback protocol, facilitating communication between the LXP32 test platform and ext...\n",
            "\n",
            "Procesuiram red 54/78\n",
            "📋 Analiziram VHDL kod (6365 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5241 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2080 karaktera\n",
            "  - NOVI input: 5241 karaktera\n",
            "  - Promena: +3161 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: describes a simple WISHBONE interconnect, a type of system-on-chip (SoC) component that enables communication between multiple masters and slaves in a digital system. This interconnect serves as a bri...\n",
            "\n",
            "Procesuiram red 55/78\n",
            "📋 Analiziram VHDL kod (8667 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5610 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1947 karaktera\n",
            "  - NOVI input: 5610 karaktera\n",
            "  - Promena: +3663 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: describes a top-level design unit for the LXP32 platform, a System-on-Chip (SoC) simulation platform for the LXP32 CPU. This platform incorporates several peripherals, including program RAM, a timer, ...\n",
            "\n",
            "Procesuiram red 56/78\n",
            "📋 Analiziram VHDL kod (3522 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4700 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2568 karaktera\n",
            "  - NOVI input: 4700 karaktera\n",
            "  - Promena: +2132 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: describes a Program RAM (Random Access Memory) component, specifically designed for the LXP32 test platform. This component serves as a crucial element in the system, providing data storage and access...\n",
            "\n",
            "Procesuiram red 57/78\n",
            "📋 Analiziram VHDL kod (1187 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5241 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1784 karaktera\n",
            "  - NOVI input: 5241 karaktera\n",
            "  - Promena: +3457 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The scrambler component is a digital circuit designed to generate a pseudo-random binary sequence using a Linear-Feedback Shift Register (LFSR) architecture. Its primary purpose is to produce a maximu...\n",
            "\n",
            "Procesuiram red 58/78\n",
            "📋 Analiziram VHDL kod (2761 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4550 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1675 karaktera\n",
            "  - NOVI input: 4550 karaktera\n",
            "  - Promena: +2875 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: describes a simple programmable interval timer, referred to as the \"timer\" component. This component is part of the LXP32 test platform and is designed for simulation purposes. The timer's primary fun...\n",
            "\n",
            "Procesuiram red 59/78\n",
            "📋 Analiziram VHDL kod (5367 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4916 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2292 karaktera\n",
            "  - NOVI input: 4916 karaktera\n",
            "  - Promena: +2624 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32 Arithmetic Logic Unit (ALU) is a critical component of the LXP32 CPU, responsible for executing arithmetic and logic operations. Its primary purpose is to perform a wide range of operations,...\n",
            "\n",
            "Procesuiram red 60/78\n",
            "📋 Analiziram VHDL kod (1187 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4992 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1307 karaktera\n",
            "  - NOVI input: 4992 karaktera\n",
            "  - Promena: +3685 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32_Compl component is a digital circuit designed to compute the two's complement of its input data. As part of the LXP32 CPU, it serves as an auxiliary unit in the divider, suggesting its role ...\n",
            "\n",
            "Procesuiram red 61/78\n",
            "📋 Analiziram VHDL kod (6520 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5296 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2363 karaktera\n",
            "  - NOVI input: 5296 karaktera\n",
            "  - Promena: +2933 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The LXP32 CPU Core is a 32-bit central processing unit designed to execute instructions and manage data transfer between various components. As the primary component of the LXP32 CPU, it plays a cruci...\n",
            "\n",
            "Procesuiram red 62/78\n",
            "📋 Analiziram VHDL kod (3910 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4599 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1748 karaktera\n",
            "  - NOVI input: 4599 karaktera\n",
            "  - Promena: +2851 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32 DBUS master component is a crucial part of the LXP32 CPU, responsible for managing data bus (DBUS) access. Its primary purpose is to facilitate data transfer between the CPU and external dev...\n",
            "\n",
            "Procesuiram red 63/78\n",
            "📋 Analiziram VHDL kod (8206 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4625 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2364 karaktera\n",
            "  - NOVI input: 4625 karaktera\n",
            "  - Promena: +2261 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The Instruction Decoder (lxp32_decode) is a crucial component of the LXP32 CPU, serving as the second stage of the pipeline. Its primary purpose is to decode incoming instructions, extract relevant in...\n",
            "\n",
            "Procesuiram red 64/78\n",
            "📋 Analiziram VHDL kod (3915 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4483 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2469 karaktera\n",
            "  - NOVI input: 4483 karaktera\n",
            "  - Promena: +2014 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32 Divider is a digital component designed as part of the LXP32 CPU, implementing the Non-Restoring Division (NRD) algorithm. Its primary purpose is to perform division and remainder operations...\n",
            "\n",
            "Procesuiram red 65/78\n",
            "📋 Analiziram VHDL kod (5661 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4999 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2210 karaktera\n",
            "  - NOVI input: 4999 karaktera\n",
            "  - Promena: +2789 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32 Execute component is a crucial stage in the LXP32 CPU pipeline, responsible for executing arithmetic, logical, and memory operations. Its primary purpose is to perform the actual computation...\n",
            "\n",
            "Procesuiram red 66/78\n",
            "📋 Analiziram VHDL kod (6304 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4674 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3849 karaktera\n",
            "  - NOVI input: 4674 karaktera\n",
            "  - Promena: +825 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32 Fetch component is a crucial stage in the LXP32 CPU pipeline, responsible for fetching instructions from memory. Its primary purpose is to retrieve instructions from a memory location, and i...\n",
            "\n",
            "Procesuiram red 67/78\n",
            "📋 Analiziram VHDL kod (7378 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5226 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 3927 karaktera\n",
            "  - NOVI input: 5226 karaktera\n",
            "  - Promena: +1299 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The Instruction Cache (ICache) component, specifically designed for the LXP32 CPU, serves as a crucial element in enhancing system performance by providing both caching and prefetching capabilities. I...\n",
            "\n",
            "Procesuiram red 68/78\n",
            "📋 Analiziram VHDL kod (3804 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6132 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2296 karaktera\n",
            "  - NOVI input: 6132 karaktera\n",
            "  - Promena: +3836 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The LXP32 Interrupt Multiplexer is a crucial component of the LXP32 CPU, responsible for managing interrupts and prioritizing them based on their numbers, with lower numbers having higher priority. It...\n",
            "\n",
            "Procesuiram red 69/78\n",
            "📋 Analiziram VHDL kod (846 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4850 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1224 karaktera\n",
            "  - NOVI input: 4850 karaktera\n",
            "  - Promena: +3626 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The `lxp32_mul16x16` component is a fundamental digital circuit designed to perform 16-bit parallel multiplication, playing a crucial role in the LXP32 CPU as a basic building block for arithmetic ope...\n",
            "\n",
            "Procesuiram red 70/78\n",
            "📋 Analiziram VHDL kod (1768 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4741 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1673 karaktera\n",
            "  - NOVI input: 4741 karaktera\n",
            "  - Promena: +3068 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The VHDL code provided describes a digital signal processing (DSP) multiplier component, specifically designed for the LXP32 CPU. This multiplier is tailored for modern FPGA families that offer fast 1...\n",
            "\n",
            "Procesuiram red 71/78\n",
            "📋 Analiziram VHDL kod (4213 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5593 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 2077 karaktera\n",
            "  - NOVI input: 5593 karaktera\n",
            "  - Promena: +3516 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The `lxp32_mul_opt` component is a VHDL-designed, optimized multiplier module, specifically tailored for technologies that lack fast 16x16 multipliers. This module plays a crucial role in the LXP32 CP...\n",
            "\n",
            "Procesuiram red 72/78\n",
            "📋 Analiziram VHDL kod (1633 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  📊 Dužina: 5116 karaktera\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1442 karaktera\n",
            "  - NOVI input: 5116 karaktera\n",
            "  - Promena: +3674 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The LXP32 sequential multiplier, denoted as `lxp32_mul_seq`, is a digital component designed to perform multiplication operations within the LXP32 CPU. Its primary purpose is to compute the product of...\n",
            "\n",
            "Procesuiram red 73/78\n",
            "📋 Analiziram VHDL kod (1699 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4631 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1710 karaktera\n",
            "  - NOVI input: 4631 karaktera\n",
            "  - Promena: +2921 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The VHDL code provided describes a generic dual-port memory component, specifically designed for the LXP32 CPU. This component serves as a crucial element in digital systems, enabling the storage and ...\n",
            "\n",
            "Procesuiram red 74/78\n",
            "📋 Analiziram VHDL kod (1939 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4803 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1497 karaktera\n",
            "  - NOVI input: 4803 karaktera\n",
            "  - Promena: +3306 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The LXP32 Scratchpad is a crucial component of the LXP32 CPU, functioning as a register file implemented using a RAM block. Its primary purpose is to provide fast access to a set of registers, enablin...\n",
            "\n",
            "Procesuiram red 75/78\n",
            "📋 Analiziram VHDL kod (2717 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4997 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1788 karaktera\n",
            "  - NOVI input: 4997 karaktera\n",
            "  - Promena: +3209 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: describes a barrel shifter component, specifically designed for the LXP32 CPU. This component is responsible for performing logical (unsigned) and arithmetic (signed) shifts in both directions, with a...\n",
            "\n",
            "Procesuiram red 76/78\n",
            "📋 Analiziram VHDL kod (1633 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ✅ Optimalna dužina (4574 kar.)!\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1387 karaktera\n",
            "  - NOVI input: 4574 karaktera\n",
            "  - Promena: +3187 karaktera\n",
            "  ✅ PERFEKTNA dužina!\n",
            "  - Preview NOVOG opisa: The Microbuffer component, specifically the `lxp32_ubuf` entity, is a fundamental building block within the LXP32 CPU, designed to provide a small, register-based buffer with a FIFO-like interface. It...\n",
            "\n",
            "Procesuiram red 77/78\n",
            "📋 Analiziram VHDL kod (3182 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (5885 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1964 karaktera\n",
            "  - NOVI input: 5885 karaktera\n",
            "  - Promena: +3921 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The LXP32C CPU top-level module is a VHDL design that represents the central processing unit (CPU) of the LXP32 processor family, specifically the C-series variant with an instruction cache. This modu...\n",
            "\n",
            "Procesuiram red 78/78\n",
            "📋 Analiziram VHDL kod (2215 karaktera)...\n",
            "🎯 Generiram potpuno NOVI opis na osnovu koda...\n",
            "  ⚠️  Opis dugačak (6155 kar.) - AI je generisao previše\n",
            "✓ NOVI dugačak opis generisan na osnovu VHDL koda:\n",
            "  - Stari input: 1603 karaktera\n",
            "  - NOVI input: 6155 karaktera\n",
            "  - Promena: +4552 karaktera\n",
            "  📏 Duže od cilja (5000+) ali zadržano\n",
            "  - Preview NOVOG opisa: The LXP32U CPU top-level module is a digital design component that serves as the primary processing unit in a system-on-chip (SoC) or a standalone processor. Its primary purpose is to execute instruct...\n",
            "\n",
            "=== REZULTATI POTPUNO NOVIH DUGAČKIH OPISA ===\n",
            "Uspešno generisan 76 potpuno NOVIH opisa na osnovu VHDL koda\n",
            "Prosečna dužina STAROG input-a: 3338 karaktera\n",
            "Prosečna dužina NOVOG input-a: 5121 karaktera\n",
            "Poboljšanje: +1783 karaktera u proseku\n",
            "Optimalna dužina (2500-5000): 37/76 (48.7%)\n",
            "Kraći od cilja (<2500): 0\n",
            "Duži od cilja (>5000): 39 (zadržano bez presecanja)\n",
            "\n",
            "=== DISTRIBUCIJA DUŽINA NOVIH OPISA ===\n",
            "<2000 karaktera: 0\n",
            "2000-2499 karaktera: 0\n",
            "2500-3499 karaktera: 0\n",
            "3500-4499 karaktera: 7\n",
            "4500-5000 karaktera: 30\n",
            ">5000 karaktera: 39\n",
            "\n",
            "=== NAJBOLJI PRIMERI NOVIH OPISA (2500-5000 karaktera) ===\n",
            "\n",
            "--- NOVI OPIS: Dužina 4661 karaktera ---\n",
            "STARI INPUT (7088 kar.): This entity implements an I2C master that is multi-master capable (i.e. supports arbitration). The _...\n",
            "\n",
            "NOVI INPUT (4661 kar.):\n",
            "implements an I2C Master interface, specifically designed to interact with I2C slave devices. This component plays a crucial role in larger systems, enabling communication between the system's core logic and I2C peripherals. The I2C Master interface is a complex digital circuit that manages the I2C protocol, including start and stop conditions, data transmission, and arbitration. Its primary purpose is to translate the system's internal commands into I2C signals, facilitating data exchange with ...\n",
            "[...ostatak od 4161 karaktera...]\n",
            "--------------------------------------------------------------------------------\n",
            "\n",
            "--- NOVI OPIS: Dužina 4185 karaktera ---\n",
            "STARI INPUT (5026 kar.): This entity implements a simple SPI master. All common SPI settings are configurable to ensure the m...\n",
            "\n",
            "NOVI INPUT (4185 kar.):\n",
            "The `olo_intf_spi_master` component is a VHDL implementation of a SPI (Serial Peripheral Interface) master module. Its primary purpose is to facilitate communication between a system-on-chip (SoC) and one or more SPI slave devices. The component generates the SPI clock (`Spi_Sclk`), chip select (`Spi_Cs_n`), and MOSI (Master Out Slave In) signals, while receiving the MISO (Master In Slave Out) signal from the slave device. The component has several input ports, including `Clk` (the system clock)...\n",
            "[...ostatak od 3685 karaktera...]\n",
            "--------------------------------------------------------------------------------\n",
            "\n",
            "Rezultati sačuvani u 'vhdl_long_inputs.csv'\n",
            "Novi dataset sa dugačkim opisima sačuvan u 'vhdl_dataset_long.csv'\n",
            "\n",
            "=== OPTIMIZACIJE ZA POTPUNO NOVE DUGAČKE OPISE (2500-5000 KARAKTERA) ===\n",
            "\n",
            "1. ✅ Uzima samo VHDL kod (output kolonu) kao ulaz\n",
            "2. ✅ Generiše potpuno NOVI input opis na osnovu koda\n",
            "3. ✅ Prompt traži 2500-5000 karaktera (15-30 rečenica)\n",
            "4. ✅ Sveobuhvatan pristup: 10 različitih aspekata analize\n",
            "5. ✅ Max_tokens povećan na 1200 za dugačke opise\n",
            "6. ✅ Temperatura 0.3 za konzistentnu tehničku analizu\n",
            "7. ✅ BEZ PRESECANJA TEKSTA - ceo sadržaj se zadržava\n",
            "8. ✅ Detaljno praćenje distribucije dužina\n",
            "9. ✅ Tehnička proza umesto lista za prirodan tok\n",
            "10. ✅ Poređenje starih i novih input opisa\n",
            "\n",
            "REZULTAT: Potpuno novi, dugački, sveobuhvatni tehnički opisi generisani iz VHDL koda!\n",
            "\n"
          ]
        }
      ],
      "source": [
        "!pip install requests datasets groq openai\n",
        "\n",
        "import requests\n",
        "import json\n",
        "import pandas as pd\n",
        "from datasets import load_dataset\n",
        "import time\n",
        "import random\n",
        "from groq import Groq\n",
        "import os\n",
        "\n",
        "# =============================================================================\n",
        "# KONFIGURACIJA\n",
        "# =============================================================================\n",
        "\n",
        "USE_GROQ = True\n",
        "GROQ_API_KEY = \"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\"  # Zameni sa svojim ključem\n",
        "\n",
        "USE_OPENAI_COMPATIBLE = False\n",
        "OPENAI_API_KEY = \"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\"\n",
        "OPENAI_BASE_URL = \"https://api.openai.com/v1\"\n",
        "\n",
        "# =============================================================================\n",
        "# UČITAJ DATASET\n",
        "# =============================================================================\n",
        "\n",
        "print(\"Učitavam dataset...\")\n",
        "df = pd.read_csv(\"hf://datasets/amujalo1/vhdl-ETF/vhdl_etf.csv\")\n",
        "print(f\"Dataset učitan: {len(df)} redova\")\n",
        "\n",
        "# =============================================================================\n",
        "# AI MODEL FUNKCIJE - OPTIMIZOVANE ZA DUGAČKE OPISE\n",
        "# =============================================================================\n",
        "\n",
        "def generate_with_groq(vhdl_code, api_key):\n",
        "    \"\"\"Generiše DUGAČAK i SVEOBUHVATAN opis koristeći Groq API\"\"\"\n",
        "    client = Groq(api_key=api_key)\n",
        "\n",
        "    # POBOLJŠAN PROMPT ZA DUGAČKE, DETALJNE OPISE:\n",
        "    prompt = f\"\"\"Analyze this VHDL code and provide a comprehensive, detailed description (2500-5000 characters). This should be a thorough technical analysis covering all aspects of the design.\n",
        "\n",
        "Requirements:\n",
        "- Target length: 2500-5000 characters (approximately 15-30 sentences)\n",
        "- Write in paragraph form with natural flow - NO bullet points or lists\n",
        "- Cover ALL aspects thoroughly:\n",
        "\n",
        "1. COMPONENT OVERVIEW: Start with what the component is, its primary purpose, and its role in larger systems\n",
        "2. DETAILED INPUT/OUTPUT ANALYSIS: Describe each port in detail - its purpose, bit width, timing requirements, and how it affects operation\n",
        "3. ARCHITECTURAL DESCRIPTION: Explain the internal structure, state machines, counters, registers, and their relationships\n",
        "4. FUNCTIONAL BEHAVIOR: Describe step-by-step operation, timing relationships, and behavioral patterns\n",
        "5. CONTROL LOGIC: Explain control signals, enable conditions, reset behavior, and state transitions\n",
        "6. DATA FLOW: Describe how data moves through the component and any transformations\n",
        "7. TIMING AND SYNCHRONIZATION: Clock domains, setup/hold requirements, and timing constraints\n",
        "8. SPECIAL FEATURES: Any unique aspects, modes of operation, or advanced functionality\n",
        "9. APPLICATIONS AND USE CASES: Where this component would typically be used\n",
        "10. IMPLEMENTATION CONSIDERATIONS: Performance, resource usage, and design trade-offs\n",
        "\n",
        "Write as flowing technical prose, not as a list. Use professional VHDL terminology. Be thorough and comprehensive - aim for maximum technical detail while maintaining readability.\n",
        "\n",
        "VHDL Code:\n",
        "{vhdl_code}\n",
        "\n",
        "Provide a comprehensive, detailed component analysis:\"\"\"\n",
        "\n",
        "    try:\n",
        "        chat_completion = client.chat.completions.create(\n",
        "            messages=[\n",
        "                {\"role\": \"user\", \"content\": prompt}\n",
        "            ],\n",
        "            model=\"meta-llama/llama-4-scout-17b-16e-instruct\",\n",
        "            temperature=0.3,  # Niža temperatura za konzistentniju analizu\n",
        "            max_tokens=1200   # ZNAČAJNO POVEĆAN za dugačke opise\n",
        "        )\n",
        "        \n",
        "        response = chat_completion.choices[0].message.content.strip()\n",
        "        return response\n",
        "        \n",
        "    except Exception as e:\n",
        "        print(f\"Greška sa Groq: {e}\")\n",
        "        return None\n",
        "\n",
        "\n",
        "def generate_with_openai_compatible(vhdl_code, api_key, base_url):\n",
        "    \"\"\"Generiše DUGAČAK i SVEOBUHVATAN opis koristeći OpenAI-kompatibilni API\"\"\"\n",
        "    headers = {\n",
        "        \"Authorization\": f\"Bearer {api_key}\",\n",
        "        \"Content-Type\": \"application/json\"\n",
        "    }\n",
        "\n",
        "    prompt = f\"\"\"Analyze this VHDL code and provide a comprehensive, detailed description (2500-5000 characters). This should be a thorough technical analysis covering all aspects of the design.\n",
        "\n",
        "Requirements:\n",
        "- Target length: 2500-5000 characters (approximately 15-30 sentences)\n",
        "- Write in paragraph form with natural flow - NO bullet points or lists\n",
        "- Cover ALL aspects thoroughly:\n",
        "\n",
        "1. COMPONENT OVERVIEW: Start with what the component is, its primary purpose, and its role in larger systems\n",
        "2. DETAILED INPUT/OUTPUT ANALYSIS: Describe each port in detail - its purpose, bit width, timing requirements, and how it affects operation\n",
        "3. ARCHITECTURAL DESCRIPTION: Explain the internal structure, state machines, counters, registers, and their relationships\n",
        "4. FUNCTIONAL BEHAVIOR: Describe step-by-step operation, timing relationships, and behavioral patterns\n",
        "5. CONTROL LOGIC: Explain control signals, enable conditions, reset behavior, and state transitions\n",
        "6. DATA FLOW: Describe how data moves through the component and any transformations\n",
        "7. TIMING AND SYNCHRONIZATION: Clock domains, setup/hold requirements, and timing constraints\n",
        "8. SPECIAL FEATURES: Any unique aspects, modes of operation, or advanced functionality\n",
        "9. APPLICATIONS AND USE CASES: Where this component would typically be used\n",
        "10. IMPLEMENTATION CONSIDERATIONS: Performance, resource usage, and design trade-offs\n",
        "\n",
        "Write as flowing technical prose, not as a list. Use professional VHDL terminology. Be thorough and comprehensive - aim for maximum technical detail while maintaining readability.\n",
        "\n",
        "VHDL Code:\n",
        "{vhdl_code}\n",
        "\n",
        "Provide a comprehensive, detailed component analysis:\"\"\"\n",
        "\n",
        "    payload = {\n",
        "        \"model\": \"gpt-3.5-turbo\",\n",
        "        \"messages\": [\n",
        "            {\"role\": \"user\", \"content\": prompt}\n",
        "        ],\n",
        "        \"temperature\": 0.3,  # Niža temperatura za konzistentniju analizu\n",
        "        \"max_tokens\": 1200   # ZNAČAJNO POVEĆAN za dugačke opise\n",
        "    }\n",
        "\n",
        "    try:\n",
        "        response = requests.post(f\"{base_url}/chat/completions\",\n",
        "                               headers=headers, json=payload, timeout=120)\n",
        "        if response.status_code == 200:\n",
        "            content = response.json()[\"choices\"][0][\"message\"][\"content\"].strip()\n",
        "            return content\n",
        "        else:\n",
        "            print(f\"OpenAI API greška: {response.status_code}\")\n",
        "            return None\n",
        "    except Exception as e:\n",
        "        print(f\"Greška sa OpenAI API: {e}\")\n",
        "        return None\n",
        "\n",
        "# =============================================================================\n",
        "# FUNKCIJE ZA POST-PROCESIRANJE - BEZ PRESECANJA\n",
        "# =============================================================================\n",
        "\n",
        "def post_process_description(description):\n",
        "    \"\"\"Optimizuj opis da bude između 2500-5000 karaktera BEZ presecanja\"\"\"\n",
        "    if not description:\n",
        "        return description\n",
        "    \n",
        "    # Ukloni nepotrebne uvodno fraze\n",
        "    unwanted_phrases = [\n",
        "        \"This VHDL code implements\",\n",
        "        \"This component represents\", \n",
        "        \"The provided VHDL code\",\n",
        "        \"This VHDL design\",\n",
        "        \"The code describes\",\n",
        "        \"This implementation\"\n",
        "    ]\n",
        "    \n",
        "    for phrase in unwanted_phrases:\n",
        "        description = description.replace(phrase, \"\")\n",
        "    \n",
        "    # Ukloni višak space-ova\n",
        "    description = ' '.join(description.split())\n",
        "    \n",
        "    # Proveri dužinu - cilj je 2500-5000 karaktera\n",
        "    current_length = len(description)\n",
        "    \n",
        "    if current_length < 2000:\n",
        "        print(f\"  ⚠️  Opis kratak ({current_length} kar.) - možda treba regenerisati\")\n",
        "    elif current_length > 5500:\n",
        "        print(f\"  ⚠️  Opis dugačak ({current_length} kar.) - AI je generisao previše\")\n",
        "    elif 2500 <= current_length <= 5000:\n",
        "        print(f\"  ✅ Optimalna dužina ({current_length} kar.)!\")\n",
        "    else:\n",
        "        print(f\"  📊 Dužina: {current_length} karaktera\")\n",
        "    \n",
        "    # VAŽNO: Ne presecamo tekst - vraćamo ceo opis\n",
        "    return description.strip()\n",
        "\n",
        "# =============================================================================\n",
        "# GLAVNA FUNKCIJA\n",
        "# =============================================================================\n",
        "\n",
        "def generate_input_description(vhdl_code):\n",
        "    \"\"\"Generiše dugačak input opis za dati VHDL kod\"\"\"\n",
        "\n",
        "    if USE_GROQ and GROQ_API_KEY != \"your_groq_api_key_here\":\n",
        "        raw_description = generate_with_groq(vhdl_code, GROQ_API_KEY)\n",
        "    elif USE_OPENAI_COMPATIBLE and OPENAI_API_KEY != \"your_openai_key_here\":\n",
        "        raw_description = generate_with_openai_compatible(vhdl_code, OPENAI_API_KEY, OPENAI_BASE_URL)\n",
        "    else:\n",
        "        print(\"Molim te konfiguriši API ključeve!\")\n",
        "        return None\n",
        "    \n",
        "    # Post-procesiranje BEZ presecanja\n",
        "    return post_process_description(raw_description)\n",
        "\n",
        "# =============================================================================\n",
        "# PROCESIRANJE DATASETA\n",
        "# =============================================================================\n",
        "\n",
        "def process_dataset(df, start_idx=0, batch_size=10):\n",
        "    \"\"\"Procesira dataset i generiše potpuno NOVE dugačke input opise na osnovu VHDL koda\"\"\"\n",
        "\n",
        "    results = []\n",
        "    total = len(df)\n",
        "\n",
        "    print(f\"Počinjem procesiranje od reda {start_idx}...\")\n",
        "    print(\"CILJ: Generiši potpuno NOVE dugačke, sveobuhvatne opise (2500-5000 karaktera)\")\n",
        "    print(\"PRISTUP: Uzimam samo VHDL kod (output) i generiram novi input opis!\")\n",
        "\n",
        "    for i in range(start_idx, min(start_idx + batch_size, total)):\n",
        "        print(f\"\\nProcesuiram red {i+1}/{total}\")\n",
        "\n",
        "        # KLJUČNO: Uzimamo samo VHDL kod, ignorišemo postojeći input\n",
        "        vhdl_code = df['output'].iloc[i]\n",
        "        original_input = df['input'].iloc[i]  # Samo za poređenje\n",
        "\n",
        "        print(f\"📋 Analiziram VHDL kod ({len(vhdl_code)} karaktera)...\")\n",
        "        print(f\"🎯 Generiram potpuno NOVI opis na osnovu koda...\")\n",
        "\n",
        "        # Generiši potpuno NOVI dugačak opis na osnovu VHDL koda\n",
        "        new_description = generate_input_description(vhdl_code)\n",
        "\n",
        "        if new_description:\n",
        "            original_length = len(original_input)\n",
        "            new_length = len(new_description)\n",
        "            \n",
        "            results.append({\n",
        "                'old_input': original_input,  # Stari input samo za poređenje\n",
        "                'new_input': new_description,  # NOVI generisani input\n",
        "                'output': vhdl_code,  # Isti VHDL kod\n",
        "                'index': i,\n",
        "                'old_input_length': original_length,\n",
        "                'new_input_length': new_length,\n",
        "                'length_change': new_length - original_length,\n",
        "                'optimal_length': 2500 <= new_length <= 5000,\n",
        "                'generated_from_code': True\n",
        "            })\n",
        "            \n",
        "            print(f\"✓ NOVI dugačak opis generisan na osnovu VHDL koda:\")\n",
        "            print(f\"  - Stari input: {original_length} karaktera\")\n",
        "            print(f\"  - NOVI input: {new_length} karaktera\")\n",
        "            print(f\"  - Promena: {'+' if new_length > original_length else ''}{new_length - original_length} karaktera\")\n",
        "            if 2500 <= new_length <= 5000:\n",
        "                print(f\"  ✅ PERFEKTNA dužina!\")\n",
        "            elif new_length < 2500:\n",
        "                print(f\"  ⚠️  Kraće od cilja (2500+)\")\n",
        "            else:\n",
        "                print(f\"  📏 Duže od cilja (5000+) ali zadržano\")\n",
        "            print(f\"  - Preview NOVOG opisa: {new_description[:200]}...\")\n",
        "            \n",
        "        else:\n",
        "            print(f\"✗ Greška kod reda {i+1} - nije moguće generisati novi opis\")\n",
        "\n",
        "        # Pauza između zahteva\n",
        "        time.sleep(random.uniform(2, 4))  # Duža pauza zbog većih zahteva\n",
        "\n",
        "    return results\n",
        "\n",
        "# =============================================================================\n",
        "# POKRETANJE\n",
        "# =============================================================================\n",
        "\n",
        "START_INDEX = 0\n",
        "BATCH_SIZE = 78  # Manji batch zbog dugačkih opisa\n",
        "\n",
        "print(\"=== VHDL Dataset Generator - Dugački sveobuhvatni opisi (2500-5000 chars) ===\")\n",
        "print(f\"Konfigurisano za: {'Groq' if USE_GROQ else 'OpenAI-compatible'}\")\n",
        "\n",
        "# Procesiranje\n",
        "results = process_dataset(df, START_INDEX, BATCH_SIZE)\n",
        "\n",
        "# ANALIZA REZULTATA\n",
        "if results:\n",
        "    results_df = pd.DataFrame(results)\n",
        "\n",
        "    print(f\"\\n=== REZULTATI POTPUNO NOVIH DUGAČKIH OPISA ===\")\n",
        "    print(f\"Uspešno generisan {len(results)} potpuno NOVIH opisa na osnovu VHDL koda\")\n",
        "    \n",
        "    # Statistike dužine\n",
        "    avg_old_length = results_df['old_input_length'].mean()\n",
        "    avg_new_length = results_df['new_input_length'].mean()\n",
        "    optimal_count = results_df['optimal_length'].sum()\n",
        "    too_short = len(results_df[results_df['new_input_length'] < 2500])\n",
        "    acceptable = len(results_df[results_df['new_input_length'] > 5000])\n",
        "    \n",
        "    print(f\"Prosečna dužina STAROG input-a: {avg_old_length:.0f} karaktera\")\n",
        "    print(f\"Prosečna dužina NOVOG input-a: {avg_new_length:.0f} karaktera\")\n",
        "    print(f\"Poboljšanje: {'+' if avg_new_length > avg_old_length else ''}{avg_new_length - avg_old_length:.0f} karaktera u proseku\")\n",
        "    print(f\"Optimalna dužina (2500-5000): {optimal_count}/{len(results)} ({optimal_count/len(results)*100:.1f}%)\")\n",
        "    print(f\"Kraći od cilja (<2500): {too_short}\")\n",
        "    print(f\"Duži od cilja (>5000): {acceptable} (zadržano bez presecanja)\")\n",
        "    \n",
        "    # Distribucija dužina NOVIH opisa\n",
        "    print(f\"\\n=== DISTRIBUCIJA DUŽINA NOVIH OPISA ===\")\n",
        "    length_ranges = [\n",
        "        (\"<2000\", len(results_df[results_df['new_input_length'] < 2000])),\n",
        "        (\"2000-2499\", len(results_df[(results_df['new_input_length'] >= 2000) & (results_df['new_input_length'] < 2500)])),\n",
        "        (\"2500-3499\", len(results_df[(results_df['new_input_length'] >= 2500) & (results_df['new_input_length'] < 3500)])),\n",
        "        (\"3500-4499\", len(results_df[(results_df['new_input_length'] >= 3500) & (results_df['new_input_length'] < 4500)])),\n",
        "        (\"4500-5000\", len(results_df[(results_df['new_input_length'] >= 4500) & (results_df['new_input_length'] <= 5000)])),\n",
        "        (\">5000\", len(results_df[results_df['new_input_length'] > 5000]))\n",
        "    ]\n",
        "    \n",
        "    for range_name, count in length_ranges:\n",
        "        print(f\"{range_name} karaktera: {count}\")\n",
        "    \n",
        "    # Pokazi najbolje primere NOVIH opisa\n",
        "    optimal_examples = results_df[results_df['optimal_length'] == True].head(2)\n",
        "    \n",
        "    print(f\"\\n=== NAJBOLJI PRIMERI NOVIH OPISA (2500-5000 karaktera) ===\")\n",
        "    for idx, row in optimal_examples.iterrows():\n",
        "        print(f\"\\n--- NOVI OPIS: Dužina {row['new_input_length']} karaktera ---\")\n",
        "        print(f\"STARI INPUT ({row['old_input_length']} kar.): {row['old_input'][:100]}...\")\n",
        "        print(f\"\\nNOVI INPUT ({row['new_input_length']} kar.):\")\n",
        "        print(f\"{row['new_input'][:500]}...\")\n",
        "        print(f\"[...ostatak od {row['new_input_length']-500} karaktera...]\")\n",
        "        print(\"-\" * 80)\n",
        "\n",
        "    # Sačuvaj rezultate\n",
        "    results_df.to_csv('vhdl_long_inputs.csv', index=False)\n",
        "    print(f\"\\nRezultati sačuvani u 'vhdl_long_inputs.csv'\")\n",
        "\n",
        "    # Kreiraj novi dataset sa dugačkim opisima\n",
        "    new_dataset_df = pd.DataFrame({\n",
        "        'input': results_df['new_input'],\n",
        "        'output': results_df['output']\n",
        "    })\n",
        "\n",
        "    new_dataset_df.to_csv('vhdl_dataset_long.csv', index=False)\n",
        "    print(\"Novi dataset sa dugačkim opisima sačuvan u 'vhdl_dataset_long.csv'\")\n",
        "\n",
        "else:\n",
        "    print(\"Nema rezultata. Proveri konfiguraciju API-ja.\")\n",
        "\n",
        "print(\"\"\"\n",
        "=== OPTIMIZACIJE ZA POTPUNO NOVE DUGAČKE OPISE (2500-5000 KARAKTERA) ===\n",
        "\n",
        "1. ✅ Uzima samo VHDL kod (output kolonu) kao ulaz\n",
        "2. ✅ Generiše potpuno NOVI input opis na osnovu koda\n",
        "3. ✅ Prompt traži 2500-5000 karaktera (15-30 rečenica)\n",
        "4. ✅ Sveobuhvatan pristup: 10 različitih aspekata analize\n",
        "5. ✅ Max_tokens povećan na 1200 za dugačke opise\n",
        "6. ✅ Temperatura 0.3 za konzistentnu tehničku analizu\n",
        "7. ✅ BEZ PRESECANJA TEKSTA - ceo sadržaj se zadržava\n",
        "8. ✅ Detaljno praćenje distribucije dužina\n",
        "9. ✅ Tehnička proza umesto lista za prirodan tok\n",
        "10. ✅ Poređenje starih i novih input opisa\n",
        "\n",
        "REZULTAT: Potpuno novi, dugački, sveobuhvatni tehnički opisi generisani iz VHDL koda!\n",
        "\"\"\")"
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "base",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.12.6"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}
