-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)
-- Created on Thu Oct 10 15:13:44 2019

FUNCTION rs (clock, reset, load[nboflines-1..0], loadFU, FU_tag[futagsize-1..0], alu_op_i[opbits-1..0], v_j_i[wordsize-1..0], v_k_i[wordsize-1..0], q_j_i[tagsize-1..0], q_k_i[tagsize-1..0], cdb[wordsize+tagsize-1..0])
	WITH (wordSize, tagSize, FUTagSize, nbOfLines, opBits)
	RETURNS (r0[2*wordsize+2*tagsize+4..0], r1[2*wordsize+2*tagsize+4..0], busy[nboflines-1..0], alu_op_o[opbits-1..0], v_j_o[wordsize-1..0], v_k_o[wordsize-1..0], tag[tagsize-1..0]);
