v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
P 4 5 -90 -550 90 -550 90 -410 -90 -410 -90 -550 {}
T {POWER SUPPLY} -90 -580 0 0 0.4 0.4 {}
N 150 -210 150 -120 {lab=in}
N 190 -210 190 -150 {lab=out}
N 190 -210 260 -210 {lab=out}
N 190 -260 190 -210 {lab=out}
N 100 -210 150 -210 {lab=in}
N 150 -290 150 -210 {lab=in}
N 190 -370 190 -320 {lab=vdda}
N 190 -90 190 -40 {lab=vssa}
N 190 -120 250 -120 {lab=sub}
N 190 -290 250 -290 {lab=vdda}
C {sg13g2_pr/sg13_hv_pmos.sym} 170 -290 0 0 {name=M1
l=0.5u
w=4u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 170 -120 0 0 {name=M2
l=0.5u
w=4u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {ipin.sym} 100 -210 0 0 {name=p2 lab=in}
C {opin.sym} 260 -210 0 0 {name=p4 lab=out}
C {lab_wire.sym} 250 -290 0 1 {name=p5 sig_type=std_logic lab=vdda}
C {lab_wire.sym} 250 -120 0 1 {name=p6 sig_type=std_logic lab=vssa}
C {iopin.sym} 50 -520 1 0 {name=p1 lab=vssa}
C {iopin.sym} -20 -520 1 0 {name=p7 lab=vdda}
C {lab_wire.sym} 190 -370 0 1 {name=p8 sig_type=std_logic lab=vdda}
C {lab_wire.sym} 190 -40 0 1 {name=p3 sig_type=std_logic lab=vssa}
