# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../First_Project.ip_user_files/ipstatic" \
"../../../../First_Project.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../First_Project.gen/sources_1/ip/big_bram/sim/big_bram.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_15/sim/blk_mem_gen_15.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_14/sim/blk_mem_gen_14.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_13/sim/blk_mem_gen_13.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_12/sim/blk_mem_gen_12.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_11/sim/blk_mem_gen_11.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" \
"../../../../First_Project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../First_Project.srcs/sources_1/new/adder32b16way.v" \
"../../../../First_Project.srcs/sources_1/new/big_ram.v" \
"../../../../First_Project.srcs/sources_1/new/cic_32b.v" \
"../../../../First_Project.srcs/sources_1/new/ddr_to_sdr.v" \
"../../../../First_Project.srcs/sources_1/new/differentiator.v" \
"../../../../First_Project.srcs/sources_1/new/exponential_avg.v" \
"../../../../First_Project.srcs/sources_1/new/i2s_bus.v" \
"../../../../First_Project.srcs/sources_1/new/integrator.v" \
"../../../../First_Project.srcs/sources_1/new/integrator32b.v" \
"../../../../First_Project.srcs/sources_1/new/managed_stream_ram.v" \
"../../../../First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v" \
"../../../../First_Project.srcs/sources_1/new/mux_shift.v" \
"../../../../First_Project.srcs/sources_1/new/rom.v" \
"../../../../First_Project.srcs/sources_1/new/simple_io.v" \
"../../../../First_Project.srcs/sim_1/new/testbench_top_level.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
