CORE buechi
../../verilog/SVA/sequence2.sv
--buechi --bound 10
^\[main\.p0] weak\(##\[0:\$\] main\.x == 10\): PROVED up to bound 10$
^\[main\.p1] strong\(##\[0:\$\] main\.x == 10\): UNSUPPORTED: sva_cycle_delay not convertible to Buechi$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
