{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1493845021817 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Follower EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Follower\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493845021977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493845022177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493845022177 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493845022917 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493845023107 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493845025028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493845025028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493845025028 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493845025028 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1593 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493845025188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1595 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493845025188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1597 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493845025188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1599 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493845025188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493845025188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493845025238 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1493845027078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Follower.sdc " "Synopsys Design Constraints File file not found: 'Follower.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493845027078 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493845027088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493845027098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493845027098 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493845027118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[1\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[1\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 510 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[2\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[2\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 509 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[3\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[3\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 508 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[4\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[4\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 507 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[5\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[5\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 506 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[6\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[6\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 505 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[7\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[7\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 504 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[8\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[8\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 503 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[9\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[9\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 502 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[11\] " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|rht_reg\[11\]" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 264 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 500 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1493845027228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493845027228 ""}  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1583 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "A2D_intf:iA2D\|SPI_mstr:iSPI\|Selector0~0  " "Automatically promoted node A2D_intf:iA2D\|SPI_mstr:iSPI\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "A2D_intf:iA2D\|SPI_mstr:iSPI\|Selector0~1 " "Destination node A2D_intf:iA2D\|SPI_mstr:iSPI\|Selector0~1" {  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 132 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 727 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|nxt_state.INTG~0 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|nxt_state.INTG~0" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 953 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|Selector1~0 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|Selector1~0" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 440 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 976 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|Selector5~0 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|Selector5~0" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 440 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1020 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|chnnl~1 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|chnnl~1" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1101 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|chnnl\[2\]~2 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|chnnl\[2\]~2" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 320 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1102 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|chnnl\[2\]~4 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|chnnl\[2\]~4" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 320 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1104 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|chnnl~5 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|chnnl~5" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1105 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|chnnl~6 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|chnnl~6" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1106 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iCORE\|motion_cntrl:iMTN\|Selector2~1 " "Destination node dig_core:iCORE\|motion_cntrl:iMTN\|Selector2~1" {  } { { "motion_cntrl\[meng\].sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl\[meng\].sv" 440 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1108 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1493845027228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493845027228 ""}  } { { "spi_mstr.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv" 132 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 720 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motor_cntrl:iMTR\|Equal0~3  " "Automatically promoted node motor_cntrl:iMTR\|Equal0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|rev_lft~0 " "Destination node motor_cntrl:iMTR\|rev_lft~0" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 741 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|fwd_lft~0 " "Destination node motor_cntrl:iMTR\|fwd_lft~0" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 743 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493845027238 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 740 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motor_cntrl:iMTR\|Equal1~3  " "Automatically promoted node motor_cntrl:iMTR\|Equal1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|rev_rht~0 " "Destination node motor_cntrl:iMTR\|rev_rht~0" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 736 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|fwd_rht~0 " "Destination node motor_cntrl:iMTR\|fwd_rht~0" {  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 742 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493845027238 ""}  } { { "motor_cntrl.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 735 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_rcv:iCMD\|done~1  " "Automatically promoted node uart_rcv:iCMD\|done~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rcv:iCMD\|rx_rdy~1 " "Destination node uart_rcv:iCMD\|rx_rdy~1" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1275 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_rcv:iCMD\|Selector0~0 " "Destination node uart_rcv:iCMD\|Selector0~0" {  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1420 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493845027238 ""}  } { { "UART_rcv.sv" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1272 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motor_cntrl:iMTR\|pwm:rht_pwm\|Equal0~2  " "Automatically promoted node motor_cntrl:iMTR\|pwm:rht_pwm\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|pwm:rht_pwm\|comb~0 " "Destination node motor_cntrl:iMTR\|pwm:rht_pwm\|comb~0" {  } { { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1229 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|pwm:lft_pwm\|comb~0 " "Destination node motor_cntrl:iMTR\|pwm:lft_pwm\|comb~0" {  } { { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1237 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|pwm:rht_pwm\|set " "Destination node motor_cntrl:iMTR\|pwm:rht_pwm\|set" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 623 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_cntrl:iMTR\|pwm:lft_pwm\|set " "Destination node motor_cntrl:iMTR\|pwm:lft_pwm\|set" {  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 216 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1493845027238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1493845027238 ""}  } { { "pwm.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 1228 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493845027238 ""}  } { { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 619 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493845027238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493845028198 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493845028198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493845028198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493845028198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493845028198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493845028208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493845028258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1493845028258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493845028258 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493845028338 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493845028528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493845030278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493845030728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493845030798 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493845033088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493845033088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493845034428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1493845035998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493845035998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1493845039022 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493845039022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493845039022 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493845039522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493845039552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493845039922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493845039922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493845040222 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493845040682 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493845040992 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493845041032 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OK2Move 3.3-V LVTTL M16 " "Pin OK2Move uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { OK2Move } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OK2Move" } } } } { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493845041032 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL J15 " "Pin RST_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { RST_n } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493845041032 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BC 3.3-V LVTTL E16 " "Pin BC uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { BC } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BC" } } } } { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493845041032 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO 3.3-V LVTTL A9 " "Pin MISO uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493845041032 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL J14 " "Pin RX uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "follower.v" "" { Text "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493845041032 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493845041032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.fit.smsg " "Generated suppressed messages file I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493845041282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493845043092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 15:57:23 2017 " "Processing ended: Wed May 03 15:57:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493845043092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493845043092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493845043092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493845043092 ""}
