{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 20:33:53 2016 " "Info: Processing started: Sat Dec 03 20:33:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relojlento -c relojlento --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relojlento -c relojlento --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkl " "Info: Assuming node \"clkl\" is an undefined clock" {  } { { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 5 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "relojlento:u1\|led " "Info: Detected ripple clock \"relojlento:u1\|led\" as buffer" {  } { { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "relojlento:u1\|led" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkl register relojlento:u1\|conteo\[10\] register relojlento:u1\|conteo\[24\] 195.81 MHz 5.107 ns Internal " "Info: Clock \"clkl\" has Internal fmax of 195.81 MHz between source register \"relojlento:u1\|conteo\[10\]\" and destination register \"relojlento:u1\|conteo\[24\]\" (period= 5.107 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.846 ns + Longest register register " "Info: + Longest register to register delay is 4.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relojlento:u1\|conteo\[10\] 1 REG LCFF_X4_Y3_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y3_N27; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|conteo[10] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.539 ns) 2.022 ns relojlento:u1\|Equal0~2 2 COMB LCCOMB_X4_Y1_N18 1 " "Info: 2: + IC(1.483 ns) + CELL(0.539 ns) = 2.022 ns; Loc. = LCCOMB_X4_Y1_N18; Fanout = 1; COMB Node = 'relojlento:u1\|Equal0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { relojlento:u1|conteo[10] relojlento:u1|Equal0~2 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.589 ns) 3.001 ns relojlento:u1\|Equal0~4 3 COMB LCCOMB_X4_Y1_N2 14 " "Info: 3: + IC(0.390 ns) + CELL(0.589 ns) = 3.001 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 14; COMB Node = 'relojlento:u1\|Equal0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { relojlento:u1|Equal0~2 relojlento:u1|Equal0~4 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.606 ns) 4.738 ns relojlento:u1\|conteo~38 4 COMB LCCOMB_X4_Y2_N30 1 " "Info: 4: + IC(1.131 ns) + CELL(0.606 ns) = 4.738 ns; Loc. = LCCOMB_X4_Y2_N30; Fanout = 1; COMB Node = 'relojlento:u1\|conteo~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { relojlento:u1|Equal0~4 relojlento:u1|conteo~38 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.846 ns relojlento:u1\|conteo\[24\] 5 REG LCFF_X4_Y2_N31 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.846 ns; Loc. = LCFF_X4_Y2_N31; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[24\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { relojlento:u1|conteo~38 relojlento:u1|conteo[24] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 38.01 % ) " "Info: Total cell delay = 1.842 ns ( 38.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.004 ns ( 61.99 % ) " "Info: Total interconnect delay = 3.004 ns ( 61.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { relojlento:u1|conteo[10] relojlento:u1|Equal0~2 relojlento:u1|Equal0~4 relojlento:u1|conteo~38 relojlento:u1|conteo[24] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.846 ns" { relojlento:u1|conteo[10] {} relojlento:u1|Equal0~2 {} relojlento:u1|Equal0~4 {} relojlento:u1|conteo~38 {} relojlento:u1|conteo[24] {} } { 0.000ns 1.483ns 0.390ns 1.131ns 0.000ns } { 0.000ns 0.539ns 0.589ns 0.606ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.742 ns + Shortest register " "Info: + Shortest clock path from clock \"clkl\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns relojlento:u1\|conteo\[24\] 3 REG LCFF_X4_Y2_N31 3 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X4_Y2_N31; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[24\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clkl~clkctrl relojlento:u1|conteo[24] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clkl clkl~clkctrl relojlento:u1|conteo[24] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[24] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.739 ns - Longest register " "Info: - Longest clock path from clock \"clkl\" to source register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns relojlento:u1\|conteo\[10\] 3 REG LCFF_X4_Y3_N27 3 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X4_Y3_N27; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clkl~clkctrl relojlento:u1|conteo[10] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clkl clkl~clkctrl relojlento:u1|conteo[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[10] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clkl clkl~clkctrl relojlento:u1|conteo[24] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[24] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clkl clkl~clkctrl relojlento:u1|conteo[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[10] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { relojlento:u1|conteo[10] relojlento:u1|Equal0~2 relojlento:u1|Equal0~4 relojlento:u1|conteo~38 relojlento:u1|conteo[24] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.846 ns" { relojlento:u1|conteo[10] {} relojlento:u1|Equal0~2 {} relojlento:u1|Equal0~4 {} relojlento:u1|conteo~38 {} relojlento:u1|conteo[24] {} } { 0.000ns 1.483ns 0.390ns 1.131ns 0.000ns } { 0.000ns 0.539ns 0.589ns 0.606ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clkl clkl~clkctrl relojlento:u1|conteo[24] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[24] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { clkl clkl~clkctrl relojlento:u1|conteo[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[10] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkl z\[0\] lavadora:u2\|zsignal\[0\] 12.612 ns register " "Info: tco from clock \"clkl\" to destination pin \"z\[0\]\" through register \"lavadora:u2\|zsignal\[0\]\" is 12.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 6.846 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to source register is 6.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.970 ns) 3.742 ns relojlento:u1\|led 2 REG LCFF_X4_Y1_N1 2 " "Info: 2: + IC(1.672 ns) + CELL(0.970 ns) = 3.742 ns; Loc. = LCFF_X4_Y1_N1; Fanout = 2; REG Node = 'relojlento:u1\|led'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { clkl relojlento:u1|led } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.000 ns) 5.321 ns relojlento:u1\|led~clkctrl 3 COMB CLKCTRL_G0 7 " "Info: 3: + IC(1.579 ns) + CELL(0.000 ns) = 5.321 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'relojlento:u1\|led~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { relojlento:u1|led relojlento:u1|led~clkctrl } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/relojlento.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 6.846 ns lavadora:u2\|zsignal\[0\] 4 REG LCFF_X24_Y12_N17 1 " "Info: 4: + IC(0.859 ns) + CELL(0.666 ns) = 6.846 ns; Loc. = LCFF_X24_Y12_N17; Fanout = 1; REG Node = 'lavadora:u2\|zsignal\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { relojlento:u1|led~clkctrl lavadora:u2|zsignal[0] } "NODE_NAME" } } { "lavadora.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/lavadora.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.96 % ) " "Info: Total cell delay = 2.736 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 60.04 % ) " "Info: Total interconnect delay = 4.110 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { clkl relojlento:u1|led relojlento:u1|led~clkctrl lavadora:u2|zsignal[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { clkl {} clkl~combout {} relojlento:u1|led {} relojlento:u1|led~clkctrl {} lavadora:u2|zsignal[0] {} } { 0.000ns 0.000ns 1.672ns 1.579ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lavadora.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/lavadora.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.462 ns + Longest register pin " "Info: + Longest register to pin delay is 5.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lavadora:u2\|zsignal\[0\] 1 REG LCFF_X24_Y12_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N17; Fanout = 1; REG Node = 'lavadora:u2\|zsignal\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lavadora:u2|zsignal[0] } "NODE_NAME" } } { "lavadora.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/lavadora.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(3.056 ns) 5.462 ns z\[0\] 2 PIN PIN_8 0 " "Info: 2: + IC(2.406 ns) + CELL(3.056 ns) = 5.462 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'z\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { lavadora:u2|zsignal[0] z[0] } "NODE_NAME" } } { "top.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/pfinal/relojlento/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 55.95 % ) " "Info: Total cell delay = 3.056 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.406 ns ( 44.05 % ) " "Info: Total interconnect delay = 2.406 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { lavadora:u2|zsignal[0] z[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { lavadora:u2|zsignal[0] {} z[0] {} } { 0.000ns 2.406ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { clkl relojlento:u1|led relojlento:u1|led~clkctrl lavadora:u2|zsignal[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { clkl {} clkl~combout {} relojlento:u1|led {} relojlento:u1|led~clkctrl {} lavadora:u2|zsignal[0] {} } { 0.000ns 0.000ns 1.672ns 1.579ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { lavadora:u2|zsignal[0] z[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { lavadora:u2|zsignal[0] {} z[0] {} } { 0.000ns 2.406ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 20:33:58 2016 " "Info: Processing ended: Sat Dec 03 20:33:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
