23:37:26
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HP2VGA_syn.prj" -log "HP2VGA_Implmnt/HP2VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HP2VGA_Implmnt/HP2VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6I79T4A

# Tue Sep 18 23:37:38 2018

#Implementation: HP2VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RAM.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\O_COUNTER.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL_FAST.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module main
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":1:7:1:12|Synthesizing module TX_PLL in library work.

@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":18:38:18:38|Input EXTFEEDBACK on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":19:39:19:39|Input DYNAMICDELAY on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":22:42:22:42|Input LATCHINPUTVALUE on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":24:30:24:30|Input SDI on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":26:31:26:31|Input SCLK on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\O_COUNTER.v":23:7:23:15|Synthesizing module O_COUNTER in library work.

@W: CG532 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\O_COUNTER.v":86:2:86:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v":23:7:23:8|Synthesizing module RX in library work.

@W: CG532 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v":66:1:66:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":26:7:26:17|Synthesizing module VGA_CONTROL in library work.

@W: CL169 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":73:4:73:9|Pruning unused register SYNC_BUFF3. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":23:7:23:8|Synthesizing module TX in library work.

@N: CG179 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":80:70:80:85|Removing redundant assignment.
@N: CG179 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":81:51:81:59|Removing redundant assignment.
@W: CS263 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":46:51:46:51|Port-width mismatch for port RESET. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL169 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":70:4:70:9|Pruning unused register VIDEO_STARTED. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RAM.v":1:7:1:9|Synthesizing module RAM in library work.

@N: CL134 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RAM.v":10:1:10:6|Found RAM mem, depth=16384, width=8
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v":1:7:1:10|Synthesizing module main in library work.

@W: CS263 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v":55:15:55:15|Port-width mismatch for port ENABLE. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL247 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v":2:18:2:22|Input port bit 0 of DEBUG[7:0] is unused

@N: CL159 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":36:10:36:19|Input DEBUG_MODE is unused.
@N: CL189 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":73:4:73:9|Register bit VGA_X[11] is always 0.
@W: CL260 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":73:4:73:9|Pruning register bit 11 of VGA_X[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v":31:21:31:25|Input port bits 1 to 0 of VIDEO[9:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:37:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:37:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:37:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\synpbase\bin64\syn_nfilter.exe changed - recompiling
File E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\synwork\HP2VGA_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:37:42 2018

###########################################################]
Pre-mapping Report

# Tue Sep 18 23:37:42 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA_scck.rpt 
Printing clock  summary report in "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TX_PLL|PLLOUTCORE_derived_clock     5.1 MHz       196.778       derived (from main|TVP_CLK)     Autoconstr_clkgroup_0     204  
main|TVP_CLK                        2.1 MHz       479.712       inferred                        Autoconstr_clkgroup_0     51   
===============================================================================================================================

@W: MT529 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\o_counter.v":51:8:51:13|Found inferred clock main|TVP_CLK which controls 51 sequential elements including receive_module.rx_counter.FRAME_COUNTER[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 18 23:37:44 2018

###########################################################]
Map & Optimize Report

# Tue Sep 18 23:37:44 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\ram.v":10:1:10:6|RAM line_buffer.mem[7:0] (in view: work.main(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF794 |RAM line_buffer.mem[7:0] required 3 registers during mapping 
@N: MO231 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\o_counter.v":51:8:51:13|Found counter in view:work.O_COUNTER(verilog) instance X[9:0] 
@N: MO231 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\vga_control.v":73:4:73:9|Found counter in view:work.TX(verilog) instance video_signal_controller.VGA_Y[11:0] 
@N: MF794 |RAM line_buffer.mem[7:0] required 3 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[0] because it is equivalent to instance ADV_B[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[0] because it is equivalent to instance ADV_B[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[1] because it is equivalent to instance ADV_B[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[1] because it is equivalent to instance ADV_B[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[2] because it is equivalent to instance ADV_B[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[2] because it is equivalent to instance ADV_B[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[3] because it is equivalent to instance ADV_B[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[3] because it is equivalent to instance ADV_B[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[4] because it is equivalent to instance ADV_B[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[4] because it is equivalent to instance ADV_B[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)

@N: MF794 |RAM line_buffer.mem[7:0] required 3 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.55ns		 245 /       226
   2		0h:00m:02s		    -3.55ns		 236 /       226

   3		0h:00m:03s		    -3.55ns		 237 /       226
   4		0h:00m:03s		    -3.55ns		 240 /       226

@N: FX271 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\ram.v":10:1:10:6|Replicating instance line_buffer.mem_radreg[13] (in view: work.main(verilog)) with 32 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:03s		    -2.15ns		 244 /       228
@N: FX1017 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":20:8:20:13|SB_GB inserted on the net ADV_CLK_c.
@N: FX1016 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":3:12:3:18|SB_GB_IO inserted on the port TVP_CLK.
@N: FX1017 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\vga_control.v":73:4:73:9|SB_GB inserted on the net ADV_VSYNC_c.
@N: FX1017 :|SB_GB inserted on the net transmit_module.video_signal_controller.VGA_X12.
@N: FX1017 :|SB_GB inserted on the net TVP_VSYNC_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 75 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 217 clock pin(s) of sequential element(s)
0 instances converted, 217 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance             
-------------------------------------------------------------------------------------------------------
@K:CKID0002       TVP_CLK_ibuf_gb_io     SB_GB_IO               75         receive_module.BRAM_ADDR[13]
=======================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       tx_pll.TX_PLL_inst     SB_PLL40_CORE          217        ADV_B[0]            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 111MB peak: 137MB)

Writing Analyst data base E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\synwork\HP2VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock main|TVP_CLK with period 12.42ns. Please declare a user-defined clock on object "p:TVP_CLK"
@N: MT615 |Found clock TX_PLL|PLLOUTCORE_derived_clock with period 12.42ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 18 23:37:50 2018
#


Top view:               main
Requested Frequency:    80.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.280

                                    Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
TX_PLL|PLLOUTCORE_derived_clock     80.5 MHz      52.7 MHz      12.422        18.982        -3.280     derived (from main|TVP_CLK)     Autoconstr_clkgroup_0
main|TVP_CLK                        80.5 MHz      68.6 MHz      12.422        14.582        -2.160     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================


@W: MT116 |Paths from clock (main|TVP_CLK:r) to clock (TX_PLL|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 12.42 ns is too small.  



Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
main|TVP_CLK                     main|TVP_CLK                     |  12.422      -2.160  |  No paths    -      |  No paths    -       |  No paths    -    
main|TVP_CLK                     TX_PLL|PLLOUTCORE_derived_clock  |  12.422      9.209   |  No paths    -      |  No paths    -       |  No paths    -    
TX_PLL|PLLOUTCORE_derived_clock  TX_PLL|PLLOUTCORE_derived_clock  |  12.422      -2.192  |  No paths    -      |  6.211       -3.280  |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TX_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                              Arrival           
Instance                                             Reference                           Type             Pin          Net                 Time        Slack 
                                                     Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[5]            0.540       -3.280
transmit_module.video_signal_controller.VGA_X[5]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[5]            0.540       -3.266
transmit_module.video_signal_controller.VGA_Y[6]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[6]            0.540       -3.231
transmit_module.video_signal_controller.VGA_X[7]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[7]            0.540       -3.217
transmit_module.video_signal_controller.VGA_Y[8]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[8]            0.540       -3.210
transmit_module.video_signal_controller.VGA_X[8]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[8]            0.540       -3.196
transmit_module.video_signal_controller.VGA_Y[9]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[9]            0.540       -3.147
transmit_module.video_signal_controller.VGA_X[9]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[9]            0.540       -3.133
line_buffer.mem_mem_0_0                              TX_PLL|PLLOUTCORE_derived_clock     SB_RAM2048x2     RDATA[0]     mem_out_bus0[0]     0.624       -2.240
line_buffer.mem_mem_0_0                              TX_PLL|PLLOUTCORE_derived_clock     SB_RAM2048x2     RDATA[1]     mem_out_bus0[1]     0.624       -2.240
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                   Required           
Instance     Reference                           Type          Pin     Net              Time         Slack 
             Clock                                                                                         
-----------------------------------------------------------------------------------------------------------
ADV_B[0]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[1]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[2]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[3]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[4]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[5]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[6]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[7]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[0]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     D       TX_DATA[0]       6.106        -2.240
ADV_B[1]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     D       TX_DATA[1]       6.106        -2.240
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[0] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[0]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[6] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[6]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[5] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[5]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[4] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[4]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[3] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[3]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: main|TVP_CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                       Arrival           
Instance                           Reference        Type         Pin     Net      Time        Slack 
                                   Clock                                                            
----------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]     main|TVP_CLK     SB_DFFSR     Q       X[3]     0.540       -2.160
receive_module.rx_counter.X[4]     main|TVP_CLK     SB_DFFSR     Q       X[4]     0.540       -2.111
receive_module.rx_counter.Y[0]     main|TVP_CLK     SB_DFFSR     Q       Y[0]     0.540       -1.929
receive_module.rx_counter.Y[1]     main|TVP_CLK     SB_DFFSR     Q       Y[1]     0.540       -1.880
receive_module.rx_counter.Y[2]     main|TVP_CLK     SB_DFFSR     Q       Y[2]     0.540       -1.859
receive_module.rx_counter.Y[3]     main|TVP_CLK     SB_DFFSR     Q       Y[3]     0.540       -1.796
receive_module.rx_counter.X[5]     main|TVP_CLK     SB_DFFSR     Q       X[5]     0.540       -0.474
receive_module.rx_counter.X[6]     main|TVP_CLK     SB_DFFSR     Q       X[6]     0.540       -0.425
receive_module.rx_counter.X[9]     main|TVP_CLK     SB_DFFSR     Q       X[9]     0.540       -0.404
receive_module.rx_counter.Y[4]     main|TVP_CLK     SB_DFFSR     Q       Y[4]     0.540       -0.242
====================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                  Required           
Instance                    Reference        Type             Pin       Net           Time         Slack 
                            Clock                                                                        
---------------------------------------------------------------------------------------------------------
line_buffer.mem_mem_0_0     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_0_1     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_0_2     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_0_3     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_1_0     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_1_1     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_1_2     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_1_3     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_2_0     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_20     12.155       -2.160
line_buffer.mem_mem_2_1     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_20     12.155       -2.160
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_0_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_0_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_0_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_28                                   Net              -         -       4.715     -           4         
line_buffer.mem_mem_0_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_7_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_7_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_7_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_0                                    Net              -         -       4.715     -           4         
line_buffer.mem_mem_7_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_6_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_6_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_6_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_4                                    Net              -         -       4.715     -           4         
line_buffer.mem_mem_6_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_2_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_2_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_2_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_20                                   Net              -         -       4.715     -           4         
line_buffer.mem_mem_2_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_1_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_1_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_1_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_24                                   Net              -         -       4.715     -           4         
line_buffer.mem_mem_1_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx8kct256
Cell usage:
GND             6 uses
SB_CARRY        68 uses
SB_DFF          20 uses
SB_DFFE         12 uses
SB_DFFESR       7 uses
SB_DFFESS       9 uses
SB_DFFNSR       8 uses
SB_DFFSR        109 uses
SB_DFFSS        63 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM2048x2    32 uses
VCC             6 uses
SB_LUT4         342 uses

I/O ports: 51
I/O primitives: 48
SB_GB_IO       1 use
SB_IO          47 uses

I/O Register bits:                  0
Register bits not including I/Os:   228 (2%)

RAM/ROM usage summary
Block Rams : 32 of 32 (100%)

Total load per clock:
   main|TVP_CLK: 1
   TX_PLL|PLLOUTCORE_derived_clock: 218

@S |Mapping Summary:
Total  LUTs: 342 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 342 = 342 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 138MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Sep 18 23:37:51 2018

###########################################################]


Synthesis exit by 0.
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "HP2VGA_syn.prj" -log "HP2VGA_Implmnt/HP2VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of HP2VGA_Implmnt/HP2VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6I79T4A

# Tue Sep 18 23:38:01 2018

#Implementation: HP2VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RAM.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\O_COUNTER.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v" (library work)
@I::"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL_FAST.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module main
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":1:7:1:12|Synthesizing module TX_PLL in library work.

@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":18:38:18:38|Input EXTFEEDBACK on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":19:39:19:39|Input DYNAMICDELAY on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":22:42:22:42|Input LATCHINPUTVALUE on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":24:30:24:30|Input SDI on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX_PLL.v":26:31:26:31|Input SCLK on instance TX_PLL_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\O_COUNTER.v":23:7:23:15|Synthesizing module O_COUNTER in library work.

@W: CG532 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\O_COUNTER.v":86:2:86:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v":23:7:23:8|Synthesizing module RX in library work.

@W: CG532 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v":66:1:66:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":26:7:26:17|Synthesizing module VGA_CONTROL in library work.

@W: CL169 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":73:4:73:9|Pruning unused register SYNC_BUFF3. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":23:7:23:8|Synthesizing module TX in library work.

@N: CG179 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":80:70:80:85|Removing redundant assignment.
@N: CG179 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":81:51:81:59|Removing redundant assignment.
@W: CS263 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":46:51:46:51|Port-width mismatch for port RESET. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL169 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":70:4:70:9|Pruning unused register VIDEO_STARTED. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RAM.v":1:7:1:9|Synthesizing module RAM in library work.

@N: CL134 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RAM.v":10:1:10:6|Found RAM mem, depth=16384, width=8
@N: CG364 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v":1:7:1:10|Synthesizing module main in library work.

@W: CS263 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v":55:15:55:15|Port-width mismatch for port ENABLE. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL247 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\main.v":2:18:2:22|Input port bit 0 of DEBUG[7:0] is unused

@N: CL159 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\TX.v":36:10:36:19|Input DEBUG_MODE is unused.
@N: CL189 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":73:4:73:9|Register bit VGA_X[11] is always 0.
@W: CL260 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\VGA_CONTROL.v":73:4:73:9|Pruning register bit 11 of VGA_X[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\RX.v":31:21:31:25|Input port bits 1 to 0 of VIDEO[9:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:38:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:38:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:38:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\synwork\HP2VGA_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 18 23:38:04 2018

###########################################################]
Pre-mapping Report

# Tue Sep 18 23:38:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA_scck.rpt 
Printing clock  summary report in "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TX_PLL|PLLOUTCORE_derived_clock     5.1 MHz       196.778       derived (from main|TVP_CLK)     Autoconstr_clkgroup_0     204  
main|TVP_CLK                        2.1 MHz       479.712       inferred                        Autoconstr_clkgroup_0     51   
===============================================================================================================================

@W: MT529 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\o_counter.v":51:8:51:13|Found inferred clock main|TVP_CLK which controls 51 sequential elements including receive_module.rx_counter.FRAME_COUNTER[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 18 23:38:06 2018

###########################################################]
Map & Optimize Report

# Tue Sep 18 23:38:06 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\ram.v":10:1:10:6|RAM line_buffer.mem[7:0] (in view: work.main(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF794 |RAM line_buffer.mem[7:0] required 3 registers during mapping 
@N: MO231 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\o_counter.v":51:8:51:13|Found counter in view:work.O_COUNTER(verilog) instance X[9:0] 
@N: MO231 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\vga_control.v":73:4:73:9|Found counter in view:work.TX(verilog) instance video_signal_controller.VGA_Y[11:0] 
@N: MF794 |RAM line_buffer.mem[7:0] required 3 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[0] because it is equivalent to instance ADV_B[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[0] because it is equivalent to instance ADV_B[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[1] because it is equivalent to instance ADV_B[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[1] because it is equivalent to instance ADV_B[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[2] because it is equivalent to instance ADV_B[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[2] because it is equivalent to instance ADV_B[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[3] because it is equivalent to instance ADV_B[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[3] because it is equivalent to instance ADV_B[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_R[4] because it is equivalent to instance ADV_B[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":71:1:71:6|Removing instance ADV_G[4] because it is equivalent to instance ADV_B[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)

@N: MF794 |RAM line_buffer.mem[7:0] required 3 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.55ns		 245 /       226
   2		0h:00m:02s		    -3.55ns		 236 /       226

   3		0h:00m:03s		    -3.55ns		 237 /       226
   4		0h:00m:03s		    -3.55ns		 240 /       226

@N: FX271 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\ram.v":10:1:10:6|Replicating instance line_buffer.mem_radreg[13] (in view: work.main(verilog)) with 32 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:03s		    -2.15ns		 244 /       228
@N: FX1017 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":20:8:20:13|SB_GB inserted on the net ADV_CLK_c.
@N: FX1016 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":3:12:3:18|SB_GB_IO inserted on the port TVP_CLK.
@N: FX1017 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\vga_control.v":73:4:73:9|SB_GB inserted on the net ADV_VSYNC_c.
@N: FX1017 :|SB_GB inserted on the net transmit_module.video_signal_controller.VGA_X12.
@N: FX1017 :|SB_GB inserted on the net TVP_VSYNC_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 75 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 217 clock pin(s) of sequential element(s)
0 instances converted, 217 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance             
-------------------------------------------------------------------------------------------------------
@K:CKID0002       TVP_CLK_ibuf_gb_io     SB_GB_IO               75         receive_module.BRAM_ADDR[13]
=======================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       tx_pll.TX_PLL_inst     SB_PLL40_CORE          217        ADV_B[0]            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 111MB peak: 137MB)

Writing Analyst data base E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\synwork\HP2VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\HP2VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock main|TVP_CLK with period 12.42ns. Please declare a user-defined clock on object "p:TVP_CLK"
@N: MT615 |Found clock TX_PLL|PLLOUTCORE_derived_clock with period 12.42ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 18 23:38:12 2018
#


Top view:               main
Requested Frequency:    80.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.280

                                    Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type                            Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
TX_PLL|PLLOUTCORE_derived_clock     80.5 MHz      52.7 MHz      12.422        18.982        -3.280     derived (from main|TVP_CLK)     Autoconstr_clkgroup_0
main|TVP_CLK                        80.5 MHz      68.6 MHz      12.422        14.582        -2.160     inferred                        Autoconstr_clkgroup_0
============================================================================================================================================================


@W: MT116 |Paths from clock (main|TVP_CLK:r) to clock (TX_PLL|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 12.42 ns is too small.  



Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
main|TVP_CLK                     main|TVP_CLK                     |  12.422      -2.160  |  No paths    -      |  No paths    -       |  No paths    -    
main|TVP_CLK                     TX_PLL|PLLOUTCORE_derived_clock  |  12.422      9.209   |  No paths    -      |  No paths    -       |  No paths    -    
TX_PLL|PLLOUTCORE_derived_clock  TX_PLL|PLLOUTCORE_derived_clock  |  12.422      -2.192  |  No paths    -      |  6.211       -3.280  |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TX_PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                              Arrival           
Instance                                             Reference                           Type             Pin          Net                 Time        Slack 
                                                     Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[5]            0.540       -3.280
transmit_module.video_signal_controller.VGA_X[5]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[5]            0.540       -3.266
transmit_module.video_signal_controller.VGA_Y[6]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[6]            0.540       -3.231
transmit_module.video_signal_controller.VGA_X[7]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[7]            0.540       -3.217
transmit_module.video_signal_controller.VGA_Y[8]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[8]            0.540       -3.210
transmit_module.video_signal_controller.VGA_X[8]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[8]            0.540       -3.196
transmit_module.video_signal_controller.VGA_Y[9]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFE          Q            VGA_Y[9]            0.540       -3.147
transmit_module.video_signal_controller.VGA_X[9]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFSR         Q            VGA_X[9]            0.540       -3.133
line_buffer.mem_mem_0_0                              TX_PLL|PLLOUTCORE_derived_clock     SB_RAM2048x2     RDATA[0]     mem_out_bus0[0]     0.624       -2.240
line_buffer.mem_mem_0_0                              TX_PLL|PLLOUTCORE_derived_clock     SB_RAM2048x2     RDATA[1]     mem_out_bus0[1]     0.624       -2.240
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                   Required           
Instance     Reference                           Type          Pin     Net              Time         Slack 
             Clock                                                                                         
-----------------------------------------------------------------------------------------------------------
ADV_B[0]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[1]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[2]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[3]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[4]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[5]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[6]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[7]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     R       DEBUG_c_i[3]     6.106        -3.280
ADV_B[0]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     D       TX_DATA[0]       6.106        -2.240
ADV_B[1]     TX_PLL|PLLOUTCORE_derived_clock     SB_DFFNSR     D       TX_DATA[1]       6.106        -2.240
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[0] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[0]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[6] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[6]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[5] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[5]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[4] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[4]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.211
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.106

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.280

    Number of logic level(s):                4
    Starting point:                          transmit_module.video_signal_controller.VGA_Y[5] / Q
    Ending point:                            ADV_B[3] / R
    The start point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            TX_PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                           Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
transmit_module.video_signal_controller.VGA_Y[5]               SB_DFFE       Q        Out     0.540     0.540       -         
VGA_Y[5]                                                       Net           -        -       1.599     -           7         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       I0       In      -         2.139       -         
transmit_module.video_signal_controller.VGA_Y_RNIST661[8]      SB_LUT4       O        Out     0.449     2.588       -         
VGA_Y_RNIST661[8]                                              Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       I1       In      -         3.959       -         
transmit_module.video_signal_controller.VGA_Y_RNIBLOF1[7]      SB_LUT4       O        Out     0.400     4.359       -         
VGA_VISIBLE_0_a3_0_1                                           Net           -        -       1.371     -           1         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       I2       In      -         5.729       -         
transmit_module.video_signal_controller.VGA_X_RNIIT0O4[10]     SB_LUT4       O        Out     0.379     6.108       -         
VGA_VISIBLE_0_o3_2                                             Net           -        -       1.371     -           22        
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       I1       In      -         7.479       -         
transmit_module.video_signal_controller.VGA_Y_RNIJD9IA[11]     SB_LUT4       O        Out     0.400     7.879       -         
DEBUG_c_i[3]                                                   Net           -        -       1.507     -           8         
ADV_B[3]                                                       SB_DFFNSR     R        In      -         9.386       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: main|TVP_CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                       Arrival           
Instance                           Reference        Type         Pin     Net      Time        Slack 
                                   Clock                                                            
----------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]     main|TVP_CLK     SB_DFFSR     Q       X[3]     0.540       -2.160
receive_module.rx_counter.X[4]     main|TVP_CLK     SB_DFFSR     Q       X[4]     0.540       -2.111
receive_module.rx_counter.Y[0]     main|TVP_CLK     SB_DFFSR     Q       Y[0]     0.540       -1.929
receive_module.rx_counter.Y[1]     main|TVP_CLK     SB_DFFSR     Q       Y[1]     0.540       -1.880
receive_module.rx_counter.Y[2]     main|TVP_CLK     SB_DFFSR     Q       Y[2]     0.540       -1.859
receive_module.rx_counter.Y[3]     main|TVP_CLK     SB_DFFSR     Q       Y[3]     0.540       -1.796
receive_module.rx_counter.X[5]     main|TVP_CLK     SB_DFFSR     Q       X[5]     0.540       -0.474
receive_module.rx_counter.X[6]     main|TVP_CLK     SB_DFFSR     Q       X[6]     0.540       -0.425
receive_module.rx_counter.X[9]     main|TVP_CLK     SB_DFFSR     Q       X[9]     0.540       -0.404
receive_module.rx_counter.Y[4]     main|TVP_CLK     SB_DFFSR     Q       Y[4]     0.540       -0.242
====================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                  Required           
Instance                    Reference        Type             Pin       Net           Time         Slack 
                            Clock                                                                        
---------------------------------------------------------------------------------------------------------
line_buffer.mem_mem_0_0     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_0_1     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_0_2     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_0_3     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_28     12.155       -2.160
line_buffer.mem_mem_1_0     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_1_1     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_1_2     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_1_3     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_24     12.155       -2.160
line_buffer.mem_mem_2_0     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_20     12.155       -2.160
line_buffer.mem_mem_2_1     main|TVP_CLK     SB_RAM2048x2     WCLKE     mem_WE_20     12.155       -2.160
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_0_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_0_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_0_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_28                                   Net              -         -       4.715     -           4         
line_buffer.mem_mem_0_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_7_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_7_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_7_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_0                                    Net              -         -       4.715     -           4         
line_buffer.mem_mem_7_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_6_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_6_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_6_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_4                                    Net              -         -       4.715     -           4         
line_buffer.mem_mem_6_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_2_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_2_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_2_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_20                                   Net              -         -       4.715     -           4         
line_buffer.mem_mem_2_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.422
    - Setup time:                            0.266
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.155

    - Propagation time:                      14.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.160

    Number of logic level(s):                5
    Starting point:                          receive_module.rx_counter.X[3] / Q
    Ending point:                            line_buffer.mem_mem_1_0 / WCLKE
    The start point is clocked by            main|TVP_CLK [rising] on pin C
    The end   point is clocked by            main|TVP_CLK [rising] on pin WCLK

Instance / Net                                               Pin       Pin               Arrival     No. of    
Name                                        Type             Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
receive_module.rx_counter.X[3]              SB_DFFSR         Q         Out     0.540     0.540       -         
X[3]                                        Net              -         -       1.599     -           3         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          I0        In      -         2.139       -         
receive_module.rx_counter.X_RNI1U32[3]      SB_LUT4          O         Out     0.449     2.588       -         
un10_O_VISIBLElt7_1                         Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          I3        In      -         3.959       -         
receive_module.rx_counter.X_RNIS4A5[5]      SB_LUT4          O         Out     0.316     4.274       -         
O_VISIBLE_0_1                               Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          I0        In      -         5.645       -         
receive_module.rx_counter.X_RNIRFG8[7]      SB_LUT4          O         Out     0.449     6.094       -         
O_VISIBLE_0                                 Net              -         -       1.371     -           1         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          I0        In      -         7.465       -         
receive_module.rx_counter.X_RNIVTBF1[7]     SB_LUT4          O         Out     0.449     7.914       -         
RX_WE                                       Net              -         -       1.371     -           11        
line_buffer.mem_mem_1_0_wclke_3             SB_LUT4          I3        In      -         9.285       -         
line_buffer.mem_mem_1_0_wclke_3             SB_LUT4          O         Out     0.316     9.601       -         
mem_WE_24                                   Net              -         -       4.715     -           4         
line_buffer.mem_mem_1_0                     SB_RAM2048x2     WCLKE     In      -         14.316      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.582 is 2.784(19.1%) logic and 11.798(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx8kct256
Cell usage:
GND             6 uses
SB_CARRY        68 uses
SB_DFF          20 uses
SB_DFFE         12 uses
SB_DFFESR       7 uses
SB_DFFESS       9 uses
SB_DFFNSR       8 uses
SB_DFFSR        109 uses
SB_DFFSS        63 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM2048x2    32 uses
VCC             6 uses
SB_LUT4         342 uses

I/O ports: 51
I/O primitives: 48
SB_GB_IO       1 use
SB_IO          47 uses

I/O Register bits:                  0
Register bits not including I/Os:   228 (2%)

RAM/ROM usage summary
Block Rams : 32 of 32 (100%)

Total load per clock:
   main|TVP_CLK: 1
   TX_PLL|PLLOUTCORE_derived_clock: 218

@S |Mapping Summary:
Total  LUTs: 342 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 342 = 342 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 138MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Sep 18 23:38:12 2018

###########################################################]


Synthesis exit by 0.
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/timing_constraints.sdc 
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/timing_constraints.sdc 
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal line_buffer.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_1_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_1_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_1_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_1_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_2_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_2_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_2_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_2_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_3_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_3_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_3_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_3_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_4_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_4_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_4_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_4_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_5_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_5_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_5_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_5_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_6_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_6_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_6_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_6_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_7_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_7_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_7_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem_mem_7_3:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	342
    Number of DFFs      	:	228
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	68
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	3
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_g_THRU_LUT4_0_LC_352", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_354", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	356
    Number of DFFs      	:	228
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	68

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	178
        LUT, DFF and CARRY	:	50
    Combinational LogicCells
        Only LUT         	:	110
        CARRY Only       	:	0
        LUT with CARRY   	:	18
    LogicCells                  :	356/7680
    PLBs                        :	50/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 95.8 (sec)

Final Design Statistics
    Number of LUTs      	:	356
    Number of DFFs      	:	228
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	68
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	356/7680
    PLBs                        :	97/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 114.87 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 80.52 MHz
Clock: tx_pll.TX_PLL_inst/PLLOUTCORE | Frequency: 59.64 MHz | Target: 48.75 MHz
Clock: tx_pll.TX_PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 106.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3778
used logic cells: 356
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3778
used logic cells: 356
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Read device time: 20
I1209: Started routing
I1223: Total Nets : 513 
I1212: Iteration  1 :    44 unrouted : 10 seconds
I1212: Iteration  2 :     2 unrouted : 4 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 39 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 42 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 502 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 15 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Sep 18 23:51:36 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../tx_pll.v(1): compiling module TX_PLL. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0100110,DIVQ=3'b100,FILTER_RANGE=3'b010). VERI-1018
WARNING - synthesis: ../tx_pll.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(85): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(91): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(55): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
INFO - synthesis: ../ram.v(1): compiling module RAM. VERI-1018
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../tx_pll.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[0] to output.
Removed duplicate sequential element ADV_G(8 bit), because it is equivalent to ADV_R

Removed duplicate sequential element ADV_B(8 bit), because it is equivalent to ADV_R




######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \line_buffer/mem to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__rep_1_i0 is a one-to-one match with \transmit_module/BRAM_ADDR__i11.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__i13 is a one-to-one match with \transmit_module/BRAM_ADDR__rep_1_i2.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__i12 is a one-to-one match with \transmit_module/BRAM_ADDR__rep_1_i1.
Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 231 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 27
SB_DFFE => 1
SB_DFFESR => 89
SB_DFFESS => 72
SB_DFFNSR => 8
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 47
SB_LUT4 => 238
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : tx_pll/ADV_CLK_c, loads : 224
  Net : TVP_CLK_c, loads : 45
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n4042, loads : 49
  Net : transmit_module/video_signal_controller/n4043, loads : 49
  Net : receive_module/RX_ADDR_10, loads : 34
  Net : receive_module/RX_ADDR_9, loads : 34
  Net : receive_module/RX_ADDR_8, loads : 34
  Net : receive_module/RX_ADDR_7, loads : 34
  Net : receive_module/RX_ADDR_6, loads : 34
  Net : receive_module/RX_ADDR_5, loads : 34
  Net : receive_module/RX_ADDR_4, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   39.359 MHz|    16 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 38.594  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.250  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
HP2VGA_Implmnt: newer file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
sdc_reader OK E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_8:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_9:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal line_buffer.mem30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem16:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	238
    Number of DFFs      	:	231
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	155
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_392", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	394
    Number of DFFs      	:	231
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	186
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	139
        CARRY Only       	:	0
        LUT with CARRY   	:	24
    LogicCells                  :	394/7680
    PLBs                        :	56/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 107.5 (sec)

Final Design Statistics
    Number of LUTs      	:	394
    Number of DFFs      	:	231
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	394/7680
    PLBs                        :	116/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 94.93 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: tx_pll.TX_PLL_inst/PLLOUTCORE | Frequency: 73.77 MHz | Target: 48.75 MHz
Clock: tx_pll.TX_PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 118.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4034
used logic cells: 394
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4034
used logic cells: 394
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Read device time: 20
I1209: Started routing
I1223: Total Nets : 561 
I1212: Iteration  1 :    68 unrouted : 9 seconds
I1212: Iteration  2 :     4 unrouted : 5 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 17
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 40 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 43 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 414 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 15 (sec)
bitmap succeed.
