[2025-09-17 21:25:45] START suite=gap trace=sssp-10
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-10.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2759112 heartbeat IPC: 3.624 cumulative IPC: 3.624 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5152489 heartbeat IPC: 4.178 cumulative IPC: 3.882 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5152489 cumulative IPC: 3.882 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5152489 cumulative IPC: 3.882 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 25925246 heartbeat IPC: 0.4814 cumulative IPC: 0.4814 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 44656525 heartbeat IPC: 0.5339 cumulative IPC: 0.5063 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 62195102 heartbeat IPC: 0.5702 cumulative IPC: 0.5259 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 78595795 heartbeat IPC: 0.6097 cumulative IPC: 0.5446 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 94121121 heartbeat IPC: 0.6441 cumulative IPC: 0.562 (Simulation time: 00 hr 10 min 56 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 109154359 heartbeat IPC: 0.6652 cumulative IPC: 0.5769 (Simulation time: 00 hr 12 min 41 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 124037337 heartbeat IPC: 0.6719 cumulative IPC: 0.5888 (Simulation time: 00 hr 14 min 25 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 138271618 heartbeat IPC: 0.7025 cumulative IPC: 0.601 (Simulation time: 00 hr 16 min 05 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 152137538 heartbeat IPC: 0.7212 cumulative IPC: 0.6123 (Simulation time: 00 hr 17 min 40 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 160730415 cumulative IPC: 0.6222 (Simulation time: 00 hr 19 min 19 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 160730415 cumulative IPC: 0.6222 (Simulation time: 00 hr 19 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-10.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6222 instructions: 100000004 cycles: 160730415
CPU 0 Branch Prediction Accuracy: 95.68% MPKI: 6.394 Average ROB Occupancy at Mispredict: 82.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.394
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 10118115
LQ_STALL: 1466
SQ_STALL: 1105432


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 460.8673
REPLAY_LOAD: 195.37788
NON_REPLAY_LOAD: 50.02025

== Total ==
ADDR_TRANS: 937865
REPLAY_LOAD: 515993
NON_REPLAY_LOAD: 8664257

== Counts ==
ADDR_TRANS: 2035
REPLAY_LOAD: 2641
NON_REPLAY_LOAD: 173215

cpu0->cpu0_STLB TOTAL        ACCESS:    2003915 HIT:    1978907 MISS:      25008 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2003915 HIT:    1978907 MISS:      25008 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 486.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8569480 HIT:    3782160 MISS:    4787320 MSHR_MERGE:     392103
cpu0->cpu0_L2C LOAD         ACCESS:    4851419 HIT:    1483256 MISS:    3368163 MSHR_MERGE:      36439
cpu0->cpu0_L2C RFO          ACCESS:     399427 HIT:     282696 MISS:     116731 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2173257 HIT:     916126 MISS:    1257131 MSHR_MERGE:     355664
cpu0->cpu0_L2C WRITE        ACCESS:    1099512 HIT:    1097096 MISS:       2416 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      45865 HIT:       2986 MISS:      42879 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1964144 ISSUED:    1964141 USEFUL:     570363 USELESS:     121424
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 83.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5925419 HIT:    5925419 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5925419 HIT:    5925419 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29594589 HIT:   22913625 MISS:    6680964 MSHR_MERGE:    1175053
cpu0->cpu0_L1D LOAD         ACCESS:   27365116 HIT:   21524190 MISS:    5840926 MSHR_MERGE:     989507
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     266029 HIT:      25592 MISS:     240437 MSHR_MERGE:      31246
cpu0->cpu0_L1D WRITE        ACCESS:    1909874 HIT:    1356268 MISS:     553606 MSHR_MERGE:     154170
cpu0->cpu0_L1D TRANSLATION  ACCESS:      53570 HIT:       7575 MISS:      45995 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:     842162 ISSUED:     266029 USEFUL:      42253 USELESS:     144017
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 66.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5919348 HIT:    5919348 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5919348 HIT:    5919348 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29232551 HIT:   26542398 MISS:    2690153 MSHR_MERGE:     686238
cpu0->cpu0_DTLB LOAD         ACCESS:   29232551 HIT:   26542398 MISS:    2690153 MSHR_MERGE:     686238
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.06 cycles
cpu0->LLC TOTAL        ACCESS:    5069829 HIT:    2539935 MISS:    2529894 MSHR_MERGE:      27368
cpu0->LLC LOAD         ACCESS:    3331724 HIT:    1736910 MISS:    1594814 MSHR_MERGE:       4727
cpu0->LLC RFO          ACCESS:     116731 HIT:      38645 MISS:      78086 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     901468 HIT:      88801 MISS:     812667 MSHR_MERGE:      22641
cpu0->LLC WRITE        ACCESS:     677027 HIT:     672920 MISS:       4107 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      42879 HIT:       2659 MISS:      40220 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      72051
  ROW_BUFFER_MISS:    2426295
  AVG DBUS CONGESTED CYCLE: 5.481
Channel 0 WQ ROW_BUFFER_HIT:     125089
  ROW_BUFFER_MISS:     462699
  FULL:          0
Channel 0 REFRESHES ISSUED:      13394

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        31054       513734       856125       713773
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19           26          319        14938
  STLB miss resolved @ L2C                0           36           60          173         5860
  STLB miss resolved @ LLC                0           75          125          739         1789
  STLB miss resolved @ MEM                0           58          421         2634        31913

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:45:04] END   suite=gap trace=sssp-10 (rc=0)
