<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/instance/instance_pioa.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_d22541a70a8d2d4e4b4c043ec4961df3.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_pioa.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="samv71_2instance_2instance__pioa_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samv71_2instance_2instance__pioa_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a29df63fac008d6cdb307cc28ed139528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a29df63fac008d6cdb307cc28ed139528">REG_PIOA_PER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E00U)</td></tr>
<tr class="memdesc:a29df63fac008d6cdb307cc28ed139528"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) PIO Enable Register  <a href="#a29df63fac008d6cdb307cc28ed139528">More...</a><br /></td></tr>
<tr class="separator:a29df63fac008d6cdb307cc28ed139528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66dcd7866ff968a9ab33430466c5cb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a66dcd7866ff968a9ab33430466c5cb83">REG_PIOA_PDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E04U)</td></tr>
<tr class="memdesc:a66dcd7866ff968a9ab33430466c5cb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) PIO Disable Register  <a href="#a66dcd7866ff968a9ab33430466c5cb83">More...</a><br /></td></tr>
<tr class="separator:a66dcd7866ff968a9ab33430466c5cb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31f5cd07219c34f558e52745a7589a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#ad31f5cd07219c34f558e52745a7589a2">REG_PIOA_PSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E08U)</td></tr>
<tr class="memdesc:ad31f5cd07219c34f558e52745a7589a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) PIO Status Register  <a href="#ad31f5cd07219c34f558e52745a7589a2">More...</a><br /></td></tr>
<tr class="separator:ad31f5cd07219c34f558e52745a7589a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5951cd90c64ae28353b0920713e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a5b5951cd90c64ae28353b0920713e196">REG_PIOA_OER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E10U)</td></tr>
<tr class="memdesc:a5b5951cd90c64ae28353b0920713e196"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Enable Register  <a href="#a5b5951cd90c64ae28353b0920713e196">More...</a><br /></td></tr>
<tr class="separator:a5b5951cd90c64ae28353b0920713e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91aa98d8480fae9f9fe29afb170d66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#ac91aa98d8480fae9f9fe29afb170d66c">REG_PIOA_ODR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E14U)</td></tr>
<tr class="memdesc:ac91aa98d8480fae9f9fe29afb170d66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Disable Register  <a href="#ac91aa98d8480fae9f9fe29afb170d66c">More...</a><br /></td></tr>
<tr class="separator:ac91aa98d8480fae9f9fe29afb170d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e8d5648a4885ac8a564349ac005cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a75e8d5648a4885ac8a564349ac005cff">REG_PIOA_OSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E18U)</td></tr>
<tr class="memdesc:a75e8d5648a4885ac8a564349ac005cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Status Register  <a href="#a75e8d5648a4885ac8a564349ac005cff">More...</a><br /></td></tr>
<tr class="separator:a75e8d5648a4885ac8a564349ac005cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee51c6b95eac62a2a84ee3e3fce6d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a7ee51c6b95eac62a2a84ee3e3fce6d27">REG_PIOA_IFER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E20U)</td></tr>
<tr class="memdesc:a7ee51c6b95eac62a2a84ee3e3fce6d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Glitch Input Filter Enable Register  <a href="#a7ee51c6b95eac62a2a84ee3e3fce6d27">More...</a><br /></td></tr>
<tr class="separator:a7ee51c6b95eac62a2a84ee3e3fce6d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f55c6151be9dacd146e2d8f245e4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a86f55c6151be9dacd146e2d8f245e4ee">REG_PIOA_IFDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E24U)</td></tr>
<tr class="memdesc:a86f55c6151be9dacd146e2d8f245e4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Glitch Input Filter Disable Register  <a href="#a86f55c6151be9dacd146e2d8f245e4ee">More...</a><br /></td></tr>
<tr class="separator:a86f55c6151be9dacd146e2d8f245e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac700c87311ff554e5b2d2bc064eb91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#aac700c87311ff554e5b2d2bc064eb91c">REG_PIOA_IFSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E28U)</td></tr>
<tr class="memdesc:aac700c87311ff554e5b2d2bc064eb91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Glitch Input Filter Status Register  <a href="#aac700c87311ff554e5b2d2bc064eb91c">More...</a><br /></td></tr>
<tr class="separator:aac700c87311ff554e5b2d2bc064eb91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0a446482ca2af3ef10ca6bdc386bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a1c0a446482ca2af3ef10ca6bdc386bcd">REG_PIOA_SODR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E30U)</td></tr>
<tr class="memdesc:a1c0a446482ca2af3ef10ca6bdc386bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Set Output Data Register  <a href="#a1c0a446482ca2af3ef10ca6bdc386bcd">More...</a><br /></td></tr>
<tr class="separator:a1c0a446482ca2af3ef10ca6bdc386bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19930949bc77b515e06b47725acc013f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a19930949bc77b515e06b47725acc013f">REG_PIOA_CODR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E34U)</td></tr>
<tr class="memdesc:a19930949bc77b515e06b47725acc013f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Clear Output Data Register  <a href="#a19930949bc77b515e06b47725acc013f">More...</a><br /></td></tr>
<tr class="separator:a19930949bc77b515e06b47725acc013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc740572cfad38d3da44869c4a283bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a5bc740572cfad38d3da44869c4a283bd">REG_PIOA_ODSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0E38U)</td></tr>
<tr class="memdesc:a5bc740572cfad38d3da44869c4a283bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Data Status Register  <a href="#a5bc740572cfad38d3da44869c4a283bd">More...</a><br /></td></tr>
<tr class="separator:a5bc740572cfad38d3da44869c4a283bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e17ed745a781534f5c1eeda6f66c15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a5e17ed745a781534f5c1eeda6f66c15c">REG_PIOA_PDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E3CU)</td></tr>
<tr class="memdesc:a5e17ed745a781534f5c1eeda6f66c15c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pin Data Status Register  <a href="#a5e17ed745a781534f5c1eeda6f66c15c">More...</a><br /></td></tr>
<tr class="separator:a5e17ed745a781534f5c1eeda6f66c15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fe852122116839c9c042eddc4e27c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a93fe852122116839c9c042eddc4e27c3">REG_PIOA_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E40U)</td></tr>
<tr class="memdesc:a93fe852122116839c9c042eddc4e27c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Interrupt Enable Register  <a href="#a93fe852122116839c9c042eddc4e27c3">More...</a><br /></td></tr>
<tr class="separator:a93fe852122116839c9c042eddc4e27c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b7d2db7ccf9b599a7291fa9db34c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#af2b7d2db7ccf9b599a7291fa9db34c79">REG_PIOA_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E44U)</td></tr>
<tr class="memdesc:af2b7d2db7ccf9b599a7291fa9db34c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Interrupt Disable Register  <a href="#af2b7d2db7ccf9b599a7291fa9db34c79">More...</a><br /></td></tr>
<tr class="separator:af2b7d2db7ccf9b599a7291fa9db34c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc5c5c106299ca03ccefc81fd84afa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a0cc5c5c106299ca03ccefc81fd84afa3">REG_PIOA_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E48U)</td></tr>
<tr class="memdesc:a0cc5c5c106299ca03ccefc81fd84afa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Interrupt Mask Register  <a href="#a0cc5c5c106299ca03ccefc81fd84afa3">More...</a><br /></td></tr>
<tr class="separator:a0cc5c5c106299ca03ccefc81fd84afa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cd43933d49c4bf14248a8877814519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a28cd43933d49c4bf14248a8877814519">REG_PIOA_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E4CU)</td></tr>
<tr class="memdesc:a28cd43933d49c4bf14248a8877814519"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Interrupt Status Register  <a href="#a28cd43933d49c4bf14248a8877814519">More...</a><br /></td></tr>
<tr class="separator:a28cd43933d49c4bf14248a8877814519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d7d76986e2248e808310623aa334d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#ac8d7d76986e2248e808310623aa334d7">REG_PIOA_MDER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E50U)</td></tr>
<tr class="memdesc:ac8d7d76986e2248e808310623aa334d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Multi-driver Enable Register  <a href="#ac8d7d76986e2248e808310623aa334d7">More...</a><br /></td></tr>
<tr class="separator:ac8d7d76986e2248e808310623aa334d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e72e08bacc83333c883fa99c255d246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a8e72e08bacc83333c883fa99c255d246">REG_PIOA_MDDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E54U)</td></tr>
<tr class="memdesc:a8e72e08bacc83333c883fa99c255d246"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Multi-driver Disable Register  <a href="#a8e72e08bacc83333c883fa99c255d246">More...</a><br /></td></tr>
<tr class="separator:a8e72e08bacc83333c883fa99c255d246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6f97ae9d0315969732fade2354cf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#acc6f97ae9d0315969732fade2354cf33">REG_PIOA_MDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E58U)</td></tr>
<tr class="memdesc:acc6f97ae9d0315969732fade2354cf33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Multi-driver Status Register  <a href="#acc6f97ae9d0315969732fade2354cf33">More...</a><br /></td></tr>
<tr class="separator:acc6f97ae9d0315969732fade2354cf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3072b876fdff5a77c1d0a66d985dc510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a3072b876fdff5a77c1d0a66d985dc510">REG_PIOA_PUDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E60U)</td></tr>
<tr class="memdesc:a3072b876fdff5a77c1d0a66d985dc510"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pull-up Disable Register  <a href="#a3072b876fdff5a77c1d0a66d985dc510">More...</a><br /></td></tr>
<tr class="separator:a3072b876fdff5a77c1d0a66d985dc510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ba3478ec8e296589e528ce04b1931b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#ab3ba3478ec8e296589e528ce04b1931b">REG_PIOA_PUER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E64U)</td></tr>
<tr class="memdesc:ab3ba3478ec8e296589e528ce04b1931b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pull-up Enable Register  <a href="#ab3ba3478ec8e296589e528ce04b1931b">More...</a><br /></td></tr>
<tr class="separator:ab3ba3478ec8e296589e528ce04b1931b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a29df2592d5c429f13be58837bcead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a5a29df2592d5c429f13be58837bcead3">REG_PIOA_PUSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E68U)</td></tr>
<tr class="memdesc:a5a29df2592d5c429f13be58837bcead3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pad Pull-up Status Register  <a href="#a5a29df2592d5c429f13be58837bcead3">More...</a><br /></td></tr>
<tr class="separator:a5a29df2592d5c429f13be58837bcead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9504706f1b9ee1424458bdf2c8a896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a7a9504706f1b9ee1424458bdf2c8a896">REG_PIOA_ABCDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0E70U)</td></tr>
<tr class="memdesc:a7a9504706f1b9ee1424458bdf2c8a896"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Peripheral Select Register  <a href="#a7a9504706f1b9ee1424458bdf2c8a896">More...</a><br /></td></tr>
<tr class="separator:a7a9504706f1b9ee1424458bdf2c8a896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021abf77f6853c10459d0bdd9766ec9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a021abf77f6853c10459d0bdd9766ec9b">REG_PIOA_IFSCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E80U)</td></tr>
<tr class="memdesc:a021abf77f6853c10459d0bdd9766ec9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Disable Register  <a href="#a021abf77f6853c10459d0bdd9766ec9b">More...</a><br /></td></tr>
<tr class="separator:a021abf77f6853c10459d0bdd9766ec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9859afee8a0c8c14b0a5296e29c067f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a9859afee8a0c8c14b0a5296e29c067f7">REG_PIOA_IFSCER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E84U)</td></tr>
<tr class="memdesc:a9859afee8a0c8c14b0a5296e29c067f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Enable Register  <a href="#a9859afee8a0c8c14b0a5296e29c067f7">More...</a><br /></td></tr>
<tr class="separator:a9859afee8a0c8c14b0a5296e29c067f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ace79592ef7ca795b3bf35929552cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a2ace79592ef7ca795b3bf35929552cf1">REG_PIOA_IFSCSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E88U)</td></tr>
<tr class="memdesc:a2ace79592ef7ca795b3bf35929552cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Status Register  <a href="#a2ace79592ef7ca795b3bf35929552cf1">More...</a><br /></td></tr>
<tr class="separator:a2ace79592ef7ca795b3bf35929552cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e050dd5d50837ab98ddb904c77759b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a34e050dd5d50837ab98ddb904c77759b">REG_PIOA_SCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0E8CU)</td></tr>
<tr class="memdesc:a34e050dd5d50837ab98ddb904c77759b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Slow Clock Divider Debouncing Register  <a href="#a34e050dd5d50837ab98ddb904c77759b">More...</a><br /></td></tr>
<tr class="separator:a34e050dd5d50837ab98ddb904c77759b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59147daa6fc700081dbe55f9eb4f82d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a59147daa6fc700081dbe55f9eb4f82d7">REG_PIOA_PPDDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E90U)</td></tr>
<tr class="memdesc:a59147daa6fc700081dbe55f9eb4f82d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pad Pull-down Disable Register  <a href="#a59147daa6fc700081dbe55f9eb4f82d7">More...</a><br /></td></tr>
<tr class="separator:a59147daa6fc700081dbe55f9eb4f82d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5550080402814020ff6826913702459b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a5550080402814020ff6826913702459b">REG_PIOA_PPDER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E94U)</td></tr>
<tr class="memdesc:a5550080402814020ff6826913702459b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pad Pull-down Enable Register  <a href="#a5550080402814020ff6826913702459b">More...</a><br /></td></tr>
<tr class="separator:a5550080402814020ff6826913702459b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fa4be11e905875d78ea980ec2567c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a55fa4be11e905875d78ea980ec2567c9">REG_PIOA_PPDSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E98U)</td></tr>
<tr class="memdesc:a55fa4be11e905875d78ea980ec2567c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Pad Pull-down Status Register  <a href="#a55fa4be11e905875d78ea980ec2567c9">More...</a><br /></td></tr>
<tr class="separator:a55fa4be11e905875d78ea980ec2567c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2607db0912af611727ea85e5992c01a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a2607db0912af611727ea85e5992c01a9">REG_PIOA_OWER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EA0U)</td></tr>
<tr class="memdesc:a2607db0912af611727ea85e5992c01a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Write Enable  <a href="#a2607db0912af611727ea85e5992c01a9">More...</a><br /></td></tr>
<tr class="separator:a2607db0912af611727ea85e5992c01a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb21c50445379d98920979839745f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a2bb21c50445379d98920979839745f5a">REG_PIOA_OWDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EA4U)</td></tr>
<tr class="memdesc:a2bb21c50445379d98920979839745f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Write Disable  <a href="#a2bb21c50445379d98920979839745f5a">More...</a><br /></td></tr>
<tr class="separator:a2bb21c50445379d98920979839745f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25cbaea551f8596ebd73e124ac74959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#af25cbaea551f8596ebd73e124ac74959">REG_PIOA_OWSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EA8U)</td></tr>
<tr class="memdesc:af25cbaea551f8596ebd73e124ac74959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Output Write Status Register  <a href="#af25cbaea551f8596ebd73e124ac74959">More...</a><br /></td></tr>
<tr class="separator:af25cbaea551f8596ebd73e124ac74959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b5d7b5152e3856b821f7599eb6809d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a91b5d7b5152e3856b821f7599eb6809d">REG_PIOA_AIMER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EB0U)</td></tr>
<tr class="memdesc:a91b5d7b5152e3856b821f7599eb6809d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Enable Register  <a href="#a91b5d7b5152e3856b821f7599eb6809d">More...</a><br /></td></tr>
<tr class="separator:a91b5d7b5152e3856b821f7599eb6809d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abc3f3dea6f8e95ef88913d21687597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a9abc3f3dea6f8e95ef88913d21687597">REG_PIOA_AIMDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EB4U)</td></tr>
<tr class="memdesc:a9abc3f3dea6f8e95ef88913d21687597"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Disable Register  <a href="#a9abc3f3dea6f8e95ef88913d21687597">More...</a><br /></td></tr>
<tr class="separator:a9abc3f3dea6f8e95ef88913d21687597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d33e18c3adffc9cc4720535402084b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a8d33e18c3adffc9cc4720535402084b9">REG_PIOA_AIMMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EB8U)</td></tr>
<tr class="memdesc:a8d33e18c3adffc9cc4720535402084b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Mask Register  <a href="#a8d33e18c3adffc9cc4720535402084b9">More...</a><br /></td></tr>
<tr class="separator:a8d33e18c3adffc9cc4720535402084b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1225463ab180d106f522872806940d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a1225463ab180d106f522872806940d7d">REG_PIOA_ESR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EC0U)</td></tr>
<tr class="memdesc:a1225463ab180d106f522872806940d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Edge Select Register  <a href="#a1225463ab180d106f522872806940d7d">More...</a><br /></td></tr>
<tr class="separator:a1225463ab180d106f522872806940d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b49b3e419d53b92ad39bbb3db96f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a09b49b3e419d53b92ad39bbb3db96f49">REG_PIOA_LSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EC4U)</td></tr>
<tr class="memdesc:a09b49b3e419d53b92ad39bbb3db96f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Level Select Register  <a href="#a09b49b3e419d53b92ad39bbb3db96f49">More...</a><br /></td></tr>
<tr class="separator:a09b49b3e419d53b92ad39bbb3db96f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6427b31190fd53f446fc7f5f4ccca31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#ad6427b31190fd53f446fc7f5f4ccca31">REG_PIOA_ELSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EC8U)</td></tr>
<tr class="memdesc:ad6427b31190fd53f446fc7f5f4ccca31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Edge/Level Status Register  <a href="#ad6427b31190fd53f446fc7f5f4ccca31">More...</a><br /></td></tr>
<tr class="separator:ad6427b31190fd53f446fc7f5f4ccca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b976917eda8f93bf4bf04c328c76a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a44b976917eda8f93bf4bf04c328c76a6">REG_PIOA_FELLSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0ED0U)</td></tr>
<tr class="memdesc:a44b976917eda8f93bf4bf04c328c76a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Falling Edge/Low-Level Select Register  <a href="#a44b976917eda8f93bf4bf04c328c76a6">More...</a><br /></td></tr>
<tr class="separator:a44b976917eda8f93bf4bf04c328c76a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06202ed035fd662cd9eb1c7644441ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a06202ed035fd662cd9eb1c7644441ae0">REG_PIOA_REHLSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0ED4U)</td></tr>
<tr class="memdesc:a06202ed035fd662cd9eb1c7644441ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Rising Edge/High-Level Select Register  <a href="#a06202ed035fd662cd9eb1c7644441ae0">More...</a><br /></td></tr>
<tr class="separator:a06202ed035fd662cd9eb1c7644441ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cacb1272ae7e33a833b754858a17177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a6cacb1272ae7e33a833b754858a17177">REG_PIOA_FRLHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0ED8U)</td></tr>
<tr class="memdesc:a6cacb1272ae7e33a833b754858a17177"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Fall/Rise - Low/High Status Register  <a href="#a6cacb1272ae7e33a833b754858a17177">More...</a><br /></td></tr>
<tr class="separator:a6cacb1272ae7e33a833b754858a17177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442ce5057deac7ff3c36334d93ef94f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a442ce5057deac7ff3c36334d93ef94f6">REG_PIOA_LOCKSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EE0U)</td></tr>
<tr class="memdesc:a442ce5057deac7ff3c36334d93ef94f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Lock Status  <a href="#a442ce5057deac7ff3c36334d93ef94f6">More...</a><br /></td></tr>
<tr class="separator:a442ce5057deac7ff3c36334d93ef94f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8144de5fb1de55a19e0f07de4cc5381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a8144de5fb1de55a19e0f07de4cc5381f">REG_PIOA_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0EE4U)</td></tr>
<tr class="memdesc:a8144de5fb1de55a19e0f07de4cc5381f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Write Protection Mode Register  <a href="#a8144de5fb1de55a19e0f07de4cc5381f">More...</a><br /></td></tr>
<tr class="separator:a8144de5fb1de55a19e0f07de4cc5381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa1500e348876ad0f2f2f516e9acdf81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#afa1500e348876ad0f2f2f516e9acdf81">REG_PIOA_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EE8U)</td></tr>
<tr class="memdesc:afa1500e348876ad0f2f2f516e9acdf81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Write Protection Status Register  <a href="#afa1500e348876ad0f2f2f516e9acdf81">More...</a><br /></td></tr>
<tr class="separator:afa1500e348876ad0f2f2f516e9acdf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ec466b655890dc595d7d435ce38101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#ab3ec466b655890dc595d7d435ce38101">REG_PIOA_VERSION</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EFCU)</td></tr>
<tr class="memdesc:ab3ec466b655890dc595d7d435ce38101"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Version Register  <a href="#ab3ec466b655890dc595d7d435ce38101">More...</a><br /></td></tr>
<tr class="separator:ab3ec466b655890dc595d7d435ce38101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3654158a7da558062ea1141a2dae2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a6c3654158a7da558062ea1141a2dae2f">REG_PIOA_SCHMITT</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0F00U)</td></tr>
<tr class="memdesc:a6c3654158a7da558062ea1141a2dae2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Schmitt Trigger Register  <a href="#a6c3654158a7da558062ea1141a2dae2f">More...</a><br /></td></tr>
<tr class="separator:a6c3654158a7da558062ea1141a2dae2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5bf36a83474cb077299209b0a7621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a1e5bf36a83474cb077299209b0a7621b">REG_PIOA_DRIVER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0F18U)</td></tr>
<tr class="memdesc:a1e5bf36a83474cb077299209b0a7621b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) I/O Drive Register  <a href="#a1e5bf36a83474cb077299209b0a7621b">More...</a><br /></td></tr>
<tr class="separator:a1e5bf36a83474cb077299209b0a7621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e2e552952c953136e36df1b33a9692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#aa4e2e552952c953136e36df1b33a9692">REG_PIOA_PCMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0F50U)</td></tr>
<tr class="memdesc:aa4e2e552952c953136e36df1b33a9692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Parallel Capture Mode Register  <a href="#aa4e2e552952c953136e36df1b33a9692">More...</a><br /></td></tr>
<tr class="separator:aa4e2e552952c953136e36df1b33a9692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f528083b0f1404a17a2cb2367edd55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a8f528083b0f1404a17a2cb2367edd55b">REG_PIOA_PCIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0F54U)</td></tr>
<tr class="memdesc:a8f528083b0f1404a17a2cb2367edd55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Enable Register  <a href="#a8f528083b0f1404a17a2cb2367edd55b">More...</a><br /></td></tr>
<tr class="separator:a8f528083b0f1404a17a2cb2367edd55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113c3fff89cf258246109d012ab30844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a113c3fff89cf258246109d012ab30844">REG_PIOA_PCIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0F58U)</td></tr>
<tr class="memdesc:a113c3fff89cf258246109d012ab30844"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Disable Register  <a href="#a113c3fff89cf258246109d012ab30844">More...</a><br /></td></tr>
<tr class="separator:a113c3fff89cf258246109d012ab30844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253da2f74497e16f87835501e5fb360a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a253da2f74497e16f87835501e5fb360a">REG_PIOA_PCIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0F5CU)</td></tr>
<tr class="memdesc:a253da2f74497e16f87835501e5fb360a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Mask Register  <a href="#a253da2f74497e16f87835501e5fb360a">More...</a><br /></td></tr>
<tr class="separator:a253da2f74497e16f87835501e5fb360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c06eba45fe925595ce31f6494ec3411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a7c06eba45fe925595ce31f6494ec3411">REG_PIOA_PCISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0F60U)</td></tr>
<tr class="memdesc:a7c06eba45fe925595ce31f6494ec3411"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Status Register  <a href="#a7c06eba45fe925595ce31f6494ec3411">More...</a><br /></td></tr>
<tr class="separator:a7c06eba45fe925595ce31f6494ec3411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539d0f1dac9310b9ab4afc800d3cd69b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__pioa_8h.xhtml#a539d0f1dac9310b9ab4afc800d3cd69b">REG_PIOA_PCRHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0F64U)</td></tr>
<tr class="memdesc:a539d0f1dac9310b9ab4afc800d3cd69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOA) Parallel Capture Reception Holding Register  <a href="#a539d0f1dac9310b9ab4afc800d3cd69b">More...</a><br /></td></tr>
<tr class="separator:a539d0f1dac9310b9ab4afc800d3cd69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a7a9504706f1b9ee1424458bdf2c8a896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9504706f1b9ee1424458bdf2c8a896">&sect;&nbsp;</a></span>REG_PIOA_ABCDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_ABCDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0E70U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Peripheral Select Register </p>

</div>
</div>
<a id="a9abc3f3dea6f8e95ef88913d21687597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9abc3f3dea6f8e95ef88913d21687597">&sect;&nbsp;</a></span>REG_PIOA_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_AIMDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EB4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Additional Interrupt Modes Disable Register </p>

</div>
</div>
<a id="a91b5d7b5152e3856b821f7599eb6809d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b5d7b5152e3856b821f7599eb6809d">&sect;&nbsp;</a></span>REG_PIOA_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_AIMER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EB0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Additional Interrupt Modes Enable Register </p>

</div>
</div>
<a id="a8d33e18c3adffc9cc4720535402084b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d33e18c3adffc9cc4720535402084b9">&sect;&nbsp;</a></span>REG_PIOA_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_AIMMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EB8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Additional Interrupt Modes Mask Register </p>

</div>
</div>
<a id="a19930949bc77b515e06b47725acc013f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19930949bc77b515e06b47725acc013f">&sect;&nbsp;</a></span>REG_PIOA_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_CODR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Clear Output Data Register </p>

</div>
</div>
<a id="a1e5bf36a83474cb077299209b0a7621b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5bf36a83474cb077299209b0a7621b">&sect;&nbsp;</a></span>REG_PIOA_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_DRIVER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0F18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) I/O Drive Register </p>

</div>
</div>
<a id="ad6427b31190fd53f446fc7f5f4ccca31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6427b31190fd53f446fc7f5f4ccca31">&sect;&nbsp;</a></span>REG_PIOA_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_ELSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EC8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Edge/Level Status Register </p>

</div>
</div>
<a id="a1225463ab180d106f522872806940d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1225463ab180d106f522872806940d7d">&sect;&nbsp;</a></span>REG_PIOA_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_ESR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EC0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Edge Select Register </p>

</div>
</div>
<a id="a44b976917eda8f93bf4bf04c328c76a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b976917eda8f93bf4bf04c328c76a6">&sect;&nbsp;</a></span>REG_PIOA_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_FELLSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0ED0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Falling Edge/Low-Level Select Register </p>

</div>
</div>
<a id="a6cacb1272ae7e33a833b754858a17177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cacb1272ae7e33a833b754858a17177">&sect;&nbsp;</a></span>REG_PIOA_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_FRLHSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0ED8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Fall/Rise - Low/High Status Register </p>

</div>
</div>
<a id="af2b7d2db7ccf9b599a7291fa9db34c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b7d2db7ccf9b599a7291fa9db34c79">&sect;&nbsp;</a></span>REG_PIOA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E44U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Interrupt Disable Register </p>

</div>
</div>
<a id="a93fe852122116839c9c042eddc4e27c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fe852122116839c9c042eddc4e27c3">&sect;&nbsp;</a></span>REG_PIOA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Interrupt Enable Register </p>

</div>
</div>
<a id="a86f55c6151be9dacd146e2d8f245e4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f55c6151be9dacd146e2d8f245e4ee">&sect;&nbsp;</a></span>REG_PIOA_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IFDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Glitch Input Filter Disable Register </p>

</div>
</div>
<a id="a7ee51c6b95eac62a2a84ee3e3fce6d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee51c6b95eac62a2a84ee3e3fce6d27">&sect;&nbsp;</a></span>REG_PIOA_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IFER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Glitch Input Filter Enable Register </p>

</div>
</div>
<a id="a021abf77f6853c10459d0bdd9766ec9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021abf77f6853c10459d0bdd9766ec9b">&sect;&nbsp;</a></span>REG_PIOA_IFSCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IFSCDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Input Filter Slow Clock Disable Register </p>

</div>
</div>
<a id="a9859afee8a0c8c14b0a5296e29c067f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9859afee8a0c8c14b0a5296e29c067f7">&sect;&nbsp;</a></span>REG_PIOA_IFSCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IFSCER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E84U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Input Filter Slow Clock Enable Register </p>

</div>
</div>
<a id="a2ace79592ef7ca795b3bf35929552cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ace79592ef7ca795b3bf35929552cf1">&sect;&nbsp;</a></span>REG_PIOA_IFSCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IFSCSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E88U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Input Filter Slow Clock Status Register </p>

</div>
</div>
<a id="aac700c87311ff554e5b2d2bc064eb91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac700c87311ff554e5b2d2bc064eb91c">&sect;&nbsp;</a></span>REG_PIOA_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IFSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Glitch Input Filter Status Register </p>

</div>
</div>
<a id="a0cc5c5c106299ca03ccefc81fd84afa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc5c5c106299ca03ccefc81fd84afa3">&sect;&nbsp;</a></span>REG_PIOA_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E48U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Interrupt Mask Register </p>

</div>
</div>
<a id="a28cd43933d49c4bf14248a8877814519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28cd43933d49c4bf14248a8877814519">&sect;&nbsp;</a></span>REG_PIOA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_ISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E4CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Interrupt Status Register </p>

</div>
</div>
<a id="a442ce5057deac7ff3c36334d93ef94f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442ce5057deac7ff3c36334d93ef94f6">&sect;&nbsp;</a></span>REG_PIOA_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_LOCKSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EE0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Lock Status </p>

</div>
</div>
<a id="a09b49b3e419d53b92ad39bbb3db96f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b49b3e419d53b92ad39bbb3db96f49">&sect;&nbsp;</a></span>REG_PIOA_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_LSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EC4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Level Select Register </p>

</div>
</div>
<a id="a8e72e08bacc83333c883fa99c255d246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e72e08bacc83333c883fa99c255d246">&sect;&nbsp;</a></span>REG_PIOA_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_MDDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E54U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Multi-driver Disable Register </p>

</div>
</div>
<a id="ac8d7d76986e2248e808310623aa334d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d7d76986e2248e808310623aa334d7">&sect;&nbsp;</a></span>REG_PIOA_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_MDER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E50U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Multi-driver Enable Register </p>

</div>
</div>
<a id="acc6f97ae9d0315969732fade2354cf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6f97ae9d0315969732fade2354cf33">&sect;&nbsp;</a></span>REG_PIOA_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_MDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Multi-driver Status Register </p>

</div>
</div>
<a id="ac91aa98d8480fae9f9fe29afb170d66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91aa98d8480fae9f9fe29afb170d66c">&sect;&nbsp;</a></span>REG_PIOA_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_ODR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Disable Register </p>

</div>
</div>
<a id="a5bc740572cfad38d3da44869c4a283bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc740572cfad38d3da44869c4a283bd">&sect;&nbsp;</a></span>REG_PIOA_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_ODSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0E38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Data Status Register </p>

</div>
</div>
<a id="a5b5951cd90c64ae28353b0920713e196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5951cd90c64ae28353b0920713e196">&sect;&nbsp;</a></span>REG_PIOA_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_OER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Enable Register </p>

</div>
</div>
<a id="a75e8d5648a4885ac8a564349ac005cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e8d5648a4885ac8a564349ac005cff">&sect;&nbsp;</a></span>REG_PIOA_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_OSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Status Register </p>

</div>
</div>
<a id="a2bb21c50445379d98920979839745f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb21c50445379d98920979839745f5a">&sect;&nbsp;</a></span>REG_PIOA_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_OWDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EA4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Write Disable </p>

</div>
</div>
<a id="a2607db0912af611727ea85e5992c01a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2607db0912af611727ea85e5992c01a9">&sect;&nbsp;</a></span>REG_PIOA_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_OWER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0EA0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Write Enable </p>

</div>
</div>
<a id="af25cbaea551f8596ebd73e124ac74959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25cbaea551f8596ebd73e124ac74959">&sect;&nbsp;</a></span>REG_PIOA_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_OWSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EA8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Output Write Status Register </p>

</div>
</div>
<a id="a113c3fff89cf258246109d012ab30844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113c3fff89cf258246109d012ab30844">&sect;&nbsp;</a></span>REG_PIOA_PCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PCIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0F58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Parallel Capture Interrupt Disable Register </p>

</div>
</div>
<a id="a8f528083b0f1404a17a2cb2367edd55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f528083b0f1404a17a2cb2367edd55b">&sect;&nbsp;</a></span>REG_PIOA_PCIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PCIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0F54U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Parallel Capture Interrupt Enable Register </p>

</div>
</div>
<a id="a253da2f74497e16f87835501e5fb360a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253da2f74497e16f87835501e5fb360a">&sect;&nbsp;</a></span>REG_PIOA_PCIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PCIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0F5CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Parallel Capture Interrupt Mask Register </p>

</div>
</div>
<a id="a7c06eba45fe925595ce31f6494ec3411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c06eba45fe925595ce31f6494ec3411">&sect;&nbsp;</a></span>REG_PIOA_PCISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PCISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0F60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Parallel Capture Interrupt Status Register </p>

</div>
</div>
<a id="aa4e2e552952c953136e36df1b33a9692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e2e552952c953136e36df1b33a9692">&sect;&nbsp;</a></span>REG_PIOA_PCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PCMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0F50U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Parallel Capture Mode Register </p>

</div>
</div>
<a id="a539d0f1dac9310b9ab4afc800d3cd69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539d0f1dac9310b9ab4afc800d3cd69b">&sect;&nbsp;</a></span>REG_PIOA_PCRHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PCRHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0F64U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Parallel Capture Reception Holding Register </p>

</div>
</div>
<a id="a66dcd7866ff968a9ab33430466c5cb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66dcd7866ff968a9ab33430466c5cb83">&sect;&nbsp;</a></span>REG_PIOA_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) PIO Disable Register </p>

</div>
</div>
<a id="a5e17ed745a781534f5c1eeda6f66c15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e17ed745a781534f5c1eeda6f66c15c">&sect;&nbsp;</a></span>REG_PIOA_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E3CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pin Data Status Register </p>

</div>
</div>
<a id="a29df63fac008d6cdb307cc28ed139528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29df63fac008d6cdb307cc28ed139528">&sect;&nbsp;</a></span>REG_PIOA_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) PIO Enable Register </p>

</div>
</div>
<a id="a59147daa6fc700081dbe55f9eb4f82d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59147daa6fc700081dbe55f9eb4f82d7">&sect;&nbsp;</a></span>REG_PIOA_PPDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PPDDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E90U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pad Pull-down Disable Register </p>

</div>
</div>
<a id="a5550080402814020ff6826913702459b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5550080402814020ff6826913702459b">&sect;&nbsp;</a></span>REG_PIOA_PPDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PPDER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E94U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pad Pull-down Enable Register </p>

</div>
</div>
<a id="a55fa4be11e905875d78ea980ec2567c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fa4be11e905875d78ea980ec2567c9">&sect;&nbsp;</a></span>REG_PIOA_PPDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PPDSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E98U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pad Pull-down Status Register </p>

</div>
</div>
<a id="ad31f5cd07219c34f558e52745a7589a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31f5cd07219c34f558e52745a7589a2">&sect;&nbsp;</a></span>REG_PIOA_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) PIO Status Register </p>

</div>
</div>
<a id="a3072b876fdff5a77c1d0a66d985dc510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3072b876fdff5a77c1d0a66d985dc510">&sect;&nbsp;</a></span>REG_PIOA_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PUDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pull-up Disable Register </p>

</div>
</div>
<a id="ab3ba3478ec8e296589e528ce04b1931b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ba3478ec8e296589e528ce04b1931b">&sect;&nbsp;</a></span>REG_PIOA_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PUER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E64U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pull-up Enable Register </p>

</div>
</div>
<a id="a5a29df2592d5c429f13be58837bcead3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a29df2592d5c429f13be58837bcead3">&sect;&nbsp;</a></span>REG_PIOA_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_PUSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0E68U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Pad Pull-up Status Register </p>

</div>
</div>
<a id="a06202ed035fd662cd9eb1c7644441ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06202ed035fd662cd9eb1c7644441ae0">&sect;&nbsp;</a></span>REG_PIOA_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_REHLSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0ED4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Rising Edge/High-Level Select Register </p>

</div>
</div>
<a id="a34e050dd5d50837ab98ddb904c77759b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e050dd5d50837ab98ddb904c77759b">&sect;&nbsp;</a></span>REG_PIOA_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_SCDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0E8CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Slow Clock Divider Debouncing Register </p>

</div>
</div>
<a id="a6c3654158a7da558062ea1141a2dae2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3654158a7da558062ea1141a2dae2f">&sect;&nbsp;</a></span>REG_PIOA_SCHMITT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_SCHMITT&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Schmitt Trigger Register </p>

</div>
</div>
<a id="a1c0a446482ca2af3ef10ca6bdc386bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0a446482ca2af3ef10ca6bdc386bcd">&sect;&nbsp;</a></span>REG_PIOA_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_SODR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400E0E30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Set Output Data Register </p>

</div>
</div>
<a id="ab3ec466b655890dc595d7d435ce38101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ec466b655890dc595d7d435ce38101">&sect;&nbsp;</a></span>REG_PIOA_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_VERSION&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EFCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Version Register </p>

</div>
</div>
<a id="a8144de5fb1de55a19e0f07de4cc5381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8144de5fb1de55a19e0f07de4cc5381f">&sect;&nbsp;</a></span>REG_PIOA_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400E0EE4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Write Protection Mode Register </p>

</div>
</div>
<a id="afa1500e348876ad0f2f2f516e9acdf81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa1500e348876ad0f2f2f516e9acdf81">&sect;&nbsp;</a></span>REG_PIOA_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOA_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400E0EE8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOA) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
