
---------- Begin Simulation Statistics ----------
final_tick                               2542204795500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224775                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   224774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.66                       # Real time elapsed on the host
host_tick_rate                              653376327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195284                       # Number of instructions simulated
sim_ops                                       4195284                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012195                       # Number of seconds simulated
sim_ticks                                 12194950500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.514122                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385083                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               747529                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2635                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            117810                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            926324                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31701                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          196714                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165013                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1131788                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71540                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29899                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195284                       # Number of instructions committed
system.cpu.committedOps                       4195284                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.810353                       # CPI: cycles per instruction
system.cpu.discardedOps                        312655                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619656                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480616                       # DTB hits
system.cpu.dtb.data_misses                       8216                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417640                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876211                       # DTB read hits
system.cpu.dtb.read_misses                       7374                       # DTB read misses
system.cpu.dtb.write_accesses                  202016                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604405                       # DTB write hits
system.cpu.dtb.write_misses                       842                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18199                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3671603                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1166888                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688172                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17102421                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172107                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1007321                       # ITB accesses
system.cpu.itb.fetch_acv                          550                       # ITB acv
system.cpu.itb.fetch_hits                     1000943                       # ITB hits
system.cpu.itb.fetch_misses                      6378                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4193     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.80%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5108                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11244357500     92.17%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9324500      0.08%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19344500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926048500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12199075000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944401                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8217218500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3981856500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24376082                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85409      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541026     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839217     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592525     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104768      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195284                       # Class of committed instruction
system.cpu.quiesceCycles                        13819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7273661                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22717457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22717457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22717457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22717457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116499.779487                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116499.779487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116499.779487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116499.779487                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12952493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12952493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12952493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12952493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66423.041026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66423.041026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66423.041026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66423.041026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22367960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22367960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116499.791667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116499.791667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12752996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12752996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66421.854167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66421.854167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288307                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539697421000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288307                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205519                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205519                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130861                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34884                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88850                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34546                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41315                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11406656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11406656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18137273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160135                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002748                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052346                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159695     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160135                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836346039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378124750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474286250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34884                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34884                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469067587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368808385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837875972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469067587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469067587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183073806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183073806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183073806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469067587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368808385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020949778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159654                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123511                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123511                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2020                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2051075000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4849268750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13743.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32493.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105487                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159654                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123511                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.191122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.040928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.497489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35355     42.49%     42.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24611     29.58%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10209     12.27%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4732      5.69%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2501      3.01%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1446      1.74%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      1.11%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.74%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.971360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.385107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.538298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.41%     17.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5696     76.23%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.83%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.19%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.21%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6636     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.22%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              491      6.57%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      2.54%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7773632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10217856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7904704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12194945500                       # Total gap between requests
system.mem_ctrls.avgGap                      43066.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7773632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417074919.656295478344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366131867.447924494743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637446785.864362478256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123511                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2587040750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262228000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299351416250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28944.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32191.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2423682.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319108020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169594755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567851340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314332740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5325057420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198602400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857072915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.289037                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    462526500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11325264000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275075640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146202375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497700840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319704120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252793960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259455840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7713459015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.512532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    622610250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11165180250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12187750500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726316                       # number of overall hits
system.cpu.icache.overall_hits::total         1726316                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89441                       # number of overall misses
system.cpu.icache.overall_misses::total         89441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512995500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512995500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512995500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512995500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815757                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049258                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61638.348185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61638.348185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61638.348185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61638.348185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88850                       # number of writebacks
system.cpu.icache.writebacks::total             88850                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423555500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423555500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049258                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60638.359365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60638.359365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60638.359365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60638.359365                       # average overall mshr miss latency
system.cpu.icache.replacements                  88850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726316                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512995500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512995500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61638.348185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61638.348185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423555500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423555500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60638.359365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60638.359365                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839005                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.978837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3720954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3720954                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336852                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106037                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106037                       # number of overall misses
system.cpu.dcache.overall_misses::total        106037                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797536000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797536000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797536000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797536000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073489                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073489                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073489                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073489                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64105.321727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64105.321727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64105.321727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64105.321727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34708                       # number of writebacks
system.cpu.dcache.writebacks::total             34708                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36627                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424469000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424469000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424469000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424469000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048105                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63743.970609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63743.970609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63743.970609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63743.970609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3331404000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3331404000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67155.925575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67155.925575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2708895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2708895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66998.788089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66998.788089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3466132000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3466132000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61423.569024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61423.569024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59202.636483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59202.636483                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62174500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62174500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078870                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078870                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70492.630385                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70492.630385                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078870                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078870                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69492.630385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69492.630385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542204795500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.434745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403753                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.270509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.434745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000653                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3278661332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233334                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   233334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.90                       # Real time elapsed on the host
host_tick_rate                              413393360                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   414376238                       # Number of instructions simulated
sim_ops                                     414376238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.734143                       # Number of seconds simulated
sim_ticks                                734143322000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.205530                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                64529423                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             93243160                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             187984                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13902009                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          90639432                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3264507                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14132862                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10868355                       # Number of indirect misses.
system.cpu.branchPred.lookups               129449826                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11412003                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       524186                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   409440677                       # Number of instructions committed
system.cpu.committedOps                     409440677                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.585704                       # CPI: cycles per instruction
system.cpu.discardedOps                      26141710                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                113944242                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                    117821770                       # DTB hits
system.cpu.dtb.data_misses                    1283617                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 78361553                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     78673190                       # DTB read hits
system.cpu.dtb.read_misses                    1244901                       # DTB read misses
system.cpu.dtb.write_accesses                35582689                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    39148580                       # DTB write hits
system.cpu.dtb.write_misses                     38716                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              399604                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          335602420                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          97043611                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42861518                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       668588959                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.278885                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               233029108                       # ITB accesses
system.cpu.itb.fetch_acv                          433                       # ITB acv
system.cpu.itb.fetch_hits                   233027249                       # ITB hits
system.cpu.itb.fetch_misses                      1859                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25503      7.02%      7.07% # number of callpals executed
system.cpu.kern.callpal::rdps                    1689      0.46%      7.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.53% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.54% # number of callpals executed
system.cpu.kern.callpal::rti                     3802      1.05%      8.58% # number of callpals executed
system.cpu.kern.callpal::callsys                  193      0.05%      8.63% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.64% # number of callpals executed
system.cpu.kern.callpal::rdunique              332124     91.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 363515                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1486437                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10758     35.73%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      54      0.18%     35.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     752      2.50%     38.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18546     61.59%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30110                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10757     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       54      0.24%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      752      3.37%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10758     48.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22321                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             717891782000     97.83%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                89153000      0.01%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1029879000      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14809722000      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         733820536000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999907                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.580071                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741315                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3711                      
system.cpu.kern.mode_good::user                  3711                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3990                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3711                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.930075                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963771                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        54970703500      7.49%      7.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         678849781500     92.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1468133210                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            31585429      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               247067939     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 227119      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                237717      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 45935      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15317      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               79493194     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38965157      9.52%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             47038      0.01%     97.13% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            47058      0.01%     97.14% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11708774      2.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                409440677                       # Class of committed instruction
system.cpu.quiesceCycles                       153434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       799544251                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          157                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6971405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13942666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3862032159                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3862032159                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3862032159                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3862032159                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118039.982853                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118039.982853                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118039.982853                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118039.982853                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           395                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.375000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2224294276                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2224294276                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2224294276                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2224294276                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67983.809402                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67983.809402                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67983.809402                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67983.809402                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8980966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8980966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115140.589744                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115140.589744                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5080966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5080966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65140.589744                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65140.589744                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3853051193                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3853051193                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118046.911550                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118046.911550                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2219213310                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2219213310                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67990.603860                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67990.603860                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1218                       # Transaction distribution
system.membus.trans_dist::ReadResp            6443830                       # Transaction distribution
system.membus.trans_dist::WriteReq               1705                       # Transaction distribution
system.membus.trans_dist::WriteResp              1705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1062561                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3996329                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1912367                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            496006                       # Transaction distribution
system.membus.trans_dist::ReadExResp           496006                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3996330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2446284                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11988989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11988989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8826645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8832495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20886920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    511530176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    511530176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    254216384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    254225856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               767844992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6974198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004684                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6974045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     153      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6974198                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5462000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35483583145                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15939180750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20767325750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      255765120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      188301440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          444066560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    255765120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     255765120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68003904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68003904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3996330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2942210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6938540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1062561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1062561                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         348385816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256491388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604877204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    348385816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        348385816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92630283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92630283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92630283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        348385816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256491388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697507488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4679481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2332134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2930455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148814500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       276342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       276342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15415353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4408348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6938540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5058850                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6938540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5058850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1675951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                379369                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            266757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            370432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            158051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            204539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            310904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            538260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            201536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           646695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           298803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           450957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           488145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            119759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            382130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            310965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             97547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            127605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            346437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            172316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            668566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             90398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           500222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           308269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           297884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           134501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           453377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           586659                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72711894000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26312945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171385437750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13816.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32566.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3311681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3283718                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6938540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5058850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5061136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  196171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  97071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 104095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 283000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 279549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 281580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 295576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 279936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 279510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 279159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 277491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 276522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 276658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 276514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 276433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 276666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 276786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3346678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.126878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.939078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.903064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1283250     38.34%     38.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1295385     38.71%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       328454      9.81%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       166328      4.97%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       117143      3.50%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40841      1.22%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26820      0.80%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17722      0.53%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70735      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3346678                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       276342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.043783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.080606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15970      5.78%      5.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          90159     32.63%     38.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         99804     36.12%     74.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         39867     14.43%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         23154      8.38%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4838      1.75%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           780      0.28%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           488      0.18%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           350      0.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           232      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           183      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           124      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          113      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          100      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           58      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           48      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           50      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        276342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       276342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.933673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.885731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171795     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4480      1.62%     63.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            63568     23.00%     86.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21788      7.88%     94.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13322      4.82%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              985      0.36%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              187      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              111      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               63      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        276342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336805696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107260864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               299487040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               444066560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            323766400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       407.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    441.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  734143271000                       # Total gap between requests
system.mem_ctrls.avgGap                      61191.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    149256576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    187549120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    299487040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203307135.714843422174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255466629.443780452013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 407940835.291014194489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3996330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2942210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5058850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  74038179250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  97347258500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17753810599250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18526.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33086.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3509455.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12736260600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6769467870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20344187640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12810803940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57952561680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     317057417310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14916125280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       442586824320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.861609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36010851500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24514620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 673619958500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11159163120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5931224475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17230912020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11616274800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57952561680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313499531460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17912215200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       435301882755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.938558                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43812783250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24514620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 665817963250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1296                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1296                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34345                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34345                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2095500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4141000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170430159                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1573000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1603000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    736374937000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    232531819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        232531819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    232531819                       # number of overall hits
system.cpu.icache.overall_hits::total       232531819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3996330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3996330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3996330                       # number of overall misses
system.cpu.icache.overall_misses::total       3996330                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 190726060000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 190726060000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 190726060000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 190726060000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    236528149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    236528149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    236528149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    236528149                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016896                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016896                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016896                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016896                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47725.302965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47725.302965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47725.302965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47725.302965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3996329                       # number of writebacks
system.cpu.icache.writebacks::total           3996329                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3996330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3996330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3996330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3996330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 186729730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 186729730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 186729730000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 186729730000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016896                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016896                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016896                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016896                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46725.302965                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46725.302965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46725.302965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46725.302965                       # average overall mshr miss latency
system.cpu.icache.replacements                3996329                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    232531819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       232531819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3996330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3996330                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 190726060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 190726060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    236528149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    236528149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47725.302965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47725.302965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3996330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3996330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 186729730000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 186729730000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46725.302965                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46725.302965                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           236587020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3996841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.193503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         477052628                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        477052628                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110569828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110569828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110569828                       # number of overall hits
system.cpu.dcache.overall_hits::total       110569828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3333657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3333657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3333657                       # number of overall misses
system.cpu.dcache.overall_misses::total       3333657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 218425209500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 218425209500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 218425209500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 218425209500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113903485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113903485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113903485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113903485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65521.200741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65521.200741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65521.200741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65521.200741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1029921                       # number of writebacks
system.cpu.dcache.writebacks::total           1029921                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       399666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       399666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       399666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       399666                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2933991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2933991                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2933991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2933991                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 190661119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 190661119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 190661119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 190661119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    243518500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    243518500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025759                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025759                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64983.539316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64983.539316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64983.539316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64983.539316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 83311.152925                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 83311.152925                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2942210                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74149134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74149134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2444048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2444048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 163594254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 163594254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76593182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76593182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66935.777857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66935.777857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2438000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2438000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1218                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1218                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 160722140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 160722140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    243518500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    243518500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65923.765381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65923.765381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199933.087028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199933.087028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36420694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36420694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       889609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       889609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54830955500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54830955500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     37310303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37310303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61634.892970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61634.892970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       393618                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       393618                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       495991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       495991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29938979500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29938979500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60361.941043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60361.941043                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1671286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1671286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8238                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8238                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    616946000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    616946000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1679524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1679524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004905                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004905                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74890.264627                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74890.264627                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    608609000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    608609000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004904                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004904                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73896.187470                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73896.187470                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1679227                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1679227                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1679227                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1679227                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 736456537000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           116886547                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2943234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.713644                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         237466682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        237466682                       # Number of data accesses

---------- End Simulation Statistics   ----------
