#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v changed - recompiling
Selecting top level module full_system
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v":5:7:5:15|Synthesizing module CLK_26MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_1KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v":13:7:13:27|Synthesizing module clock_div_1MHZ_100KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v":13:7:13:26|Synthesizing module clock_div_26MHZ_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":13:7:13:24|Synthesizing module geig_data_handling

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":47:0:47:5|Pruning bit 1 of shift_reg[1:0] -- not in use ...

@W: CL113 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Feedback mux created for signal ID_GEIG[7:0].
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[48] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[50] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[52] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[54] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[56] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[58] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[60] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[62] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[64] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[66] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[68] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[70] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[72] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[74] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[76] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[78] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 78 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 76 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 74 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 72 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 70 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 68 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 66 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 64 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 62 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 60 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 58 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 56 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 54 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 52 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 50 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 48 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 7 of G_DATA_STACK[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 5 to 3 of G_DATA_STACK[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":16:7:16:20|Synthesizing module i2c_interface2

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register begin_data 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register stop_enable 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register test[7:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register test_sda 

@W: CL207 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|All reachable assignments to force_reset assign 0, register removed by optimization.
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Optimizing register bit data_out[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Optimizing register bit data_out[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Optimizing register bit data_out[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Optimizing register bit data_out[7] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register bit 7 of data_out[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register bits 5 to 4 of data_out[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register bit 1 of data_out[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":21:7:21:19|Synthesizing module mag_test_data

@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|All reachable assignments to bit 1 of mag_dat[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|All reachable assignments to bit 4 of mag_dat[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|All reachable assignments to bit 5 of mag_dat[79:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|All reachable assignments to bit 7 of mag_dat[79:0] assign 0, register removed by optimization.
@N: CL177 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Sharing sequential element x_data.
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 7 to 5 of mag_dat[79:4] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 15 to 6 of y_data[15:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 3 to 2 of y_data[15:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bit 0 of y_data[15:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 15 to 7 of z_data[15:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 4 to 3 of z_data[15:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 1 to 0 of z_data[15:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":22:7:22:23|Synthesizing module memory_controller

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Optimizing register bit num_cycles[1] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Pruning register bit 1 of num_cycles[2:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":21:7:21:19|Synthesizing module orbit_control

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_read_address[18:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_write_address[18:0] 

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning bit 1 of enable_buffer[1:0] -- not in use ...

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v":27:7:27:28|Synthesizing module read_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":21:7:21:17|Synthesizing module read_buffer

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v":21:7:21:18|Synthesizing module spi_data_out

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":1:7:1:16|Synthesizing module spi_master

@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal mosi_d; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal state_d[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal new_data_d; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal ctr_d[2:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal sck_d[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal data_out_d[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal data_d[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":22:7:22:22|Synthesizing module spi_mode_config2

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Pruning register tx_init_next_hold 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":21:7:21:20|Synthesizing module sram_interface

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit ce to a constant 0
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register ce 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v":22:7:22:29|Synthesizing module write_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":9:7:9:17|Synthesizing module full_system

@W: CL168 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":417:20:417:40|Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[3] to a constant 0
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 1 of write_counter[3:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 2 of read_counter[3:0] 

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v":22:13:22:25|Input port bits 79 to 16 of data_from_spi[79:0] are unused

@W: CL246 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v":22:13:22:25|Input port bits 7 to 0 of data_from_spi[79:0] are unused

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":66:0:66:5|Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Optimizing register bit cntr[13] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Pruning register bit 13 of cntr[13:0] 

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Optimizing register bit ctr_a[3] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register bit 3 of ctr_a[3:0] 

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Trying to extract state machine for register state_a
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Trying to extract state machine for register data_mode
Extracted state machine for register data_mode
State machine has 2 reachable states with original encodings of:
   00
   01
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v":66:0:66:5|Pruning register bit 3 of data_out[3:2] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 2 to 1 of G_DATA_STACK[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 87MB peak: 176MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Apr 12 20:50:56 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 12 20:50:57 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Apr 12 20:50:57 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 12 20:50:58 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[0] of view:PrimLib.dffre(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[2] of view:PrimLib.dffre(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[6] of view:PrimLib.dffre(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":206:4:206:9|Removing sequential instance new_data_q of view:PrimLib.dffre(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":99:4:99:5|Removing sequential instance new_data_d of view:PrimLib.latr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)



@S |Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_2
=============================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 184 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":206:4:206:9|Found inferred clock spi_mode_config2|ss_b_inferred_clock which controls 50 sequential elements including spi_master_0.state_q[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 189 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 564 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Found inferred clock spi_master|busy_inferred_clock which controls 71 sequential elements including spi_mode_config2_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":23:0:23:5|Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 136 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 12 20:50:59 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":32:19:32:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Found counter in view:work.i2c_interface2(verilog) inst wait_ctr[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Found updn counter in view:work.i2c_interface2(verilog) inst init_ctr_a[3:0] 
Encoding state machine data_mode[1:0] (view:work.i2c_interface2(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|No possible illegal states for state machine data_mode[1:0],safe FSM implementation is disabled
@N: MF176 |Default generator successful 
@N: MF239 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":140:37:140:44|Found 4-bit decrementor, 'un5_sda_a\.un5_sda_a[3:0]'
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[6] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[6] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[4] is always 0, optimizing ...
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[16] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[17] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[18] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[19] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[20] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[21] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[22] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[23] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[24] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[25] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[26] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[27] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[28] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[29] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[30] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[31] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[32] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[33] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[34] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[35] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[36] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[37] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[38] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[39] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[40] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[41] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[42] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[43] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[44] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[45] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[46] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[47] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[48] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[49] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[50] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[51] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[52] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[53] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[54] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[55] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[56] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[57] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[58] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[59] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[60] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[61] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[62] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[63] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[64] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[65] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[66] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[67] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[68] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[69] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[70] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[71] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[72] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[73] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[74] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[75] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[76] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[77] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[78] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Removing sequential instance data_out[79] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Boundary register data_out[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[47] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[46] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[45] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[44] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[43] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[42] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[41] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[40] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[39] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[38] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[37] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[36] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[35] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[34] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[33] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[32] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[31] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[30] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[29] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[28] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[27] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[26] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[25] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[24] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[23] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[22] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[21] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[20] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[19] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[18] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[17] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[16] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[15] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[14] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[13] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[12] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[11] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[10] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[9] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[8] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[7] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[6] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[5] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[4] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[3] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[2] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[1] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":361:0:361:5|Removing sequential instance data_b[0] of view:PrimLib.dffr(prim) in hierarchy view:work.i2c_interface2(verilog) because there are no references to its outputs 
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":43:11:43:19|Found 16-bit incrementor, 'un3_x_data[15:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":44:11:44:19|Found 16-bit incrementor, 'un3_y_data[15:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":45:11:45:19|Found 16-bit incrementor, 'un3_z_data[15:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v":40:0:40:5|Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: MF176 |Default generator successful 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst miso_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst miso_high_counter[18:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Found counter in view:work.spi_mode_config2(verilog) inst poll_interupt_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[24:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst poll_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":935:4:935:9|Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 158MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 158MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 137MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 138MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 143MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 142MB peak: 158MB)


Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 141MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 175MB peak: 179MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                         Fanout, notes                     
-------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                            1028 : 1024 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q         43                                
spi_master_0.chip_rdy / Q                          28                                
sram_interface_0.weVAL / Q                         32                                
memory_controller_0.write_count_0_sqmuxa_0 / Y     72                                
i2c_interface2_0.state_a[1] / Q                    31                                
i2c_interface2_0.state_a[3] / Q                    27                                
MISO_pad / Y                                       25                                
memory_controller_0.un1_schedule_20 / Y            95                                
memory_controller_0.un1_MAG_DATA_NE / Y            146                               
memory_controller_0.data_m2 / Y                    66                                
memory_controller_0.num_cycles11_0 / Y             47                                
spi_mode_config2_0.ss_b_3_sqmuxa_i_0_o2 / Y        28                                
spi_mode_config2_0.tx_ss_counter_n23_i_o2 / Y      50                                
memory_controller_0.un1_GEIG_DATA_NE / Y           123                               
geig_data_handling_0.m4 / Y                        41                                
=====================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock 
@N: FP130 |Promoting Net SS_c on CLKINT  spi_mode_config2_0.ss_b_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 176MB peak: 179MB)

Replicating Combinational Instance geig_data_handling_0.m4, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 123 segments 6
Replicating Combinational Instance spi_mode_config2_0.tx_ss_counter_n23_i_o2, fanout 50 segments 3
Replicating Combinational Instance spi_mode_config2_0.ss_b_3_sqmuxa_i_0_o2, fanout 28 segments 2
Replicating Combinational Instance memory_controller_0.num_cycles11_0, fanout 47 segments 2
Replicating Combinational Instance memory_controller_0.data_m2, fanout 66 segments 3
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 149 segments 7
Replicating Combinational Instance memory_controller_0.un1_schedule_20, fanout 95 segments 4
Buffering MISO_c, fanout 25 segments 2
Replicating Sequential Instance i2c_interface2_0.state_a[3], fanout 27 segments 2
Replicating Sequential Instance i2c_interface2_0.state_a[1], fanout 31 segments 2
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_0, fanout 72 segments 3
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 28 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 1032 segments 43
Buffering RESET_IN_L8_c, fanout 44 segments 2
Buffering CLK_48MHZ_c, fanout 44 segments 2

Added 3 Buffers
Added 70 Cells via replication
	Added 5 Sequential Cells via replication
	Added 65 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 176MB peak: 179MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 1030 clock pin(s) of sequential element(s)
0 instances converted, 1030 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       spi_master_0.ctr_q_RNIBTOP2[1]       AO1C                   2          spi_master_0.chip_rdy_0                   Clock conversion disabled                                                                                                     
@K:CKID0002       clock_div_1MHZ_10HZ_0.clk_out        DFN1P0                 168        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       CLK_26MHZ_0.Core                     PLL                    135        spi_mode_config2_0.state_b[2]             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       clock_div_1MHZ_100KHZ_0.clk_out      DFN1P0                 70         i2c_interface2_0.data_cntr[3]             No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       clock_div_26MHZ_1MHZ_0.clk_out       DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       spi_mode_config2_0.ss_b              DFN1E1C0               24         spi_master_0.data_out_d[7]                No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0007       memory_controller_0.next_read        DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0008       memory_controller_0.next_write       DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0009       spi_mode_config2_0.next_b            DFN1E1C0               10         read_buffer_0.position[1]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0010       reset_pulse_0.CLK_OUT_48MHZ          NOR2B                  491        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
@K:CKID0011       spi_master_0.busy_enable_RNIL01R     NOR3A                  56         spi_mode_config2_0.byte_out_a[7]          No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 169MB peak: 179MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 171MB peak: 179MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 173MB peak: 179MB)


Start final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 171MB peak: 179MB)

@W: MT420 |Found inferred clock spi_mode_config2|ss_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.ss_b"

@W: MT420 |Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"

@W: MT420 |Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 12 20:51:17 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.982

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     81.5 MHz      10.000        12.268        -2.268     inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     83.3 MHz      10.000        12.008        -2.008     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     77.9 MHz      10.000        12.829        -2.829     inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     93.6 MHz      10.000        10.685        -0.685     inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     104.7 MHz     10.000        9.553         0.447      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     42.4 MHz      10.000        23.589        -9.982     inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     76.8 MHz      10.000        13.024        -3.023     inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     145.4 MHz     10.000        6.878         3.122      inferred     Inferred_clkgroup_2
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.447   |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.008  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  10.000      3.122   |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_master|busy_inferred_clock                |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock        |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.685  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -2.829  |  10.000      -1.808  |  No paths    -       |  No paths    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock   |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock        |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.982  |  10.000      -0.034  |  5.000       -4.613  |  5.000       -6.794
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                |  No paths    -       |  10.000      -3.024  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                  |  10.000      -2.268  |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                        Arrival           
Instance                                     Reference                        Type         Pin     Net                       Time        Slack 
                                             Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[1]                0.797       -2.268
spi_mode_config2_0.state_b[2]                CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[2]                0.628       -1.480
spi_mode_config2_0.tx_ss_counter[12]         CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       tx_ss_counter[12]         0.628       -1.479
spi_mode_config2_0.miso_high_counter[3]      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     Q       miso_high_counter[3]      0.797       -1.472
spi_mode_config2_0.tx_ss_counter[6]          CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       tx_ss_counter[6]          0.797       -1.414
spi_mode_config2_0.state_b[0]                CLK_26MHZ|GLA_inferred_clock     DFN1P0       Q       state_b[0]                0.797       -1.406
spi_mode_config2_0.tx_ss_counter[0]          CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       tx_ss_counter[0]          0.628       -1.390
spi_mode_config2_0.tx_ss_counter[1]          CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       tx_ss_counter[1]          0.628       -1.360
spi_mode_config2_0.miso_high_counter[0]      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     Q       miso_high_counter[0]      0.797       -1.350
spi_mode_config2_0.miso_high_counter[10]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       miso_high_counter[10]     0.797       -1.350
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                            Required           
Instance                                     Reference                        Type         Pin     Net                           Time         Slack 
                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[14]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[14]     9.417        -2.268
spi_mode_config2_0.miso_high_counter[18]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[18]     9.417        -2.114
spi_mode_config2_0.miso_ss_counter[0]        CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_2285_mux                    9.417        -1.986
spi_mode_config2_0.miso_high_counter[5]      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       N_66                          9.417        -1.608
spi_mode_config2_0.miso_high_counter[0]      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       N_383                         9.417        -1.496
spi_mode_config2_0.tx_ss_counter[0]          CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       tx_ss_counter_n0              9.417        -1.479
spi_mode_config2_0.tx_ss_counter[1]          CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       tx_ss_counter_n1              9.417        -1.479
spi_mode_config2_0.ss_b                      CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     D       N_445                         9.417        -1.414
spi_mode_config2_0.tx_ss_counter[11]         CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       tx_ss_counter_n11             9.417        -1.390
spi_mode_config2_0.miso_high_counter[2]      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       N_72                          9.417        -1.326
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.268

    Number of logic level(s):                6
    Starting point:                          spi_mode_config2_0.state_b[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                      DFN1C0     Q        Out     0.797     0.797       -         
state_b[1]                                         Net        -        -       1.788     -           24        
spi_mode_config2_0.state_b_RNIVSEP[2]              OR2A       B        In      -         2.585       -         
spi_mode_config2_0.state_b_RNIVSEP[2]              OR2A       Y        Out     0.699     3.284       -         
N_702                                              Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661[0]             OR2A       B        In      -         4.391       -         
spi_mode_config2_0.state_b_RNIT9661[0]             OR2A       Y        Out     0.699     5.090       -         
N_704                                              Net        -        -       1.641     -           18        
spi_mode_config2_0.state_b_RNITR8F9[0]             NOR2B      B        In      -         6.730       -         
spi_mode_config2_0.state_b_RNITR8F9[0]             NOR2B      Y        Out     0.679     7.409       -         
N_1116                                             Net        -        -       0.585     -           3         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]           OR2A       B        In      -         7.994       -         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]           OR2A       Y        Out     0.699     8.693       -         
miso_ss_countere                                   Net        -        -       1.288     -           11        
spi_mode_config2_0.miso_high_counter_RNO_0[14]     XA1C       C        In      -         9.980       -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]     XA1C       Y        Out     0.530     10.511      -         
N_2063_i_0                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]       AO1        C        In      -         10.744      -         
spi_mode_config2_0.miso_high_counter_RNO[14]       AO1        Y        Out     0.709     11.452      -         
miso_high_counter_RNO[14]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]           DFN1C0     D        In      -         11.685      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.268 is 5.395(44.0%) logic and 6.873(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                6
    Starting point:                          spi_mode_config2_0.state_b[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[18] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                      DFN1C0     Q        Out     0.797     0.797       -         
state_b[1]                                         Net        -        -       1.788     -           24        
spi_mode_config2_0.state_b_RNIVSEP[2]              OR2A       B        In      -         2.585       -         
spi_mode_config2_0.state_b_RNIVSEP[2]              OR2A       Y        Out     0.699     3.284       -         
N_702                                              Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661[0]             OR2A       B        In      -         4.391       -         
spi_mode_config2_0.state_b_RNIT9661[0]             OR2A       Y        Out     0.699     5.090       -         
N_704                                              Net        -        -       1.641     -           18        
spi_mode_config2_0.state_b_RNITR8F9[0]             NOR2B      B        In      -         6.730       -         
spi_mode_config2_0.state_b_RNITR8F9[0]             NOR2B      Y        Out     0.679     7.409       -         
N_1116                                             Net        -        -       0.585     -           3         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]           OR2A       B        In      -         7.994       -         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]           OR2A       Y        Out     0.699     8.693       -         
miso_ss_countere                                   Net        -        -       1.288     -           11        
spi_mode_config2_0.miso_high_counter_RNO_1[18]     NOR3B      C        In      -         9.980       -         
spi_mode_config2_0.miso_high_counter_RNO_1[18]     NOR3B      Y        Out     0.528     10.509      -         
N_1310                                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[18]       OR2        B        In      -         10.742      -         
spi_mode_config2_0.miso_high_counter_RNO[18]       OR2        Y        Out     0.556     11.298      -         
miso_high_counter_RNO[18]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[18]           DFN1C0     D        In      -         11.531      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.114 is 5.241(43.3%) logic and 6.873(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.986

    Number of logic level(s):                6
    Starting point:                          spi_mode_config2_0.state_b[1] / Q
    Ending point:                            spi_mode_config2_0.miso_ss_counter[0] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                   DFN1C0     Q        Out     0.797     0.797       -         
state_b[1]                                      Net        -        -       1.788     -           24        
spi_mode_config2_0.state_b_RNIVSEP[2]           OR2A       B        In      -         2.585       -         
spi_mode_config2_0.state_b_RNIVSEP[2]           OR2A       Y        Out     0.699     3.284       -         
N_702                                           Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661[0]          OR2A       B        In      -         4.391       -         
spi_mode_config2_0.state_b_RNIT9661[0]          OR2A       Y        Out     0.699     5.090       -         
N_704                                           Net        -        -       1.641     -           18        
spi_mode_config2_0.state_b_RNITR8F9[0]          NOR2B      B        In      -         6.730       -         
spi_mode_config2_0.state_b_RNITR8F9[0]          NOR2B      Y        Out     0.679     7.409       -         
N_1116                                          Net        -        -       0.585     -           3         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]        OR2A       B        In      -         7.994       -         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]        OR2A       Y        Out     0.699     8.693       -         
miso_ss_countere                                Net        -        -       1.288     -           11        
spi_mode_config2_0.miso_ss_counter_RNO_1[0]     AOI1B      C        In      -         9.980       -         
spi_mode_config2_0.miso_ss_counter_RNO_1[0]     AOI1B      Y        Out     0.438     10.419      -         
N_2285                                          Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_ss_counter_RNO[0]       MX2        S        In      -         10.652      -         
spi_mode_config2_0.miso_ss_counter_RNO[0]       MX2        Y        Out     0.519     11.170      -         
N_2285_mux                                      Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_ss_counter[0]           DFN1C0     D        In      -         11.403      -         
============================================================================================================
Total path delay (propagation time + setup) of 11.986 is 5.113(42.7%) logic and 6.873(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.608

    Number of logic level(s):                5
    Starting point:                          spi_mode_config2_0.state_b[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[5] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                   DFN1C0       Q        Out     0.797     0.797       -         
state_b[1]                                      Net          -        -       1.788     -           24        
spi_mode_config2_0.state_b_RNIVSEP[2]           OR2A         B        In      -         2.585       -         
spi_mode_config2_0.state_b_RNIVSEP[2]           OR2A         Y        Out     0.699     3.284       -         
N_702                                           Net          -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661[0]          OR2A         B        In      -         4.391       -         
spi_mode_config2_0.state_b_RNIT9661[0]          OR2A         Y        Out     0.699     5.090       -         
N_704                                           Net          -        -       1.641     -           18        
spi_mode_config2_0.state_b_RNITR8F9[0]          NOR2B        B        In      -         6.730       -         
spi_mode_config2_0.state_b_RNITR8F9[0]          NOR2B        Y        Out     0.679     7.409       -         
N_1116                                          Net          -        -       0.585     -           3         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]        OR2A         B        In      -         7.994       -         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]        OR2A         Y        Out     0.699     8.693       -         
miso_ss_countere                                Net          -        -       1.288     -           11        
spi_mode_config2_0.miso_high_counter_RNO[5]     NOR3         C        In      -         9.980       -         
spi_mode_config2_0.miso_high_counter_RNO[5]     NOR3         Y        Out     0.812     10.793      -         
N_66                                            Net          -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[5]         DFN1E0C0     D        In      -         11.026      -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.608 is 4.968(42.8%) logic and 6.640(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.496

    Number of logic level(s):                5
    Starting point:                          spi_mode_config2_0.state_b[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[0] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                   DFN1C0       Q        Out     0.797     0.797       -         
state_b[1]                                      Net          -        -       1.788     -           24        
spi_mode_config2_0.state_b_RNIVSEP[2]           OR2A         B        In      -         2.585       -         
spi_mode_config2_0.state_b_RNIVSEP[2]           OR2A         Y        Out     0.699     3.284       -         
N_702                                           Net          -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661[0]          OR2A         B        In      -         4.391       -         
spi_mode_config2_0.state_b_RNIT9661[0]          OR2A         Y        Out     0.699     5.090       -         
N_704                                           Net          -        -       1.641     -           18        
spi_mode_config2_0.state_b_RNITR8F9[0]          NOR2B        B        In      -         6.730       -         
spi_mode_config2_0.state_b_RNITR8F9[0]          NOR2B        Y        Out     0.679     7.409       -         
N_1116                                          Net          -        -       0.585     -           3         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]        OR2A         B        In      -         7.994       -         
spi_mode_config2_0.state_b_RNI9SEF9_0[0]        OR2A         Y        Out     0.699     8.693       -         
miso_ss_countere                                Net          -        -       1.288     -           11        
spi_mode_config2_0.miso_high_counter_RNO[0]     NOR2         B        In      -         9.980       -         
spi_mode_config2_0.miso_high_counter_RNO[0]     NOR2         Y        Out     0.699     10.680      -         
N_383                                           Net          -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[0]         DFN1E0C0     D        In      -         10.913      -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.496 is 4.856(42.2%) logic and 6.640(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -2.008
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.867
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.780
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -1.483
orbit_control_0.cntr[0]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                       0.797       -1.329
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -1.256
orbit_control_0.cntr[1]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                       0.797       -1.209
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -1.126
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -1.092
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -1.004
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -2.008
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.488
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -1.329
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -1.073
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.830
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -0.829
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.552
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.309
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        0.007 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.106 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.426
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.008

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.106     -           7         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.903       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.559       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         3.144       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.822       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.407       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     5.101       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.685       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.242       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.826       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.383       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.967       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.623       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.208       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.864       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         10.144      -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     11.193      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.426      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.008 is 6.882(57.3%) logic and 5.127(42.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.284
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.867

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.418       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         3.003       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.681       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.266       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     4.959       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.544       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.100       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.685       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.241       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.826       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.482       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.067       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.723       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         10.002      -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     11.051      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.284      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.867 is 6.919(58.3%) logic and 4.948(41.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.780

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.331       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         2.915       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.594       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.179       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     4.872       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.457       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.013       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.598       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.154       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.739       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.395       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         8.979       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.635       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.915       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     10.964      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.197      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.780 is 6.728(57.1%) logic and 5.052(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.905
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.488

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.106     -           7         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.903       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.559       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         3.144       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.822       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.407       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     5.101       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.685       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.242       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.826       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.383       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.967       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.623       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.208       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.864       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[20]          XOR2       A        In      -         10.144      -         
timestamp_0.TIMESTAMP_RNO[20]          XOR2       Y        Out     0.528     10.672      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         10.905      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.488 is 6.361(55.4%) logic and 5.127(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.483

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[3] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[3]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[3]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNI1ER[4]        NOR2B      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNI1ER[4]        NOR2B      Y        Out     0.679     2.507       -         
TIMESTAMP_c4_0                         Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      A        In      -         2.741       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.556     3.297       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         3.882       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     4.575       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.160       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     5.716       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.301       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     6.857       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.442       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.098       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         8.682       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.338       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.618       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     10.667      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         10.900      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.483 is 6.782(59.1%) logic and 4.701(40.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -2.829
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -2.433
i2c_interface2_0.state_a[1]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[1]         0.707       -1.808
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -1.719
i2c_interface2_0.state_a[0]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[0]         0.707       -1.581
i2c_interface2_0.state_a[3]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[3]         0.570       -1.487
i2c_interface2_0.data_cntr[0]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[0]       0.707       -1.089
i2c_interface2_0.data_mode[0]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       data_mode[0]       0.707       -1.080
i2c_interface2_0.init                   clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       init               0.707       -0.955
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       -0.883
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                       Required           
Instance                                 Reference                                        Type         Pin     Net                      Time         Slack 
                                         Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15          9.417        -2.829
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14          9.455        -2.626
i2c_interface2_0.data_cntr[2]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[2]          9.229        -1.808
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13          9.455        -1.790
i2c_interface2_0.data_cntr[3]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[3]          9.229        -1.613
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12          9.455        -0.954
i2c_interface2_0.data_cntr[1]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       un1_data_cntr_1_i[1]     9.229        -0.852
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11          9.455        -0.118
i2c_interface2_0.init2                   clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       init2_RNO                9.229        -0.000
i2c_interface2_0.sda_a                   clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1P0     D       sda_a_25                 9.229        0.018 
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.829

    Number of logic level(s):                11
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        B        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        Y        Out     0.679     2.334       -         
geig_counts_c1                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        A        In      -         2.613       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        Y        Out     0.556     3.170       -         
geig_counts_c2                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        A        In      -         3.450       -         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        Y        Out     0.556     4.006       -         
geig_counts_c3                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        A        In      -         4.286       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        Y        Out     0.556     4.842       -         
geig_counts_c4                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        B        In      -         5.427       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.679     6.105       -         
geig_counts_c6                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         6.690       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     7.368       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.648       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     8.204       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.484       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     9.041       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         9.320       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     9.877       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         10.156      -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     10.713      -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         10.993      -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     12.013      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         12.246      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.829 is 8.331(64.9%) logic and 4.498(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      12.081
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.626

    Number of logic level(s):                11
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        B        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        Y        Out     0.679     2.334       -         
geig_counts_c1                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        A        In      -         2.613       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        Y        Out     0.556     3.170       -         
geig_counts_c2                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        A        In      -         3.450       -         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        Y        Out     0.556     4.006       -         
geig_counts_c3                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        A        In      -         4.286       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        Y        Out     0.556     4.842       -         
geig_counts_c4                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        B        In      -         5.427       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.679     6.105       -         
geig_counts_c6                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         6.690       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     7.368       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.648       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     8.204       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.484       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     9.041       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         9.320       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     9.877       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         10.156      -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     10.713      -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         10.993      -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     11.848      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         12.081      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.626 is 8.128(64.4%) logic and 4.498(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.433

    Number of logic level(s):                11
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        A        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        Y        Out     0.556     1.938       -         
geig_counts_c1                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        A        In      -         2.218       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        Y        Out     0.556     2.774       -         
geig_counts_c2                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        A        In      -         3.054       -         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        Y        Out     0.556     3.610       -         
geig_counts_c3                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        A        In      -         3.890       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        Y        Out     0.556     4.446       -         
geig_counts_c4                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        B        In      -         5.031       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.679     5.710       -         
geig_counts_c6                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         6.294       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.973       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.252       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.809       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.088       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.645       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.925       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     9.481       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         9.761       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     10.317      -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         10.597      -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     11.618      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         11.851      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.433 is 8.209(66.0%) logic and 4.225(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.230

    Number of logic level(s):                11
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        A        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNIB64A[1]       NOR2B        Y        Out     0.556     1.938       -         
geig_counts_c1                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        A        In      -         2.218       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR2B        Y        Out     0.556     2.774       -         
geig_counts_c2                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        A        In      -         3.054       -         
geig_data_handling_0.geig_counts_RNIQG8K[3]       NOR2B        Y        Out     0.556     3.610       -         
geig_counts_c3                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        A        In      -         3.890       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR2B        Y        Out     0.556     4.446       -         
geig_counts_c4                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        B        In      -         5.031       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.679     5.710       -         
geig_counts_c6                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         6.294       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.973       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.252       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.809       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.088       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.645       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         8.925       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     9.481       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         9.761       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     10.317      -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         10.597      -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     11.452      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         11.685      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.230 is 8.006(65.5%) logic and 4.225(34.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.808

    Number of logic level(s):                7
    Starting point:                          i2c_interface2_0.state_a[1] / Q
    Ending point:                            i2c_interface2_0.data_cntr[2] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[1]              DFN0E0C0     Q        Out     0.707     0.707       -         
state_a[1]                               Net          -        -       1.542     -           15        
i2c_interface2_0.state_a_RNIGEVU[3]      OR2A         B        In      -         2.249       -         
i2c_interface2_0.state_a_RNIGEVU[3]      OR2A         Y        Out     0.699     2.948       -         
N_151                                    Net          -        -       1.210     -           9         
i2c_interface2_0.state_a_RNIO5FE1[2]     NOR2         A        In      -         4.158       -         
i2c_interface2_0.state_a_RNIO5FE1[2]     NOR2         Y        Out     0.549     4.707       -         
N_367                                    Net          -        -       0.585     -           3         
i2c_interface2_0.state_a_RNI8TB15[0]     NOR2B        B        In      -         5.291       -         
i2c_interface2_0.state_a_RNI8TB15[0]     NOR2B        Y        Out     0.558     5.850       -         
N_231                                    Net          -        -       1.032     -           6         
i2c_interface2_0.state_a_RNI0ONH7[0]     OR2          B        In      -         6.882       -         
i2c_interface2_0.state_a_RNI0ONH7[0]     OR2          Y        Out     0.556     7.438       -         
un1_data_cntr_0_sqmuxa_2_1[0]            Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m1      NOR2B        A        In      -         7.718       -         
i2c_interface2_0.un1_data_cntr_1.m1      NOR2B        Y        Out     0.528     8.246       -         
N_2                                      Net          -        -       0.585     -           3         
i2c_interface2_0.un1_data_cntr_1.m4      MIN3         B        In      -         8.831       -         
i2c_interface2_0.un1_data_cntr_1.m4      MIN3         Y        Out     1.064     9.895       -         
i2_mux                                   Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[2]        XO1A         A        In      -         10.128      -         
i2c_interface2_0.data_cntr_RNO[2]        XO1A         Y        Out     0.677     10.804      -         
data_cntr_12[2]                          Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[2]            DFN0C0       D        In      -         11.037      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.808 is 6.109(51.7%) logic and 5.699(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.685
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.654
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.502 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.526 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.646 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.681 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.733 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       0.840 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.871 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       1.587 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.685
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.248 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.526 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.227 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.459 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.206 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.438 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.091 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.185 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.406 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.685

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.094       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.794       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.027      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.685 is 6.852(64.1%) logic and 3.833(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.655

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.188       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.773       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.472       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.056       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.869       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.148       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.848       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.127       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.827       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.106       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.806       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.085       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.784       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.064       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.764       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.997       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.655 is 6.822(64.0%) logic and 3.833(36.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.248

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.094       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.752 is 6.153(63.1%) logic and 3.600(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.278

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.188       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.773       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.472       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.056       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.869       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.148       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.848       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.127       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.827       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.106       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.806       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.085       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.784       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.064       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.722 is 6.123(63.0%) logic and 3.600(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.502

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n3_0_o2       OR2A         A        In      -         1.734       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.581     2.315       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         2.900       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     3.712       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         3.991       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     4.691       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         4.970       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     5.670       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         5.949       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     6.649       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         6.928       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     7.628       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         7.907       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     8.607       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         8.840       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.498 is 6.175(65.0%) logic and 3.323(35.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.447
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.477
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.301
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.368
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.453
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[6]      0.628       1.508
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       1.509
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       1.825
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.825
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       1.870
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.447
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.050
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.148
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.379
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_30                  9.342        1.603
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        1.980
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        1.987
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_32                  9.342        2.358
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.528
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_29                  9.342        2.536
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.447

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]           DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]     Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3              OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B         Y        Out     0.558     2.374       -         
N_8                                            Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2      OR2A         Y        Out     0.699     3.932       -         
N_22                                           Net          -        -       0.858     -           4         
write_address_traversal_0.address_m6_0_a2      NOR3B        C        In      -         4.790       -         
write_address_traversal_0.address_m6_0_a2      NOR3B        Y        Out     0.528     5.318       -         
address_N_13_mux                               Net          -        -       0.858     -           4         
write_address_traversal_0.address_n13_0_o2     OR2B         A        In      -         6.176       -         
write_address_traversal_0.address_n13_0_o2     OR2B         Y        Out     0.528     6.704       -         
N_32                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n14_0_o2     OR2A         B        In      -         6.984       -         
write_address_traversal_0.address_n14_0_o2     OR2A         Y        Out     0.699     7.683       -         
N_33                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n15_0_o2     OR2A         B        In      -         7.963       -         
write_address_traversal_0.address_n15_0_o2     OR2A         Y        Out     0.699     8.662       -         
N_34                                           Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]          DFN1E0C0     E        In      -         8.895       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.553 is 4.998(52.3%) logic and 4.555(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[43]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[43]      0.797       -9.982
memory_controller_0.mag_prev[27]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[27]      0.797       -9.668
memory_controller_0.geig_prev[32]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[32]     0.797       -9.580
memory_controller_0.geig_prev[41]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[41]     0.797       -9.541
memory_controller_0.geig_prev[29]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[29]     0.797       -9.296
memory_controller_0.geig_prev[45]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[45]     0.797       -9.296
memory_controller_0.geig_prev[33]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[33]     0.797       -9.266
memory_controller_0.geig_prev[10]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[10]     0.797       -9.227
memory_controller_0.mag_prev[73]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[73]      0.797       -9.221
memory_controller_0.mag_prev[70]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[70]      0.797       -9.181
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required           
Instance                                Reference                                    Type         Pin     Net                   Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.schedule_0[6]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]        9.380        -9.982
memory_controller_0.schedule_0[7]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]        9.380        -9.982
memory_controller_0.schedule[5]         reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]        9.417        -9.785
memory_controller_0.schedule_1[2]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]        9.417        -9.785
memory_controller_0.schedule_1[3]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]        9.417        -9.785
memory_controller_0.schedule_2[0]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[0]        9.417        -9.785
memory_controller_0.schedule_2[1]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[1]        9.417        -9.785
memory_controller_0.schedule_2[4]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[4]        9.417        -9.785
memory_controller_0.data_buffer[48]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[48]     9.455        -9.386
memory_controller_0.data_buffer[50]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[50]     9.455        -9.386
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      19.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.982

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_0[6] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[43]                 DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[43]                                     Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       Y        Out     0.442     1.472       -         
un1_MAG_DATA_43                                  Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_69_15                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_69_23                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_69_27                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        C        In      -         4.559       -         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_69_29                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        C        In      -         5.604       -         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        A        In      -         7.604       -         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        Y        Out     0.528     8.132       -         
mag_buffer4_3                                    Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      B        In      -         9.879       -         
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      Y        Out     0.656     10.535      -         
schedule_1_RNI0GB672[2]                          Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       B        In      -         10.768      -         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       Y        Out     0.699     11.467      -         
N_642                                            Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       B        In      -         13.213      -         
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       Y        Out     0.558     13.772      -         
un1_schedule_20                                  Net        -        -       1.767     -           23        
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      B        In      -         15.538      -         
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      Y        Out     0.679     16.217      -         
schedule_0_sqmuxa_3                              Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNI25V177[0]     OR3        C        In      -         16.450      -         
memory_controller_0.write_count_RNI25V177[0]     OR3        Y        Out     0.812     17.262      -         
un1_num_cycles17                                 Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[6]            NOR2B      B        In      -         18.450      -         
memory_controller_0.schedule_0_RNO[6]            NOR2B      Y        Out     0.679     19.129      -         
schedule_29[6]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[6]                DFN1C0     D        In      -         19.362      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.982 is 10.249(51.3%) logic and 9.734(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      19.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.982

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_0[7] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[43]                 DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[43]                                     Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       Y        Out     0.442     1.472       -         
un1_MAG_DATA_43                                  Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_69_15                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_69_23                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_69_27                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        C        In      -         4.559       -         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_69_29                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        C        In      -         5.604       -         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        A        In      -         7.604       -         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        Y        Out     0.528     8.132       -         
mag_buffer4_3                                    Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      B        In      -         9.879       -         
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      Y        Out     0.656     10.535      -         
schedule_1_RNI0GB672[2]                          Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       B        In      -         10.768      -         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       Y        Out     0.699     11.467      -         
N_642                                            Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       B        In      -         13.213      -         
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       Y        Out     0.558     13.772      -         
un1_schedule_20                                  Net        -        -       1.767     -           23        
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      B        In      -         15.538      -         
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      Y        Out     0.679     16.217      -         
schedule_0_sqmuxa_3                              Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNI25V177[0]     OR3        C        In      -         16.450      -         
memory_controller_0.write_count_RNI25V177[0]     OR3        Y        Out     0.812     17.262      -         
un1_num_cycles17                                 Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[7]            NOR2B      B        In      -         18.450      -         
memory_controller_0.schedule_0_RNO[7]            NOR2B      Y        Out     0.679     19.129      -         
schedule_29[7]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[7]                DFN1C0     D        In      -         19.362      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.982 is 10.249(51.3%) logic and 9.734(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.202
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.785

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_2[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[43]                 DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[43]                                     Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       Y        Out     0.442     1.472       -         
un1_MAG_DATA_43                                  Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_69_15                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_69_23                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_69_27                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        C        In      -         4.559       -         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_69_29                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        C        In      -         5.604       -         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        A        In      -         7.604       -         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        Y        Out     0.528     8.132       -         
mag_buffer4_3                                    Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      B        In      -         9.879       -         
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      Y        Out     0.656     10.535      -         
schedule_1_RNI0GB672[2]                          Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       B        In      -         10.768      -         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       Y        Out     0.699     11.467      -         
N_642                                            Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       B        In      -         13.213      -         
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       Y        Out     0.558     13.772      -         
un1_schedule_20                                  Net        -        -       1.767     -           23        
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      B        In      -         15.538      -         
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      Y        Out     0.679     16.217      -         
schedule_0_sqmuxa_3                              Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNI25V177[0]     OR3        C        In      -         16.450      -         
memory_controller_0.write_count_RNI25V177[0]     OR3        Y        Out     0.812     17.262      -         
un1_num_cycles17                                 Net        -        -       1.188     -           8         
memory_controller_0.schedule_2_RNO[0]            MX2        S        In      -         18.450      -         
memory_controller_0.schedule_2_RNO[0]            MX2        Y        Out     0.519     18.969      -         
schedule_29[0]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[0]                DFN1C0     D        In      -         19.202      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.785 is 10.051(50.8%) logic and 9.734(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.202
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.785

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_2[1] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[43]                 DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[43]                                     Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       Y        Out     0.442     1.472       -         
un1_MAG_DATA_43                                  Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_69_15                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_69_23                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_69_27                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        C        In      -         4.559       -         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_69_29                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        C        In      -         5.604       -         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        A        In      -         7.604       -         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        Y        Out     0.528     8.132       -         
mag_buffer4_3                                    Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      B        In      -         9.879       -         
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      Y        Out     0.656     10.535      -         
schedule_1_RNI0GB672[2]                          Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       B        In      -         10.768      -         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       Y        Out     0.699     11.467      -         
N_642                                            Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       B        In      -         13.213      -         
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       Y        Out     0.558     13.772      -         
un1_schedule_20                                  Net        -        -       1.767     -           23        
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      B        In      -         15.538      -         
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      Y        Out     0.679     16.217      -         
schedule_0_sqmuxa_3                              Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNI25V177[0]     OR3        C        In      -         16.450      -         
memory_controller_0.write_count_RNI25V177[0]     OR3        Y        Out     0.812     17.262      -         
un1_num_cycles17                                 Net        -        -       1.188     -           8         
memory_controller_0.schedule_2_RNO[1]            MX2        S        In      -         18.450      -         
memory_controller_0.schedule_2_RNO[1]            MX2        Y        Out     0.519     18.969      -         
schedule_29[1]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[1]                DFN1C0     D        In      -         19.202      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.785 is 10.051(50.8%) logic and 9.734(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.202
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.785

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_1[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[43]                 DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[43]                                     Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIVL4U[43]         XOR2       Y        Out     0.442     1.472       -         
un1_MAG_DATA_43                                  Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2C5S1[27]        XO1        Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_69_15                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIMD5F3[0]         OR3        Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_69_23                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIGT8U6[20]        OR3        Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_69_27                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        C        In      -         4.559       -         
memory_controller_0.mag_prev_RNIAVK5E[9]         OR3        Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_69_29                            Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        C        In      -         5.604       -         
memory_controller_0.mag_prev_RNICN68T[16]        OR3        Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        A        In      -         7.604       -         
memory_controller_0.mag_prev_RNI5IRS32[12]       OR3        Y        Out     0.528     8.132       -         
mag_buffer4_3                                    Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      B        In      -         9.879       -         
memory_controller_0.schedule_1_RNI0GB672[2]      NOR3B      Y        Out     0.656     10.535      -         
schedule_1_RNI0GB672[2]                          Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       B        In      -         10.768      -         
memory_controller_0.schedule_1_RNIV8R482[2]      NOR2       Y        Out     0.699     11.467      -         
N_642                                            Net        -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       B        In      -         13.213      -         
memory_controller_0.schedule_1_RNIQ3JTB2[3]      OR2B       Y        Out     0.558     13.772      -         
un1_schedule_20                                  Net        -        -       1.767     -           23        
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      B        In      -         15.538      -         
memory_controller_0.write_count_RNIUQGGD2[0]     NOR2B      Y        Out     0.679     16.217      -         
schedule_0_sqmuxa_3                              Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNI25V177[0]     OR3        C        In      -         16.450      -         
memory_controller_0.write_count_RNI25V177[0]     OR3        Y        Out     0.812     17.262      -         
un1_num_cycles17                                 Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNO[2]            MX2        S        In      -         18.450      -         
memory_controller_0.schedule_1_RNO[2]            MX2        Y        Out     0.519     18.969      -         
schedule_29[2]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[2]                DFN1C0     D        In      -         19.202      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.785 is 10.051(50.8%) logic and 9.734(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_master|busy_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                       Arrival           
Instance                                    Reference                          Type       Pin     Net                      Time        Slack 
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -3.023
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -2.866
spi_mode_config2_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -2.789
spi_mode_config2_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[4]              0.707       -2.682
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -2.582
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -2.553
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -2.506
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -1.916
spi_mode_config2_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state[0]              0.707       -1.847
spi_mode_config2_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -1.681
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                           Required           
Instance                                        Reference                          Type         Pin     Net                        Time         Slack 
                                                Clock                                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[5]         spi_master|busy_inferred_clock     DFN0C0       D       tx_packet_counter_8[5]     9.229        -3.023
spi_mode_config2_0.byte_out_a[3]                spi_master|busy_inferred_clock     DFN0C0       D       N_182                      9.229        -2.640
spi_mode_config2_0.tx_packet_counter[4]         spi_master|busy_inferred_clock     DFN0C0       D       tx_packet_counter_8[4]     9.229        -2.234
spi_mode_config2_0.byte_out_a[1]                spi_master|busy_inferred_clock     DFN0C0       D       N_187                      9.229        -2.168
spi_mode_config2_0.byte_out_a[0]                spi_master|busy_inferred_clock     DFN0C0       D       N_195                      9.229        -2.104
spi_mode_config2_0.tx_packet_counter[3]         spi_master|busy_inferred_clock     DFN0C0       D       I_22                       9.229        -1.234
spi_mode_config2_0.poll_interupt_counter[3]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_51                       9.229        -1.220
spi_mode_config2_0.tx_state[1]                  spi_master|busy_inferred_clock     DFN0C0       D       N_25                       9.229        -1.185
spi_mode_config2_0.poll_interupt_counter[0]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_16                       9.229        -1.069
spi_mode_config2_0.poll_interupt_counter[1]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_55                       9.229        -1.050
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.024

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]                DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                   Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]        OR3        B        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]        OR3        Y        Out     0.773     2.337       -         
N_712                                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]       OR2        B        In      -         2.617       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]       OR2        Y        Out     0.699     3.317       -         
N_715                                                  Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_packet_counter_RNIF42A2_0[5]     NOR2       B        In      -         4.423       -         
spi_mode_config2_0.tx_packet_counter_RNIF42A2_0[5]     NOR2       Y        Out     0.699     5.122       -         
tx_N_6_1                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNICS1O8[3]                NOR3A      C        In      -         5.355       -         
spi_mode_config2_0.tx_state_RNICS1O8[3]                NOR3A      Y        Out     0.694     6.049       -         
tx_N_8_mux                                             Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1         AND2       B        In      -         6.329       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1         AND2       Y        Out     0.679     7.007       -         
DWACT_ADD_CI_0_TMP[0]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27        NOR2B      A        In      -         7.287       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27        NOR2B      Y        Out     0.556     7.843       -         
DWACT_ADD_CI_0_g_array_1[0]                            Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33        NOR2B      A        In      -         8.428       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33        NOR2B      Y        Out     0.556     8.984       -         
DWACT_ADD_CI_0_g_array_2[0]                            Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29        NOR2B      A        In      -         9.264       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29        NOR2B      Y        Out     0.556     9.820       -         
DWACT_ADD_CI_0_g_array_12_1[0]                         Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26        XOR2       B        In      -         10.053      -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26        XOR2       Y        Out     1.013     11.067      -         
un1_tx_packet_counter_3[5]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]            OA1        C        In      -         11.300      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]            OA1        Y        Out     0.720     12.020      -         
tx_packet_counter_8[5]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]                DFN0C0     D        In      -         12.253      -         
===================================================================================================================
Total path delay (propagation time + setup) of 13.024 is 8.423(64.7%) logic and 4.600(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.866

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_packet_counter[1] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[1]                DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[1]                                   Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]        OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]        OR3        Y        Out     0.812     2.377       -         
byte_out_a_20_i_i_o2_1[2]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]       OR2        A        In      -         2.610       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]       OR2        Y        Out     0.549     3.159       -         
N_715                                                  Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_packet_counter_RNIF42A2_0[5]     NOR2       B        In      -         4.265       -         
spi_mode_config2_0.tx_packet_counter_RNIF42A2_0[5]     NOR2       Y        Out     0.699     4.965       -         
tx_N_6_1                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNICS1O8[3]                NOR3A      C        In      -         5.198       -         
spi_mode_config2_0.tx_state_RNICS1O8[3]                NOR3A      Y        Out     0.694     5.891       -         
tx_N_8_mux                                             Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1         AND2       B        In      -         6.171       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1         AND2       Y        Out     0.679     6.850       -         
DWACT_ADD_CI_0_TMP[0]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27        NOR2B      A        In      -         7.129       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27        NOR2B      Y        Out     0.556     7.686       -         
DWACT_ADD_CI_0_g_array_1[0]                            Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33        NOR2B      A        In      -         8.270       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33        NOR2B      Y        Out     0.556     8.827       -         
DWACT_ADD_CI_0_g_array_2[0]                            Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29        NOR2B      A        In      -         9.106       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29        NOR2B      Y        Out     0.556     9.663       -         
DWACT_ADD_CI_0_g_array_12_1[0]                         Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26        XOR2       B        In      -         9.896       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26        XOR2       Y        Out     1.013     10.909      -         
un1_tx_packet_counter_3[5]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]            OA1        C        In      -         11.142      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]            OA1        Y        Out     0.720     11.862      -         
tx_packet_counter_8[5]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]                DFN0C0     D        In      -         12.095      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.866 is 8.312(64.6%) logic and 4.554(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.019
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.790

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_packet_counter[0] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[0]                DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[0]                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]        OR3        C        In      -         1.291       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]        OR3        Y        Out     0.812     2.103       -         
N_712                                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]       OR2        B        In      -         2.383       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]       OR2        Y        Out     0.699     3.083       -         
N_715                                                  Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_packet_counter_RNIF42A2_0[5]     NOR2       B        In      -         4.189       -         
spi_mode_config2_0.tx_packet_counter_RNIF42A2_0[5]     NOR2       Y        Out     0.699     4.888       -         
tx_N_6_1                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNICS1O8[3]                NOR3A      C        In      -         5.121       -         
spi_mode_config2_0.tx_state_RNICS1O8[3]                NOR3A      Y        Out     0.694     5.815       -         
tx_N_8_mux                                             Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1         AND2       B        In      -         6.095       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1         AND2       Y        Out     0.679     6.773       -         
DWACT_ADD_CI_0_TMP[0]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27        NOR2B      A        In      -         7.053       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27        NOR2B      Y        Out     0.556     7.609       -         
DWACT_ADD_CI_0_g_array_1[0]                            Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33        NOR2B      A        In      -         8.194       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33        NOR2B      Y        Out     0.556     8.750       -         
DWACT_ADD_CI_0_g_array_2[0]                            Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29        NOR2B      A        In      -         9.030       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29        NOR2B      Y        Out     0.556     9.586       -         
DWACT_ADD_CI_0_g_array_12_1[0]                         Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26        XOR2       B        In      -         9.819       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26        XOR2       Y        Out     1.013     10.833      -         
un1_tx_packet_counter_3[5]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]            OA1        C        In      -         11.066      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]            OA1        Y        Out     0.720     11.786      -         
tx_packet_counter_8[5]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]                DFN0C0     D        In      -         12.019      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.790 is 8.463(66.2%) logic and 4.327(33.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.682

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_state[4] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_state[4]                      DFN0C0     Q        Out     0.707     0.707       -         
tx_state[4]                                         Net        -        -       1.188     -           8         
spi_mode_config2_0.tx_state_RNIOG2S[4]              OR2A       A        In      -         1.895       -         
spi_mode_config2_0.tx_state_RNIOG2S[4]              OR2A       Y        Out     0.504     2.399       -         
N_814                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIUB081[4]             OR2A       A        In      -         3.326       -         
spi_mode_config2_0.tx_state_RNIUB081[4]             OR2A       Y        Out     0.581     3.907       -         
tx_packet_counter_1_sqmuxa_i_0_o2_0_0               Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_state_RNI5V434[3]             NOR3A      C        In      -         4.187       -         
spi_mode_config2_0.tx_state_RNI5V434[3]             NOR3A      Y        Out     0.774     4.961       -         
tx_m4_1                                             Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNICS1O8[3]             NOR3A      A        In      -         5.194       -         
spi_mode_config2_0.tx_state_RNICS1O8[3]             NOR3A      Y        Out     0.718     5.912       -         
tx_N_8_mux                                          Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1      AND2       B        In      -         6.192       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1      AND2       Y        Out     0.558     6.750       -         
DWACT_ADD_CI_0_TMP[0]                               Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27     NOR2B      A        In      -         7.030       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27     NOR2B      Y        Out     0.528     7.558       -         
DWACT_ADD_CI_0_g_array_1[0]                         Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33     NOR2B      A        In      -         8.143       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33     NOR2B      Y        Out     0.528     8.671       -         
DWACT_ADD_CI_0_g_array_2[0]                         Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29     NOR2B      A        In      -         8.951       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29     NOR2B      Y        Out     0.528     9.479       -         
DWACT_ADD_CI_0_g_array_12_1[0]                      Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26     XOR2       B        In      -         9.712       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26     XOR2       Y        Out     1.013     10.725      -         
un1_tx_packet_counter_3[5]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]         OA1        C        In      -         10.958      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]         OA1        Y        Out     0.720     11.678      -         
tx_packet_counter_8[5]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]             DFN0C0     D        In      -         11.912      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.682 is 7.931(62.5%) logic and 4.751(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.869
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.640

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        B        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.773     2.337       -         
N_712                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.617       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.317       -         
N_715                                                Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       B        In      -         4.423       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       Y        Out     0.699     5.122       -         
N_801                                                Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_state_RNIQ09M2_0[3]            OR2        A        In      -         5.980       -         
spi_mode_config2_0.tx_state_RNIQ09M2_0[3]            OR2        Y        Out     0.549     6.529       -         
N_902                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR2A      B        In      -         6.809       -         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR2A      Y        Out     0.440     7.249       -         
N_2253                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_exit_counter_RNI36253[2]       OR2        A        In      -         7.482       -         
spi_mode_config2_0.tx_exit_counter_RNI36253[2]       OR2        Y        Out     0.393     7.875       -         
N_824                                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNI6JBD4[3]              OR2        B        In      -         8.459       -         
spi_mode_config2_0.tx_state_RNI6JBD4[3]              OR2        Y        Out     0.556     9.016       -         
N_1646                                               Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1        A        In      -         9.600       -         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1        Y        Out     1.064     10.664      -         
N_1154                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        C        In      -         10.897      -         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        Y        Out     0.739     11.636      -         
N_182                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                     DFN0C0     D        In      -         11.869      -         
=================================================================================================================
Total path delay (propagation time + setup) of 12.640 is 7.390(58.5%) logic and 5.250(41.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|ss_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                              Arrival          
Instance                    Reference                                Type     Pin     Net                         Time        Slack
                            Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0     spi_mode_config2|ss_b_inferred_clock     DLN1     Q       spi_master_0_chip_rdy_0     0.588       3.122
===================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                             Required          
Instance                    Reference                                Type       Pin     Net      Time         Slack
                            Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------
spi_master_0.mosi_d         spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_28     9.186        3.122
spi_master_0.state_d[1]     spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_26     9.186        3.305
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.186
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.186

    - Propagation time:                      6.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.122

    Number of logic level(s):                4
    Starting point:                          spi_master_0.chip_rdy_0 / Q
    Ending point:                            spi_master_0.mosi_d / D
    The start point is clocked by            spi_mode_config2|ss_b_inferred_clock [falling] on pin G
    The end   point is clocked by            spi_mode_config2|ss_b_inferred_clock [rising] on pin G

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0              DLN1       Q        Out     0.588     0.588       -         
spi_master_0_chip_rdy_0              Net        -        -       1.510     -           14        
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      A        In      -         2.098       -         
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      Y        Out     0.718     2.816       -         
N_131                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNIB6A31[1]     OA1C       B        In      -         3.049       -         
spi_master_0.state_q_RNIB6A31[1]     OA1C       Y        Out     0.974     4.023       -         
N_140                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNILKEI2[1]     OR2A       B        In      -         4.256       -         
spi_master_0.state_q_RNILKEI2[1]     OR2A       Y        Out     0.556     4.812       -         
N_71                                 Net        -        -       0.280     -           2         
spi_master_0.mosi_d_RNO              NOR3       C        In      -         5.092       -         
spi_master_0.mosi_d_RNO              NOR3       Y        Out     0.739     5.831       -         
N_28                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d                  DLN0C0     D        In      -         6.064       -         
=================================================================================================
Total path delay (propagation time + setup) of 1.878 is -0.611(-32.5%) logic and 2.489(132.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 172MB peak: 179MB)


Finished timing report (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 172MB peak: 179MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell full_system.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    39      1.0       39.0
             AND2A     1      1.0        1.0
              AND3   113      1.0      113.0
               AO1    78      1.0       78.0
              AO12     1      1.0        1.0
              AO13    15      1.0       15.0
              AO18     2      1.0        2.0
              AO1A    71      1.0       71.0
              AO1B    11      1.0       11.0
              AO1C     6      1.0        6.0
              AO1D    16      1.0       16.0
              AOI1     9      1.0        9.0
             AOI1A     1      1.0        1.0
             AOI1B    22      1.0       22.0
               AX1     8      1.0        8.0
              AX1A     6      1.0        6.0
              AX1B     1      1.0        1.0
              AX1C    25      1.0       25.0
              AX1E     2      1.0        2.0
             AXOI1     1      1.0        1.0
             AXOI5     2      1.0        2.0
             AXOI7     1      1.0        1.0
              BUFF     3      1.0        3.0
            CLKINT     5      0.0        0.0
               GND    18      0.0        0.0
               INV    31      1.0       31.0
              MIN3     1      1.0        1.0
               MX2   372      1.0      372.0
              MX2A     7      1.0        7.0
              MX2B    26      1.0       26.0
              MX2C     5      1.0        5.0
              NOR2    97      1.0       97.0
             NOR2A   205      1.0      205.0
             NOR2B   255      1.0      255.0
              NOR3    46      1.0       46.0
             NOR3A    86      1.0       86.0
             NOR3B    89      1.0       89.0
             NOR3C    92      1.0       92.0
               OA1    26      1.0       26.0
              OA1A    17      1.0       17.0
              OA1B    13      1.0       13.0
              OA1C    21      1.0       21.0
              OAI1     4      1.0        4.0
               OR2   144      1.0      144.0
              OR2A   104      1.0      104.0
              OR2B    42      1.0       42.0
               OR3   162      1.0      162.0
              OR3A    26      1.0       26.0
              OR3B    20      1.0       20.0
              OR3C    10      1.0       10.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    18      0.0        0.0
               XA1    20      1.0       20.0
              XA1A     9      1.0        9.0
              XA1B    16      1.0       16.0
              XA1C    12      1.0       12.0
              XAI1     5      1.0        5.0
             XAI1A     3      1.0        3.0
             XNOR2    26      1.0       26.0
             XNOR3     9      1.0        9.0
               XO1    51      1.0       51.0
              XO1A     1      1.0        1.0
              XOR2   244      1.0      244.0
              XOR3     2      1.0        2.0


            DFN0C0    43      1.0       43.0
          DFN0E0C0    70      1.0       70.0
          DFN0E0P0     7      1.0        7.0
          DFN0E1C0    38      1.0       38.0
          DFN0E1P0     3      1.0        3.0
            DFN0P0    10      1.0       10.0
            DFN1C0   368      1.0      368.0
          DFN1E0C0    78      1.0       78.0
          DFN1E0P0     1      1.0        1.0
          DFN1E1C0   343      1.0      343.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0    42      1.0       42.0
            DLN0C0    23      1.0       23.0
            DLN0P0     1      1.0        1.0
              DLN1     2      1.0        2.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  3807              3765.0


  IO Cell usage:
              cell count
             BIBUF    33
             INBUF     4
            OUTBUF    37
                   -----
             TOTAL    74


Core Cells         : 3765 of 24576 (15%)
IO Cells           : 74

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 59MB peak: 179MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime
# Tue Apr 12 20:51:17 2016

###########################################################]
