#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 29 15:43:39 2017
# Process ID: 7776
# Current directory: C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1
# Command line: vivado.exe -log Project_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project_top.tcl
# Log file: C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/Project_top.vds
# Journal file: C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Project_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/XD58_Project/My_ip_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XD58_test/project_xd58/project_xd58.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_microblaze_0_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_microblaze_0_axi_intc_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_axi_intc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_microblaze_0_xlconcat_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_xlconcat_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_mdm_1_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mdm_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_rst_mig_7series_0_83M_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_rst_mig_7series_0_83M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_axi_timer_0_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_timer_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_axi_uartlite_0_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_uartlite_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_axi_ethernetlite_0_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_dlmb_v10_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_dlmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_ilmb_v10_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_ilmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_dlmb_bram_if_cntlr_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_dlmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sub_BD_ilmb_bram_if_cntlr_0' generated file not found 'c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_ilmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 397.031 ; gain = 154.137
Command: synth_design -top Project_top -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 636 
WARNING: [Synth 8-2611] redeclaration of ansi port sys_rstn1 is not allowed [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/system_rstn.v:37]
WARNING: [Synth 8-976] sys_rstn1 has already been declared [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/system_rstn.v:37]
WARNING: [Synth 8-2654] second declaration of sys_rstn1 ignored [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/system_rstn.v:37]
INFO: [Synth 8-994] sys_rstn1 is declared here [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/system_rstn.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 507.809 ; gain = 85.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_top' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:23]
	Parameter COMPRESS_POINT bound to: 16'b0000000000100000 
	Parameter DDR_DEFAULT_START_ADDR_A bound to: -2143289344 - type: integer 
	Parameter DDR_DEFAULT_START_ADDR_B bound to: -2010120192 - type: integer 
	Parameter DDR_DEFAULT_START_ADDR_C bound to: -1876951040 - type: integer 
	Parameter DDR_DEFAULT_START_ADDR_D bound to: -1743781888 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PLL_ip' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.v:74]
INFO: [Synth 8-638] synthesizing module 'PLL_ip_clk_wiz' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip_clk_wiz.v:72]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 40.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 50.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'PLL_ip_clk_wiz' (4#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip_clk_wiz.v:72]
INFO: [Synth 8-256] done synthesizing module 'PLL_ip' (5#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.v:74]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'system_rstn' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/system_rstn.v:23]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'system_rstn' (8#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/system_rstn.v:23]
INFO: [Synth 8-638] synthesizing module 'par_updata' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:23]
INFO: [Synth 8-638] synthesizing module 'series_data_ctrl' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_ctrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'series_data_ctrl' (9#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_ctrl.v:23]
WARNING: [Synth 8-5788] Register series_comp_point_A_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:140]
WARNING: [Synth 8-5788] Register series_comp_point_B_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:141]
WARNING: [Synth 8-5788] Register series_comp_point_C_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:142]
WARNING: [Synth 8-5788] Register series_comp_point_D_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:143]
WARNING: [Synth 8-5788] Register ddr3_wr_start_addr_A_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:156]
WARNING: [Synth 8-5788] Register ddr3_wr_start_addr_B_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:157]
WARNING: [Synth 8-5788] Register ddr3_wr_start_addr_C_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:158]
WARNING: [Synth 8-5788] Register ddr3_wr_start_addr_D_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:159]
WARNING: [Synth 8-5788] Register ddr3_wr_over_addr_A_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:160]
WARNING: [Synth 8-5788] Register ddr3_wr_over_addr_B_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:161]
WARNING: [Synth 8-5788] Register ddr3_wr_over_addr_C_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:162]
WARNING: [Synth 8-5788] Register ddr3_wr_over_addr_D_reg in module par_updata is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:163]
INFO: [Synth 8-256] done synthesizing module 'par_updata' (10#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/par_updata.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_A' does not match port width (32) of module 'par_updata' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:430]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_B' does not match port width (32) of module 'par_updata' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:431]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_C' does not match port width (32) of module 'par_updata' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:432]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_D' does not match port width (32) of module 'par_updata' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:433]
INFO: [Synth 8-638] synthesizing module 'AD_deal_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_deal_block.v:23]
INFO: [Synth 8-638] synthesizing module 'ADC_module' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ADC_module.v:2]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ADC_module.v:51]
INFO: [Synth 8-638] synthesizing module 'AD_frame' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:23]
	Parameter STATE0 bound to: 4'b0001 
	Parameter STATE1 bound to: 4'b0010 
	Parameter STATE2 bound to: 4'b0100 
	Parameter STATE3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:45]
WARNING: [Synth 8-5788] Register FCO_dff1_reg in module AD_frame is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
WARNING: [Synth 8-5788] Register FCO_dff2_reg in module AD_frame is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-5788] Register FCO_dff3_reg in module AD_frame is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-5788] Register FCO_dff4_reg in module AD_frame is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-256] done synthesizing module 'AD_frame' (11#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (12#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (13#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16384]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (14#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16384]
INFO: [Synth 8-256] done synthesizing module 'ADC_module' (15#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ADC_module.v:2]
INFO: [Synth 8-638] synthesizing module 'FIFO_AD_ip' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/FIFO_AD_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO_AD_ip' (16#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/FIFO_AD_ip_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'AD_fifo_rd_ctrl' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_fifo_rd_ctrl.v:23]
	Parameter STATE0 bound to: 3'b001 
	Parameter STATE1 bound to: 3'b010 
	Parameter STATE2 bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'AD_fifo_rd_ctrl' (17#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_fifo_rd_ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'Ch_data_deal_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Ch_data_deal_block.v:23]
INFO: [Synth 8-638] synthesizing module 'data_convert' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_convert' (18#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:23]
INFO: [Synth 8-638] synthesizing module 'zero_calibrate' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:23]
INFO: [Synth 8-256] done synthesizing module 'zero_calibrate' (19#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:23]
WARNING: [Synth 8-350] instance 'zero_calibrate_inst' of module 'zero_calibrate' requires 9 connections, but only 7 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Ch_data_deal_block.v:51]
INFO: [Synth 8-638] synthesizing module 'ad_data_sample' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ad_data_sample.v:23]
INFO: [Synth 8-256] done synthesizing module 'ad_data_sample' (20#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ad_data_sample.v:23]
INFO: [Synth 8-256] done synthesizing module 'Ch_data_deal_block' (21#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Ch_data_deal_block.v:23]
INFO: [Synth 8-256] done synthesizing module 'AD_deal_block' (22#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_deal_block.v:23]
INFO: [Synth 8-638] synthesizing module 'series_data_gather_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:23]
INFO: [Synth 8-638] synthesizing module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather.v:23]
	Parameter ST0_a bound to: 6'b000001 
	Parameter ST1_a bound to: 6'b000010 
	Parameter ST2_a bound to: 6'b000100 
	Parameter ST3_a bound to: 6'b001000 
	Parameter ST4_a bound to: 6'b010000 
	Parameter ST5_a bound to: 6'b100000 
INFO: [Synth 8-256] done synthesizing module 'series_data_gather' (23#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_par' does not match port width (32) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (16) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_par' does not match port width (32) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:108]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (16) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:125]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_par' does not match port width (32) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (16) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:149]
WARNING: [Synth 8-689] width (16) of port connection 'series_comp_ratio_par' does not match port width (32) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:157]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (16) of module 'series_data_gather' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:174]
INFO: [Synth 8-256] done synthesizing module 'series_data_gather_block' (24#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/series_data_gather_block.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'series_data_A' does not match port width (32) of module 'series_data_gather_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:557]
WARNING: [Synth 8-689] width (16) of port connection 'series_data_B' does not match port width (32) of module 'series_data_gather_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:558]
WARNING: [Synth 8-689] width (16) of port connection 'series_data_C' does not match port width (32) of module 'series_data_gather_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:559]
WARNING: [Synth 8-689] width (16) of port connection 'series_data_D' does not match port width (32) of module 'series_data_gather_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:560]
WARNING: [Synth 8-350] instance 'series_data_gather_block' of module 'series_data_gather_block' requires 44 connections, but only 42 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:508]
INFO: [Synth 8-638] synthesizing module 'FIFO_series_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/FIFO_series_block.v:23]
INFO: [Synth 8-638] synthesizing module 'FIFO_wr_ddr3_ip' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/FIFO_wr_ddr3_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO_wr_ddr3_ip' (25#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/FIFO_wr_ddr3_ip_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'FIFO_time_code_ip' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/FIFO_time_code_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO_time_code_ip' (26#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/FIFO_time_code_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO_series_block' (27#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/FIFO_series_block.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_domain_cov' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/clk_domain_cov.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_domain_cov' (28#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/clk_domain_cov.v:23]
INFO: [Synth 8-638] synthesizing module 'ddr3_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ddr3_block.v:23]
INFO: [Synth 8-638] synthesizing module 'wr_ddr3_data_sel' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:23]
	Parameter ST0_a bound to: 6'b000001 
	Parameter ST1_a bound to: 6'b000010 
	Parameter ST2_a bound to: 6'b000100 
	Parameter ST3_a bound to: 6'b001000 
	Parameter ST4_a bound to: 6'b010000 
	Parameter ST5_a bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:171]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:172]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:173]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:174]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:175]
INFO: [Synth 8-256] done synthesizing module 'wr_ddr3_data_sel' (29#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_data_sel.v:23]
INFO: [Synth 8-638] synthesizing module 'wr_ddr3_ctrl_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:125]
INFO: [Synth 8-638] synthesizing module 'wr_ddr3_ctrl' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:23]
	Parameter ST0_a bound to: 7'b0000001 
	Parameter ST1_a bound to: 7'b0000010 
	Parameter ST2_a bound to: 7'b0000100 
	Parameter ST3_a bound to: 7'b0001000 
	Parameter ST4_a bound to: 7'b0010000 
	Parameter ST5_a bound to: 7'b0100000 
	Parameter ST6_a bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:188]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:189]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:193]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:195]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:196]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:197]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:198]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:199]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:200]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:201]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:203]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:204]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:205]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:206]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:208]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:209]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:226]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:227]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:232]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:233]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:234]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:235]
WARNING: [Synth 8-5788] Register user_wr_satisfy_reg in module wr_ddr3_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:106]
WARNING: [Synth 8-5788] Register user_wr_burst_len_reg in module wr_ddr3_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:111]
INFO: [Synth 8-256] done synthesizing module 'wr_ddr3_ctrl' (30#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:23]
WARNING: [Synth 8-6014] Unused sequential element user_rd_data_en_B_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:136]
WARNING: [Synth 8-6014] Unused sequential element user_rd_data_en_C_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:145]
WARNING: [Synth 8-6014] Unused sequential element user_rd_data_en_D_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:154]
WARNING: [Synth 8-3848] Net user_wr_en_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:94]
WARNING: [Synth 8-3848] Net user_wr_en_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:95]
WARNING: [Synth 8-3848] Net user_wr_en_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:96]
WARNING: [Synth 8-3848] Net user_wr_satisfy_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:98]
WARNING: [Synth 8-3848] Net user_wr_satisfy_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:99]
WARNING: [Synth 8-3848] Net user_wr_satisfy_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:100]
WARNING: [Synth 8-3848] Net user_wr_base_addr_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:103]
WARNING: [Synth 8-3848] Net user_wr_base_addr_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:104]
WARNING: [Synth 8-3848] Net user_wr_base_addr_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:105]
WARNING: [Synth 8-3848] Net user_wr_data_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:108]
WARNING: [Synth 8-3848] Net user_wr_data_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:109]
WARNING: [Synth 8-3848] Net user_wr_data_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:110]
WARNING: [Synth 8-3848] Net user_wr_len_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:113]
WARNING: [Synth 8-3848] Net user_wr_len_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:114]
WARNING: [Synth 8-3848] Net user_wr_len_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:115]
WARNING: [Synth 8-3848] Net user_wr_burst_len_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:118]
WARNING: [Synth 8-3848] Net user_wr_burst_len_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:119]
WARNING: [Synth 8-3848] Net user_wr_burst_len_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:120]
WARNING: [Synth 8-3848] Net wr_start_addr_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:72]
WARNING: [Synth 8-3848] Net wr_start_addr_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:73]
WARNING: [Synth 8-3848] Net wr_start_addr_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:74]
WARNING: [Synth 8-3848] Net wr_over_addr_B in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:76]
WARNING: [Synth 8-3848] Net wr_over_addr_C in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:77]
WARNING: [Synth 8-3848] Net wr_over_addr_D in module/entity wr_ddr3_ctrl_block does not have driver. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'wr_ddr3_ctrl_block' (31#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ddr3_wr_done' does not match port width (4) of module 'wr_ddr3_ctrl_block' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ddr3_block.v:153]
INFO: [Synth 8-256] done synthesizing module 'ddr3_block' (32#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/ddr3_block.v:23]
INFO: [Synth 8-638] synthesizing module 'sub_BD_wrapper' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (33#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'sub_BD' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1067]
INFO: [Synth 8-638] synthesizing module 'sub_BD_MY_AXI_MASTER_FULL_ip_0_1' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_MY_AXI_MASTER_FULL_ip_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_MY_AXI_MASTER_FULL_ip_0_1' (34#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_MY_AXI_MASTER_FULL_ip_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'MY_AXI_MASTER_FULL_ip_0' of module 'sub_BD_MY_AXI_MASTER_FULL_ip_0_1' requires 62 connections, but only 61 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1528]
INFO: [Synth 8-638] synthesizing module 'sub_BD_axi_ethernetlite_0_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_axi_ethernetlite_0_0' (35#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_BD_axi_smc_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_axi_smc_0' (36#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'sub_BD_axi_smc_0' requires 126 connections, but only 124 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1625]
INFO: [Synth 8-638] synthesizing module 'sub_BD_axi_timer_0_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_axi_timer_0_0' (37#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'sub_BD_axi_timer_0_0' requires 26 connections, but only 23 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1750]
INFO: [Synth 8-638] synthesizing module 'sub_BD_axi_uartlite_0_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_axi_uartlite_0_0' (38#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'sub_BD_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1774]
INFO: [Synth 8-638] synthesizing module 'sub_BD_mdm_1_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_mdm_1_0' (39#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_BD_microblaze_0_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_microblaze_0_0' (40#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'sub_BD_microblaze_0_0' requires 126 connections, but only 108 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1809]
INFO: [Synth 8-638] synthesizing module 'sub_BD_microblaze_0_axi_intc_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_microblaze_0_axi_intc_0' (41#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_BD_microblaze_0_axi_periph_0' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:2153]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_SRXNIT' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_SRXNIT' (42#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1K0DFWK' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1K0DFWK' (43#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1Q6BMLY' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1Q6BMLY' (44#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_LS0DK7' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_LS0DK7' (45#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_M9FCN8' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:774]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_M9FCN8' (46#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:774]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1YKDSUT' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:920]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1YKDSUT' (47#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:920]
INFO: [Synth 8-638] synthesizing module 'sub_BD_xbar_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_xbar_0' (48#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'sub_BD_xbar_0' requires 40 connections, but only 38 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:2984]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_microblaze_0_axi_periph_0' (49#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:2153]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'sub_BD_microblaze_0_axi_periph_0' requires 120 connections, but only 112 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1944]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1O8JAK7' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:540]
INFO: [Synth 8-638] synthesizing module 'sub_BD_dlmb_bram_if_cntlr_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_dlmb_bram_if_cntlr_0' (50#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_BD_dlmb_v10_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_dlmb_v10_0' (51#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'sub_BD_dlmb_v10_0' requires 25 connections, but only 24 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:686]
INFO: [Synth 8-638] synthesizing module 'sub_BD_ilmb_bram_if_cntlr_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_ilmb_bram_if_cntlr_0' (52#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_BD_ilmb_v10_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_ilmb_v10_0' (53#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'sub_BD_ilmb_v10_0' requires 25 connections, but only 24 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:732]
INFO: [Synth 8-638] synthesizing module 'sub_BD_lmb_bram_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_lmb_bram_0' (54#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1O8JAK7' (55#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:540]
INFO: [Synth 8-638] synthesizing module 'sub_BD_microblaze_0_xlconcat_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_microblaze_0_xlconcat_0' (56#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_BD_mig_7series_0_1' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_mig_7series_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_mig_7series_0_1' (57#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_mig_7series_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'sub_BD_mig_7series_0_1' requires 64 connections, but only 57 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:2083]
INFO: [Synth 8-638] synthesizing module 'sub_BD_rst_mig_7series_0_83M_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_rst_mig_7series_0_83M_0' (58#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/sub_BD_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_83M' of module 'sub_BD_rst_mig_7series_0_83M_0' requires 10 connections, but only 9 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:2141]
INFO: [Synth 8-256] done synthesizing module 'sub_BD' (59#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD.v:1067]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_wrapper' (60#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/hdl/sub_BD_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'rd_ddr3_ctrl' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/rd_ddr3_ctrl.v:23]
	Parameter ST0_a bound to: 7'b0000001 
	Parameter ST1_a bound to: 7'b0000010 
	Parameter ST2_a bound to: 7'b0000100 
	Parameter ST3_a bound to: 7'b0001000 
	Parameter ST4_a bound to: 7'b0010000 
	Parameter ST5_a bound to: 7'b0100000 
	Parameter ST6_a bound to: 7'b1000000 
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/rd_ddr3_ctrl.v:65]
WARNING: [Synth 8-5788] Register user_rd_burst_len_reg in module rd_ddr3_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/rd_ddr3_ctrl.v:78]
INFO: [Synth 8-256] done synthesizing module 'rd_ddr3_ctrl' (61#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/rd_ddr3_ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'test_vio' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/test_vio.v:23]
	Parameter STATE0 bound to: 6'b000001 
	Parameter STATE1 bound to: 6'b000010 
	Parameter STATE2 bound to: 6'b000100 
	Parameter STATE3 bound to: 6'b001000 
	Parameter STATE4 bound to: 6'b010000 
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (62#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/test_vio.v:81]
INFO: [Synth 8-256] done synthesizing module 'test_vio' (63#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/test_vio.v:23]
INFO: [Synth 8-638] synthesizing module 'isa_handle_0' [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/isa_handle_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'isa_handle_0' (64#1) [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/realtime/isa_handle_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'rreg_ddr_data_wr_addr' does not match port width (16) of module 'isa_handle_0' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:1099]
WARNING: [Synth 8-689] width (10) of port connection 'rreg_ddr_data_wr_data' does not match port width (32) of module 'isa_handle_0' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:1100]
WARNING: [Synth 8-350] instance 'handle_isa' of module 'isa_handle_0' requires 222 connections, but only 221 given [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:1034]
INFO: [Synth 8-256] done synthesizing module 'Project_top' (65#1) [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:23]
WARNING: [Synth 8-3917] design Project_top has port ddr3_addr_h driven by constant 1
WARNING: [Synth 8-3917] design Project_top has port ddr3_cs_n driven by constant 0
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[31]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[30]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[29]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[28]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[27]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[26]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[25]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[24]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[23]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[22]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[21]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[20]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[19]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[18]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[17]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[16]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[15]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[14]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[13]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[12]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[11]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[10]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[9]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[8]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[7]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[6]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[5]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[4]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[3]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[2]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[1]
WARNING: [Synth 8-3331] design rd_ddr3_ctrl has unconnected port rd_start_addr[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_1YKDSUT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1YKDSUT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1YKDSUT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1YKDSUT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_M9FCN8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_M9FCN8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_M9FCN8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_M9FCN8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_LS0DK7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_LS0DK7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_LS0DK7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_LS0DK7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1Q6BMLY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1Q6BMLY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1Q6BMLY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1Q6BMLY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1K0DFWK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1K0DFWK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1K0DFWK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1K0DFWK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_SRXNIT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_SRXNIT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_SRXNIT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_SRXNIT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[7]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[6]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[5]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[4]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[3]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[2]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[1]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl has unconnected port series_data_type[0]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port ddr3_wr_done[3]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port ddr3_wr_done[2]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port ddr3_wr_done[1]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[31]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[30]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[29]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[28]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[27]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[26]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[25]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[24]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[23]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[22]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[21]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[20]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[19]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[18]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[17]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[16]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[15]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[14]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[13]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[12]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[11]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[10]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[9]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[8]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[7]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[6]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[5]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[4]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[3]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[2]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[1]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_B[0]
WARNING: [Synth 8-3331] design wr_ddr3_ctrl_block has unconnected port wr_start_addr_C[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 551.645 ; gain = 128.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin par_updata_inst:start_gather_in to constant 0 [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:364]
WARNING: [Synth 8-3295] tying undriven pin par_updata_inst:stop_gather_in to constant 0 [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:364]
WARNING: [Synth 8-3295] tying undriven pin sub_BD_inst:master_axi_init_txn to constant 0 [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/Project_top.v:709]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 551.645 ; gain = 128.887
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp45/sub_BD_MY_AXI_MASTER_FULL_ip_0_1_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp45/sub_BD_MY_AXI_MASTER_FULL_ip_0_1_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/mig_7series_0'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/mig_7series_0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp49/sub_BD_microblaze_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp49/sub_BD_microblaze_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp51/sub_BD_microblaze_0_axi_intc_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp51/sub_BD_microblaze_0_axi_intc_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp53/sub_BD_microblaze_0_xlconcat_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_xlconcat'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp53/sub_BD_microblaze_0_xlconcat_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_xlconcat'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp55/sub_BD_mdm_1_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/mdm_1'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp55/sub_BD_mdm_1_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/mdm_1'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp57/sub_BD_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp57/sub_BD_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp59/sub_BD_axi_timer_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_timer_0'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp59/sub_BD_axi_timer_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_timer_0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp61/sub_BD_axi_uartlite_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp61/sub_BD_axi_uartlite_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp63/sub_BD_axi_ethernetlite_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp63/sub_BD_axi_ethernetlite_0_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp65/sub_BD_axi_smc_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_smc'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp65/sub_BD_axi_smc_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_smc'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp67/sub_BD_xbar_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp67/sub_BD_xbar_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp69/sub_BD_dlmb_v10_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp69/sub_BD_dlmb_v10_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp71/sub_BD_ilmb_v10_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp71/sub_BD_ilmb_v10_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp73/sub_BD_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp73/sub_BD_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp75/sub_BD_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp75/sub_BD_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp77/sub_BD_lmb_bram_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp77/sub_BD_lmb_bram_0_in_context.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_A'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_A'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_B'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_B'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_C'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_C'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_D'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp79/fifo_time_code_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_time_code_ip_D'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp81/FIFO_AD_ip_in_context.xdc] for cell 'AD_deal_block_inst/FIFO_AD_ip_inst'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp81/FIFO_AD_ip_in_context.xdc] for cell 'AD_deal_block_inst/FIFO_AD_ip_inst'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp83/vio_0_in_context.xdc] for cell 'test_vio_inst/vio_test_inst'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp83/vio_0_in_context.xdc] for cell 'test_vio_inst/vio_test_inst'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_A'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_A'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_B'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_B'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_C'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_C'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_D'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp85/FIFO_wr_ddr3_ip_in_context.xdc] for cell 'FIFO_series_block/FIFO_wr_ddr3_ip_D'
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc] for cell 'handle_isa'
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc] for cell 'handle_isa'
Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip_board.xdc] for cell 'PLL_ip_inst/inst'
Finished Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip_board.xdc] for cell 'PLL_ip_inst/inst'
Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.xdc] for cell 'PLL_ip_inst/inst'
Finished Parsing XDC File [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.xdc] for cell 'PLL_ip_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:69]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:70]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:71]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:72]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:74]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:75]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:76]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:77]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:78]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: eth_ref_clk). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:133]
WARNING: [Vivado 12-508] No pins matched 'sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:164]
WARNING: [Vivado 12-508] No pins matched 'sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc:165]
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Project_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/Project_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc]
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[15]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc:94]
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Project_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/DDR3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 879.984 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp47/sub_BD_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rtl_rx_clk. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp63/sub_BD_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rtl_rx_clk. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp63/sub_BD_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rtl_tx_clk. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp63/sub_BD_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rtl_tx_clk. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp63/sub_BD_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[0]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[1]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[2]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[3]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[3]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[4]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[4]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[5]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[5]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[6]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[6]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for pin_isa_data[7]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pin_isa_data[7]. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/.Xil/Vivado-7776-Fred-PC/dcp87/isa_handle_0_in_context.xdc, line 32).
Applied set_property DONT_TOUCH = true for PLL_ip_inst/inst. (constraint file  C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for AD_deal_block_inst/FIFO_AD_ip_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_time_code_ip_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_time_code_ip_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_time_code_ip_C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_time_code_ip_D. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_wr_ddr3_ip_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_wr_ddr3_ip_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_wr_ddr3_ip_C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_series_block/FIFO_wr_ddr3_ip_D. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL_ip_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for handle_isa. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vio_inst/vio_test_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "AD_DATA_reg_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "take_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AD_rd_fifo_val" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_a_reg' in module 'series_data_gather'
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "com_point_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_code_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_rd_data_en_A" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_wr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_a_reg' in module 'rd_ddr3_ctrl'
INFO: [Synth 8-5545] ROM "time_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "triger_gather" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_code" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element time_code_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/test_vio.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_rd_ddr3_data_en_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_rd_time_code_en_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'user_wr_en_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'user_wr_satisfy_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'user_wr_base_addr_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'user_wr_data_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'user_wr_len_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'user_wr_burst_len_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'user_rd_data_en_A_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/wr_ddr3_ctrl_block.v:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 33    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 42    
	               16 Bit    Registers := 63    
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 43    
	   5 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 101   
	   5 Input     16 Bit        Muxes := 13    
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   5 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 27    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 279   
	   5 Input      1 Bit        Muxes := 84    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Project_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
Module system_rstn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module series_data_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module par_updata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module AD_frame 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module ADC_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AD_fifo_rd_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module data_convert 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module zero_calibrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_data_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module series_data_gather 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 21    
	   5 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   5 Input      1 Bit        Muxes := 18    
Module FIFO_series_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_domain_cov 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 4     
Module wr_ddr3_data_sel 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wr_ddr3_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
Module wr_ddr3_ctrl_block 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 2     
Module rd_ddr3_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 6     
Module test_vio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_B/FCO_dff1_reg' into 'AD_inst/AD_frame_A/FCO_dff1_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_B/FCO_dff2_reg' into 'AD_inst/AD_frame_A/FCO_dff2_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_B/FCO_dff3_reg' into 'AD_inst/AD_frame_A/FCO_dff3_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_B/FCO_dff4_reg' into 'AD_inst/AD_frame_A/FCO_dff4_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_C/FCO_dff1_reg' into 'AD_inst/AD_frame_A/FCO_dff1_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_C/FCO_dff2_reg' into 'AD_inst/AD_frame_A/FCO_dff2_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_C/FCO_dff3_reg' into 'AD_inst/AD_frame_A/FCO_dff3_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_C/FCO_dff4_reg' into 'AD_inst/AD_frame_A/FCO_dff4_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_D/FCO_dff1_reg' into 'AD_inst/AD_frame_A/FCO_dff1_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_D/FCO_dff2_reg' into 'AD_inst/AD_frame_A/FCO_dff2_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_D/FCO_dff3_reg' into 'AD_inst/AD_frame_A/FCO_dff3_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'AD_inst/AD_frame_D/FCO_dff4_reg' into 'AD_inst/AD_frame_A/FCO_dff4_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
INFO: [Synth 8-4471] merging register 'Ch_data_deal_block_B/data_convert_inst/ad_data_out_val_reg' into 'Ch_data_deal_block_A/data_convert_inst/ad_data_out_val_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:39]
INFO: [Synth 8-4471] merging register 'Ch_data_deal_block_B/zero_calibrate_inst/ad_data_out_val_reg' into 'Ch_data_deal_block_A/zero_calibrate_inst/ad_data_out_val_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:42]
INFO: [Synth 8-4471] merging register 'Ch_data_deal_block_C/data_convert_inst/ad_data_out_val_reg' into 'Ch_data_deal_block_A/data_convert_inst/ad_data_out_val_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:39]
INFO: [Synth 8-4471] merging register 'Ch_data_deal_block_C/zero_calibrate_inst/ad_data_out_val_reg' into 'Ch_data_deal_block_A/zero_calibrate_inst/ad_data_out_val_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:42]
INFO: [Synth 8-4471] merging register 'Ch_data_deal_block_D/data_convert_inst/ad_data_out_val_reg' into 'Ch_data_deal_block_A/data_convert_inst/ad_data_out_val_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:39]
INFO: [Synth 8-4471] merging register 'Ch_data_deal_block_D/zero_calibrate_inst/ad_data_out_val_reg' into 'Ch_data_deal_block_A/zero_calibrate_inst/ad_data_out_val_reg' [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:42]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_B/FCO_dff1_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_B/FCO_dff2_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_B/FCO_dff3_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_B/FCO_dff4_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_B/AD_DATA_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:60]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_C/FCO_dff1_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_C/FCO_dff2_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_C/FCO_dff3_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_C/FCO_dff4_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_C/AD_DATA_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:60]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_D/FCO_dff1_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:66]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_D/FCO_dff2_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_D/FCO_dff3_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_D/FCO_dff4_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:53]
WARNING: [Synth 8-6014] Unused sequential element AD_inst/AD_frame_D/AD_DATA_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/AD_frame.v:60]
WARNING: [Synth 8-6014] Unused sequential element Ch_data_deal_block_B/data_convert_inst/ad_data_out_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:39]
WARNING: [Synth 8-6014] Unused sequential element Ch_data_deal_block_B/zero_calibrate_inst/ad_data_out_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:42]
WARNING: [Synth 8-6014] Unused sequential element Ch_data_deal_block_C/data_convert_inst/ad_data_out_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:39]
WARNING: [Synth 8-6014] Unused sequential element Ch_data_deal_block_C/zero_calibrate_inst/ad_data_out_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:42]
WARNING: [Synth 8-6014] Unused sequential element Ch_data_deal_block_D/data_convert_inst/ad_data_out_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/data_convert.v:39]
WARNING: [Synth 8-6014] Unused sequential element Ch_data_deal_block_D/zero_calibrate_inst/ad_data_out_val_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/zero_calibrate.v:42]
INFO: [Synth 8-5546] ROM "time_code_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_code_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_code_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_code_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "time_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "triger_gather" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_code" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element time_code_reg was removed.  [C:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/new/test_vio.v:125]
WARNING: [Synth 8-3917] design Project_top has port ddr3_addr_h driven by constant 1
WARNING: [Synth 8-3917] design Project_top has port ddr3_cs_n driven by constant 0
INFO: [Synth 8-3886] merging instance 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[11]' (FDCE) to 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[12]' (FDCE) to 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[13]' (FDCE) to 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[14]' (FDCE) to 'AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/ad_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'series_data_gather:/state_a_reg[4]' (FDC) to 'series_data_gather:/state_a_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (series_data_gather:/\state_a_reg[5] )
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/state_a_reg[5]' (FDC) to 'rd_ddr3_ctrl_inst/state_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/state_a_reg[6]' (FDC) to 'rd_ddr3_ctrl_inst/state_a_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rd_ddr3_ctrl_inst/\state_a_reg[4] )
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_len_reg[11]' (FDCE) to 'rd_ddr3_ctrl_inst/user_rd_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_len_reg[12]' (FDCE) to 'rd_ddr3_ctrl_inst/user_rd_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_len_reg[13]' (FDCE) to 'rd_ddr3_ctrl_inst/user_rd_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_len_reg[14]' (FDCE) to 'rd_ddr3_ctrl_inst/user_rd_len_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rd_ddr3_ctrl_inst/\user_rd_len_reg[15] )
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[0]' (FDE) to 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[2]' (FDE) to 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[3]' (FDE) to 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[5]' (FDE) to 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[6]' (FDE) to 'rd_ddr3_ctrl_inst/user_rd_burst_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rd_ddr3_ctrl_inst/\user_rd_burst_len_reg[7] )
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[31]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[30]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[29]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[28]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[27]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[26]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[25]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[24]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[23]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[22]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[21]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[20]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[19]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[18]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[17]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_A_reg[16]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[31]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[30]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[29]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[28]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[27]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[26]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[25]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[24]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[23]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[22]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[21]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[20]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[19]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[18]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[17]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_B_reg[16]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[31]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[30]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[29]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[28]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[27]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[26]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[25]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[24]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[23]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[22]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[21]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[20]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[19]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[18]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[17]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_C_reg[16]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[31]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[30]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[29]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[28]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[27]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[26]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[25]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[24]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[23]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[22]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[21]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[20]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[19]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[18]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[17]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (series_comp_ratio_D_reg[16]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[31]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[30]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[29]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[28]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[27]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[26]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[25]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[24]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[23]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[22]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[21]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[20]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[19]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[18]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[17]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[16]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[15]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[14]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[13]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[12]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[11]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[10]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[9]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[8]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[7]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[6]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[5]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[4]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[3]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[2]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[1]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_B_reg[0]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_C_reg[31]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_C_reg[30]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_C_reg[29]) is unused and will be removed from module par_updata.
WARNING: [Synth 8-3332] Sequential element (ddr3_wr_start_addr_C_reg[28]) is unused and will be removed from module par_updata.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr3_block_inst/wr_ddr3_data_sel/\state_a_reg[5] )
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[0]' (FDE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[2]' (FDE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[3]' (FDE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[5]' (FDE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[6]' (FDE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_burst_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr3_block_inst/\wr_ddr3_ctrl_block/wr_ddr3_ctrl_A /\user_wr_burst_len_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[11]' (FDCE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[12]' (FDCE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[13]' (FDCE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[14]' (FDCE) to 'ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_len_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr3_block_inst/\wr_ddr3_ctrl_block/wr_ddr3_ctrl_A /\user_wr_len_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sub_BD_inst/sub_BD_i/mig_7series_0/ui_clk' to pin 'sub_BD_inst/sub_BD_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sub_BD_inst/sub_BD_i/mdm_1/Dbg_Clk_0' to pin 'sub_BD_inst/sub_BD_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sub_BD_inst/sub_BD_i/mdm_1/Dbg_Update_0' to pin 'sub_BD_inst/sub_BD_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 879.984 ; gain = 457.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_ddr_status[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module handle_isa has unconnected pin rreg_series_data_wr_clk
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Project_top | AD_deal_block_inst/AD_inst/AD_frame_A/FCO_dff3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |isa_handle_0                     |         1|
|2     |FIFO_AD_ip                       |         1|
|3     |FIFO_wr_ddr3_ip                  |         4|
|4     |FIFO_time_code_ip                |         4|
|5     |sub_BD_xbar_0                    |         1|
|6     |sub_BD_MY_AXI_MASTER_FULL_ip_0_1 |         1|
|7     |sub_BD_axi_ethernetlite_0_0      |         1|
|8     |sub_BD_axi_smc_0                 |         1|
|9     |sub_BD_axi_timer_0_0             |         1|
|10    |sub_BD_axi_uartlite_0_0          |         1|
|11    |sub_BD_mdm_1_0                   |         1|
|12    |sub_BD_microblaze_0_0            |         1|
|13    |sub_BD_microblaze_0_axi_intc_0   |         1|
|14    |sub_BD_microblaze_0_xlconcat_0   |         1|
|15    |sub_BD_mig_7series_0_1           |         1|
|16    |sub_BD_rst_mig_7series_0_83M_0   |         1|
|17    |sub_BD_dlmb_bram_if_cntlr_0      |         1|
|18    |sub_BD_dlmb_v10_0                |         1|
|19    |sub_BD_ilmb_bram_if_cntlr_0      |         1|
|20    |sub_BD_ilmb_v10_0                |         1|
|21    |sub_BD_lmb_bram_0                |         1|
|22    |vio_0                            |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |FIFO_AD_ip                       |     1|
|2     |FIFO_time_code_ip                |     1|
|3     |FIFO_time_code_ip__1             |     1|
|4     |FIFO_time_code_ip__2             |     1|
|5     |FIFO_time_code_ip__3             |     1|
|6     |FIFO_wr_ddr3_ip                  |     1|
|7     |FIFO_wr_ddr3_ip__1               |     1|
|8     |FIFO_wr_ddr3_ip__2               |     1|
|9     |FIFO_wr_ddr3_ip__3               |     1|
|10    |isa_handle_0                     |     1|
|11    |sub_BD_MY_AXI_MASTER_FULL_ip_0_1 |     1|
|12    |sub_BD_axi_ethernetlite_0_0      |     1|
|13    |sub_BD_axi_smc_0                 |     1|
|14    |sub_BD_axi_timer_0_0             |     1|
|15    |sub_BD_axi_uartlite_0_0          |     1|
|16    |sub_BD_dlmb_bram_if_cntlr_0      |     1|
|17    |sub_BD_dlmb_v10_0                |     1|
|18    |sub_BD_ilmb_bram_if_cntlr_0      |     1|
|19    |sub_BD_ilmb_v10_0                |     1|
|20    |sub_BD_lmb_bram_0                |     1|
|21    |sub_BD_mdm_1_0                   |     1|
|22    |sub_BD_microblaze_0_0            |     1|
|23    |sub_BD_microblaze_0_axi_intc_0   |     1|
|24    |sub_BD_microblaze_0_xlconcat_0   |     1|
|25    |sub_BD_mig_7series_0_1           |     1|
|26    |sub_BD_rst_mig_7series_0_83M_0   |     1|
|27    |sub_BD_xbar_0                    |     1|
|28    |vio_0                            |     1|
|29    |BUFG                             |     8|
|30    |BUFR                             |     1|
|31    |CARRY4                           |   373|
|32    |IDDR                             |     9|
|33    |LUT1                             |  1094|
|34    |LUT2                             |   510|
|35    |LUT3                             |   323|
|36    |LUT4                             |   710|
|37    |LUT5                             |   472|
|38    |LUT6                             |   593|
|39    |MMCME2_ADV                       |     1|
|40    |MUXF7                            |     1|
|41    |SRL16E                           |     1|
|42    |FDCE                             |  2084|
|43    |FDPE                             |    53|
|44    |FDRE                             |   331|
|45    |LD                               |    93|
|46    |LDC                              |    18|
|47    |IBUF                             |    14|
|48    |IBUFDS                           |    10|
|49    |IOBUF                            |     1|
|50    |OBUF                             |    13|
|51    |OBUFDS                           |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------------------+------+
|      |Instance                        |Module                                |Cells |
+------+--------------------------------+--------------------------------------+------+
|1     |top                             |                                      | 11567|
|2     |  PLL_ip_inst                   |PLL_ip                                |     8|
|3     |    inst                        |PLL_ip_clk_wiz                        |     8|
|4     |  AD_deal_block_inst            |AD_deal_block                         |  1402|
|5     |    AD_fifo_rd_ctrl_inst        |AD_fifo_rd_ctrl                       |     9|
|6     |    AD_inst                     |ADC_module                            |   234|
|7     |      AD_frame_A                |AD_frame                              |    55|
|8     |      AD_frame_B                |AD_frame_15                           |    49|
|9     |      AD_frame_C                |AD_frame_16                           |    49|
|10    |      AD_frame_D                |AD_frame_17                           |    49|
|11    |    Ch_data_deal_block_A        |Ch_data_deal_block                    |   300|
|12    |      ad_data_sample_inst       |ad_data_sample_12                     |   250|
|13    |      data_convert_inst         |data_convert_13                       |    13|
|14    |      zero_calibrate_inst       |zero_calibrate_14                     |    37|
|15    |    Ch_data_deal_block_B        |Ch_data_deal_block_3                  |   268|
|16    |      ad_data_sample_inst       |ad_data_sample_9                      |   216|
|17    |      data_convert_inst         |data_convert_10                       |    16|
|18    |      zero_calibrate_inst       |zero_calibrate_11                     |    36|
|19    |    Ch_data_deal_block_C        |Ch_data_deal_block_4                  |   268|
|20    |      ad_data_sample_inst       |ad_data_sample_6                      |   216|
|21    |      data_convert_inst         |data_convert_7                        |    16|
|22    |      zero_calibrate_inst       |zero_calibrate_8                      |    36|
|23    |    Ch_data_deal_block_D        |Ch_data_deal_block_5                  |   268|
|24    |      ad_data_sample_inst       |ad_data_sample                        |   216|
|25    |      data_convert_inst         |data_convert                          |    16|
|26    |      zero_calibrate_inst       |zero_calibrate                        |    36|
|27    |  FIFO_series_block             |FIFO_series_block                     |   316|
|28    |  clk_domain_cov_inst           |clk_domain_cov                        |   325|
|29    |  ddr3_block_inst               |ddr3_block                            |   863|
|30    |    wr_ddr3_data_sel            |wr_ddr3_data_sel                      |   177|
|31    |    wr_ddr3_ctrl_block          |wr_ddr3_ctrl_block                    |   686|
|32    |      wr_ddr3_ctrl_A            |wr_ddr3_ctrl                          |   503|
|33    |  par_updata_inst               |par_updata                            |   871|
|34    |    series_data_ctrl_inst       |series_data_ctrl                      |    41|
|35    |  rd_ddr3_ctrl_inst             |rd_ddr3_ctrl                          |   246|
|36    |  series_data_gather_block      |series_data_gather_block              |  2657|
|37    |    series_data_gather_A        |series_data_gather                    |   635|
|38    |    series_data_gather_B        |series_data_gather_0                  |   674|
|39    |    series_data_gather_C        |series_data_gather_1                  |   674|
|40    |    series_data_gather_D        |series_data_gather_2                  |   674|
|41    |  sub_BD_inst                   |sub_BD_wrapper                        |  2649|
|42    |    sub_BD_i                    |sub_BD                                |  2630|
|43    |      microblaze_0_axi_periph   |sub_BD_microblaze_0_axi_periph_0      |   526|
|44    |      microblaze_0_local_memory |microblaze_0_local_memory_imp_1O8JAK7 |   494|
|45    |  system_rstn_inst              |system_rstn                           |    60|
|46    |  test_vio_inst                 |test_vio                              |   385|
+------+--------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.539 ; gain = 477.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 1392 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 900.539 ; gain = 149.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 900.539 ; gain = 477.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 93 instances
  LDC => LDCE: 18 instances

276 Infos, 350 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 908.980 ; gain = 501.109
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/XD58_test/XD58_Artix_100T_project/Project.runs/synth_1/Project_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 908.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 15:44:46 2017...
