// Seed: 225937502
`define pp_1 0
module module_0 (
    input logic id_0
);
  assign id_1 = id_0;
  assign id_1 = !0 - 1;
endmodule
