
---------- Begin Simulation Statistics ----------
final_tick                               626405784500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 339108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697428                       # Number of bytes of host memory used
host_op_rate                                   551009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4855.06                       # Real time elapsed on the host
host_tick_rate                              129021161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1646390541                       # Number of instructions simulated
sim_ops                                    2675183820                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.626406                       # Number of seconds simulated
sim_ticks                                626405784500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 772810111                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1255799564                       # number of cc regfile writes
system.cpu.committedInsts                  1646390541                       # Number of Instructions Simulated
system.cpu.committedOps                    2675183820                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.760944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.760944                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                1948678680                       # number of floating regfile reads
system.cpu.fp_regfile_writes                947792482                       # number of floating regfile writes
system.cpu.idleCycles                          142690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                41711                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 73822119                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.136363                       # Inst execution rate
system.cpu.iew.exec_refs                     47455448                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23510443                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23094960                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              24089884                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                436                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23531916                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2677756756                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23945005                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             38377                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2676460436                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents               24651424                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5639                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  40517                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              31328554                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            225                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29676                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12035                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                4563294672                       # num instructions consuming a value
system.cpu.iew.wb_count                    2676426156                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.536600                       # average fanout of values written-back
system.cpu.iew.wb_producers                2448665104                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.136336                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2676440673                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2787688358                       # number of integer regfile reads
system.cpu.int_regfile_writes              1621239852                       # number of integer regfile writes
system.cpu.ipc                               1.314157                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.314157                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10084160      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1764730475     65.93%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10085      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3028      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            53382430      1.99%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 613      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd            133461493      4.99%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu            213544845      7.98%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24237      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc           347002589     12.96%     94.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift          106780762      3.99%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              18      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             11      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23791860      0.89%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23506181      0.88%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          169961      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6065      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2676498813                       # Type of FU issued
system.cpu.iq.fp_alu_accesses              1166123793                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads          2194009113                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses   1027880348                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes         1028050343                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   368805770                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.137794                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               230536169     62.51%     62.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     62.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.00%     62.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd             102071356     27.68%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   553      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                 679914      0.18%     90.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1013      0.00%     90.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    316      0.00%     90.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc              35410158      9.60%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   17      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 3      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26322      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 22817      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             52459      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3830      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1869096630                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         4780607965                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1648545808                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1652279564                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2677756202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2676498813                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 554                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2572929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            144802                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4305089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1252668880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.136637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.198859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           108090631      8.63%      8.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           328044322     26.19%     34.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           269494656     21.51%     56.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           384284223     30.68%     87.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           157217228     12.55%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5493475      0.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               34206      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10125      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1252668880                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.136394                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             23087                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1974                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24089884                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23531916                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             11180908121                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                       1252811570                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                74025539                       # Number of BP lookups
system.cpu.branchPred.condPredicted          73869986                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             40974                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26871639                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26867771                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985606                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   45477                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           26096                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              20632                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5464                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          838                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         2485853                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             40048                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1252320992                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.136181                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.399758                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       314243637     25.09%     25.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       313759334     25.05%     50.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       343625585     27.44%     77.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        40155468      3.21%     80.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        80079939      6.39%     87.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        10065073      0.80%     87.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        10024277      0.80%     88.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           25303      0.00%     88.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       140342376     11.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1252320992                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1646390541                       # Number of instructions committed
system.cpu.commit.opsCommitted             2675183820                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    47246562                       # Number of memory references committed
system.cpu.commit.loads                      23785548                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   73733652                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                 1027871617                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1770919307                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32252                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass     10025568      0.37%      0.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   1763707893     65.93%     66.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        10045      0.00%     66.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.00%     66.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd     53380946      2.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd    133461274      4.99%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu    213542404      7.98%     81.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        22786      0.00%     81.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc    347002280     12.97%     94.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     94.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     94.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift    106780661      3.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     23620635      0.88%     99.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     23455796      0.88%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       164913      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5218      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   2675183820                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     140342376                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     47330260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47330260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47330260                       # number of overall hits
system.cpu.dcache.overall_hits::total        47330260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16694                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16694                       # number of overall misses
system.cpu.dcache.overall_misses::total         16694                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1019462448                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1019462448                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1019462448                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1019462448                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47346954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47346954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47346954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47346954                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61067.596023                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61067.596023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61067.596023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61067.596023                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       105034                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1127                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.197870                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3657                       # number of writebacks
system.cpu.dcache.writebacks::total              3657                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12010                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4684                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4684                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    312430448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    312430448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    312430448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    312430448                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66701.632792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66701.632792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66701.632792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66701.632792                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3657                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23870328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23870328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    951184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    951184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23885932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23885932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60957.735196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60957.735196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245558500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245558500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68191.752291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68191.752291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23459932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23459932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68277948                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68277948                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23461022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23461022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62640.319266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62640.319266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66871948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66871948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61746.951062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61746.951062                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.898677                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47334944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10112.143559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.898677                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          905                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94698589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94698589                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                158957062                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             557985068                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 302841387                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             232844846                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  40517                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             26860586                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1576                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2678161149                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                181329                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23932311                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23510453                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1286                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           265                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             123524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1649114309                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    74025539                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           26933880                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1252496380                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   84062                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  677                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6179                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 388299905                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2006                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1252668880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.139090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.790474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                669502938     53.45%     53.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 76139180      6.08%     59.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 78802856      6.29%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 56798630      4.53%     70.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 44914190      3.59%     73.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 84939189      6.78%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                101631442      8.11%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 58233762      4.65%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 81706693      6.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1252668880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059088                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.316331                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    388296431                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        388296431                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    388296431                       # number of overall hits
system.cpu.icache.overall_hits::total       388296431                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3473                       # number of overall misses
system.cpu.icache.overall_misses::total          3473                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    206542499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    206542499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    206542499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    206542499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    388299904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    388299904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    388299904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    388299904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59470.918226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59470.918226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59470.918226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59470.918226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          826                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2064                       # number of writebacks
system.cpu.icache.writebacks::total              2064                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          896                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          896                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          896                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          896                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163655499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163655499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163655499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163655499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63506.208382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63506.208382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63506.208382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63506.208382                       # average overall mshr miss latency
system.cpu.icache.replacements                   2064                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    388296431                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       388296431                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3473                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    206542499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    206542499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    388299904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    388299904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59470.918226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59470.918226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          896                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          896                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163655499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163655499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63506.208382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63506.208382                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.970859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           388299008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          150678.699263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.970859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         776602385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        776602385                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   388300677                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1109                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       45061                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  304336                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 225                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  70902                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 626405784500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  40517                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                311118297                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               109795980                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7639                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 380203744                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             451502703                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2677870178                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                131237                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 14383                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              378673988                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  49377                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             792                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          3826948521                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  5708892538                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2790500847                       # Number of integer rename lookups
system.cpu.rename.fpLookups                1948716873                       # Number of floating rename lookups
system.cpu.rename.committedMaps            3823443414                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3505098                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     417                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 380                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 981106807                       # count of insts added to the skid buffer
system.cpu.rob.reads                       3789644922                       # The number of ROB reads
system.cpu.rob.writes                      5355687535                       # The number of ROB writes
system.cpu.thread_0.numInsts               1646390541                       # Number of Instructions committed
system.cpu.thread_0.numOps                 2675183820                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.251923461750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          345                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          345                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7255                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5720                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7255                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5720                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7255                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5720                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.510145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.956466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.158796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            325     94.20%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.93%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           345                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.486957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.459074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              269     77.97%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      4.06%     82.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     10.72%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      5.80%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           345                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  464320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               366080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  626405779000                       # Total gap between requests
system.mem_ctrls.avgGap                   48277902.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       157312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       296128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       364032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 251134.334791571542                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 472741.483759398514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 581144.058704010909                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2574                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4681                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5720                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     83839000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    161863000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17537402987000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32571.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34578.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3065979543.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       164736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       299584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        464320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       164736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        65600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        65600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2574                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4681                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7255                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1025                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1025                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       262986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       478259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           741245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       262986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       262986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       104724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          104724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       104724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       262986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       478259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          845969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7085                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5688                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          399                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               112858250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35425000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          245702000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15929.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34679.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5244                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3925                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   226.829811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.056849                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.245237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1394     38.77%     38.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1143     31.79%     70.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          403     11.21%     81.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          206      5.73%     87.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          112      3.11%     90.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           89      2.47%     93.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      1.56%     94.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.86%     95.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162      4.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                453440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             364032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.723876                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.581144                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14351400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7616565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27246240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15258060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 49447788000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9240421050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 232758414240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  291511095555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.371015                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 605034608750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  20917000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    454175750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11381160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6030255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23340660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14433300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 49447788000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9228840360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 232768166400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  291499980135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.353270                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 605059894500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  20917000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    428890000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1025                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4696                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1081                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1081                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3600                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7215                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7215                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13022                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20237                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       296832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       296832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       533632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       533632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  830464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7261                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033177                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7253     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7261                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 626405784500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38119500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13711250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24893500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
