TimeQuest Timing Analyzer report for Display
Wed May 31 17:56:36 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50'
 13. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 14. Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 15. Slow 1200mV 85C Model Setup: 'clr'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 21. Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'clk_50'
 59. Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 60. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 61. Slow 1200mV 0C Model Setup: 'clr'
 62. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 63. Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 64. Slow 1200mV 0C Model Hold: 'clk_50'
 65. Slow 1200mV 0C Model Hold: 'clr'
 66. Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
 67. Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'clk_50'
104. Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
105. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
106. Fast 1200mV 0C Model Setup: 'clr'
107. Fast 1200mV 0C Model Hold: 'clk_50'
108. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
109. Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
110. Fast 1200mV 0C Model Hold: 'clr'
111. Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'
112. Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Board Trace Model Assignments
149. Input Transition Times
150. Signal Integrity Metrics (Slow 1200mv 0c Model)
151. Signal Integrity Metrics (Slow 1200mv 85c Model)
152. Signal Integrity Metrics (Fast 1200mv 0c Model)
153. Setup Transfers
154. Hold Transfers
155. Recovery Transfers
156. Removal Transfers
157. Report TCCS
158. Report RSKM
159. Unconstrained Paths
160. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_50                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                            ;
; clk_400hz:clk_400hz|clk_400hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_400hz:clk_400hz|clk_400hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clr                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                      ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 234.91 MHz ; 234.91 MHz      ; clk_50                            ;      ;
; 252.14 MHz ; 252.14 MHz      ; clock_100hz:clock_100hz|clk_100hz ;      ;
; 252.97 MHz ; 252.97 MHz      ; clk_400hz:clk_400hz|clk_400hz     ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.257 ; -133.225      ;
; clock_100hz:clock_100hz|clk_100hz ; -2.966 ; -100.672      ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.953 ; -101.164      ;
; clr                               ; -2.659 ; -38.972       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.132 ; 0.000         ;
; clk_50                            ; 0.403 ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz     ; 0.404 ; 0.000         ;
; clr                               ; 1.838 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.940 ; -27.526       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                     ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.709 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -101.945      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -126.668      ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.693 ; -86.040       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.257 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 4.172      ;
; -3.221 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 4.136      ;
; -3.012 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.927      ;
; -3.005 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.921      ;
; -2.982 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.899      ;
; -2.956 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.872      ;
; -2.947 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.863      ;
; -2.933 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.849      ;
; -2.922 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.837      ;
; -2.909 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.824      ;
; -2.900 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.817      ;
; -2.820 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.737      ;
; -2.812 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.729      ;
; -2.785 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.701      ;
; -2.765 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.682      ;
; -2.744 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.659      ;
; -2.734 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.651      ;
; -2.708 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.625      ;
; -2.706 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.621      ;
; -2.701 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.618      ;
; -2.689 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.605      ;
; -2.677 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.592      ;
; -2.668 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.583      ;
; -2.662 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.579      ;
; -2.651 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.566      ;
; -2.650 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.567      ;
; -2.650 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.567      ;
; -2.649 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.565      ;
; -2.643 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.559      ;
; -2.640 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.557      ;
; -2.638 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.553      ;
; -2.624 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.540      ;
; -2.610 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.526      ;
; -2.599 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.516      ;
; -2.597 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.514      ;
; -2.571 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.487      ;
; -2.571 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.487      ;
; -2.571 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.487      ;
; -2.554 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.471      ;
; -2.512 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.428      ;
; -2.512 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.428      ;
; -2.512 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.428      ;
; -2.504 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.420      ;
; -2.487 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.404      ;
; -2.486 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.403      ;
; -2.480 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.397      ;
; -2.466 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.382      ;
; -2.455 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.372      ;
; -2.454 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.371      ;
; -2.446 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.361      ;
; -2.434 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.351      ;
; -2.432 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.349      ;
; -2.429 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.344      ;
; -2.416 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.333      ;
; -2.406 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.323      ;
; -2.405 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.322      ;
; -2.404 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.321      ;
; -2.399 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.316      ;
; -2.398 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.315      ;
; -2.394 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.310      ;
; -2.385 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.302      ;
; -2.384 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.301      ;
; -2.382 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.299      ;
; -2.380 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.297      ;
; -2.360 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.277      ;
; -2.358 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.273      ;
; -2.358 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.275      ;
; -2.354 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.271      ;
; -2.350 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.267      ;
; -2.350 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.267      ;
; -2.348 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.265      ;
; -2.347 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.264      ;
; -2.346 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.263      ;
; -2.344 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.259      ;
; -2.344 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.261      ;
; -2.341 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.258      ;
; -2.340 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.257      ;
; -2.326 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.242      ;
; -2.326 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.242      ;
; -2.326 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.242      ;
; -2.325 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.242      ;
; -2.325 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.242      ;
; -2.323 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.240      ;
; -2.323 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.240      ;
; -2.322 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.237      ;
; -2.321 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.237      ;
; -2.321 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.238      ;
; -2.320 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.237      ;
; -2.318 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.235      ;
; -2.316 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.233      ;
; -2.312 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.228      ;
; -2.312 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.229      ;
; -2.300 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.217      ;
; -2.293 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.210      ;
; -2.293 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.210      ;
; -2.293 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.210      ;
; -2.293 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.209      ;
; -2.291 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.208      ;
; -2.289 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.206      ;
; -2.274 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.191      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.880      ;
; -2.965 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.879      ;
; -2.952 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.866      ;
; -2.951 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.865      ;
; -2.930 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.844      ;
; -2.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.843      ;
; -2.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.817      ;
; -2.902 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.816      ;
; -2.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.169      ;
; -2.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.169      ;
; -2.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 4.173      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.155      ;
; -2.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.155      ;
; -2.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 4.159      ;
; -2.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.133      ;
; -2.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.133      ;
; -2.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 4.137      ;
; -2.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.729      ;
; -2.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.728      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.106      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 4.106      ;
; -2.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 4.110      ;
; -2.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.111      ;
; -2.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.111      ;
; -2.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 4.115      ;
; -2.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.695      ;
; -2.780 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.694      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.097      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.097      ;
; -2.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 4.101      ;
; -2.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.678      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.677      ;
; -2.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.075      ;
; -2.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.075      ;
; -2.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 4.079      ;
; -2.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.048      ;
; -2.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 4.048      ;
; -2.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.042      ;
; -2.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 4.042      ;
; -2.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 4.047      ;
; -2.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 4.052      ;
; -2.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.993      ;
; -2.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.993      ;
; -2.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 3.998      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.984      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.984      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.988      ;
; -2.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.574      ;
; -2.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.573      ;
; -2.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.984      ;
; -2.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.984      ;
; -2.655 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.296      ; 3.989      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.973      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.282      ; 3.973      ;
; -2.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.288      ; 3.978      ;
; -2.650 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.967      ;
; -2.650 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.967      ;
; -2.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.971      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.561      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.560      ;
; -2.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.531      ;
; -2.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.530      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.935      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.935      ;
; -2.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.296      ; 3.940      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.516      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.515      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 3.926      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 3.926      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 3.930      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.079     ; 3.515      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.502      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.915      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.915      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.501      ;
; -2.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.296      ; 3.920      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 3.909      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.287      ; 3.909      ;
; -2.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.293      ; 3.913      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.494      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.493      ;
; -2.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.492      ;
; -2.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.487      ;
; -2.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.084     ; 3.486      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.279      ; 3.887      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.085      ;
; -2.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.085      ;
; -2.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.085      ;
; -2.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.085      ;
; -2.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 4.067      ;
; -2.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 4.067      ;
; -2.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 4.067      ;
; -2.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 4.067      ;
; -2.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.824      ;
; -2.908 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.823      ;
; -2.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.018      ;
; -2.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.018      ;
; -2.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.018      ;
; -2.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.018      ;
; -2.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.008      ;
; -2.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.008      ;
; -2.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.008      ;
; -2.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 4.008      ;
; -2.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.993      ;
; -2.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.993      ;
; -2.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.993      ;
; -2.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.993      ;
; -2.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.983      ;
; -2.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.983      ;
; -2.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.983      ;
; -2.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.983      ;
; -2.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.726      ;
; -2.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.725      ;
; -2.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 3.930      ;
; -2.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 3.930      ;
; -2.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 3.930      ;
; -2.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 3.930      ;
; -2.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.711      ;
; -2.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.710      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.694      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.694      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.694      ;
; -2.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.694      ;
; -2.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.216      ; 3.912      ;
; -2.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.216      ; 3.912      ;
; -2.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.216      ; 3.912      ;
; -2.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.216      ; 3.912      ;
; -2.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.907      ;
; -2.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.907      ;
; -2.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.907      ;
; -2.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.907      ;
; -2.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.889      ;
; -2.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.889      ;
; -2.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.889      ;
; -2.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.889      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.878      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.878      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.878      ;
; -2.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.878      ;
; -2.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.660      ;
; -2.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.653      ;
; -2.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.652      ;
; -2.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.643      ;
; -2.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.642      ;
; -2.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.860      ;
; -2.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.860      ;
; -2.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.860      ;
; -2.718 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.220      ; 3.860      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.621      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.621      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.621      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.621      ;
; -2.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.611      ;
; -2.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.611      ;
; -2.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.611      ;
; -2.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.611      ;
; -2.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.814      ;
; -2.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.814      ;
; -2.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.814      ;
; -2.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.814      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.789      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.789      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.789      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.218      ; 3.789      ;
; -2.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.085     ; 3.553      ;
; -2.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.085     ; 3.552      ;
; -2.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.539      ;
; -2.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.539      ;
; -2.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.539      ;
; -2.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.083     ; 3.539      ;
; -2.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.544      ;
; -2.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.539      ;
; -2.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.530      ;
; -2.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.529      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.731      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.731      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.731      ;
; -2.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.210      ; 3.731      ;
; -2.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.516      ;
; -2.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.516      ;
; -2.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.516      ;
; -2.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.516      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.501      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.081     ; 3.500      ;
; -2.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.212      ; 3.715      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                                              ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.659 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.240     ; 0.731      ;
; -2.657 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.227     ; 0.740      ;
; -2.633 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.336     ; 0.744      ;
; -2.607 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.181     ; 0.759      ;
; -2.559 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.309     ; 0.706      ;
; -2.527 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.240     ; 0.740      ;
; -2.489 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.240     ; 0.707      ;
; -2.465 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.167     ; 0.745      ;
; -2.453 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.219     ; 0.719      ;
; -2.343 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.003     ; 0.797      ;
; -2.302 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.039     ; 0.719      ;
; -2.296 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.003     ; 0.746      ;
; -2.288 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.004     ; 0.732      ;
; -2.241 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.952     ; 0.743      ;
; -2.232 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.949     ; 0.731      ;
; -2.221 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.949     ; 0.720      ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.132 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.026      ; 0.874      ;
; 0.143 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.227      ; 1.086      ;
; 0.160 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.181      ; 1.057      ;
; 0.164 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.336      ; 1.216      ;
; 0.172 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.219      ; 1.107      ;
; 0.176 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.167      ; 1.059      ;
; 0.219 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.240      ; 1.175      ;
; 0.230 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.309      ; 1.255      ;
; 0.254 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.955      ; 0.925      ;
; 0.266 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.952      ; 0.934      ;
; 0.276 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.240      ; 1.232      ;
; 0.277 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.004      ; 0.997      ;
; 0.283 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.240      ; 1.239      ;
; 0.295 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.003      ; 1.014      ;
; 0.308 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.003      ; 1.027      ;
; 0.393 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.057      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.059      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.065      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.687      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.102      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.709      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.710      ;
; 0.453 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.717      ;
; 0.461 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.725      ;
; 0.461 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.725      ;
; 0.469 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.733      ;
; 0.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.126      ;
; 0.478 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.742      ;
; 0.493 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.935      ; 1.144      ;
; 0.503 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.767      ;
; 0.545 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.810      ;
; 0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.848      ;
; 0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.855      ;
; 0.593 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.858      ;
; 0.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.905      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.934      ;
; 0.674 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.939      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.445      ; 1.342      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.943      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.343      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.944      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.947      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.949      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.950      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.951      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 0.960      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.354      ;
; 0.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.357      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.365      ;
; 0.707 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.592      ; 4.551      ;
; 0.711 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.601      ; 4.564      ;
; 0.731 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 0.995      ;
; 0.733 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.397      ;
; 0.740 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.003      ;
; 0.741 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.005      ;
; 0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.433      ; 1.399      ;
; 0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.436      ; 1.406      ;
; 0.750 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.014      ;
; 0.751 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.015      ;
; 0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.419      ;
; 0.763 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.027      ;
; 0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.068      ;
; 0.816 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.083      ;
; 0.824 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.091      ;
; 0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.104      ;
; 0.841 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.105      ;
; 0.842 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.106      ;
; 0.848 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.112      ;
; 0.850 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.078      ; 1.114      ;
; 0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.119      ;
; 0.876 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.142      ;
; 0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 1.145      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.084      ; 1.150      ;
; 0.883 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.145      ;
; 0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.084      ; 1.165      ;
; 0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.084      ; 1.168      ;
; 0.898 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.161      ;
; 0.902 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.077      ; 1.165      ;
; 0.915 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.180      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.091      ; 1.199      ;
; 0.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.084      ; 1.194      ;
; 0.924 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.189      ;
; 0.925 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.190      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.191      ;
; 0.932 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.197      ;
; 0.933 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.079      ; 1.198      ;
; 0.943 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.084      ; 1.213      ;
; 0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.210      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                  ;
+-------+------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.403 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.674      ;
; 0.441 ; clk_400hz:clk_400hz|counter[25]          ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.708      ;
; 0.585 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 3.090      ; 4.123      ;
; 0.622 ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; 3.087      ; 4.157      ;
; 0.639 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.913      ;
; 0.648 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.915      ;
; 0.654 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; clk_400hz:clk_400hz|counter[11]          ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; clk_400hz:clk_400hz|counter[9]           ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; clk_400hz:clk_400hz|counter[7]           ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clk_400hz:clk_400hz|counter[23]          ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; clk_400hz:clk_400hz|counter[4]           ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.927      ;
; 0.661 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.928      ;
; 0.678 ; clk_400hz:clk_400hz|counter[1]           ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.946      ;
; 0.682 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.511      ; 1.379      ;
; 0.696 ; clk_400hz:clk_400hz|counter[0]           ; clk_400hz:clk_400hz|counter[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 0.964      ;
; 0.717 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.511      ; 1.414      ;
; 0.717 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[0]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 0.983      ;
; 0.724 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.079      ; 0.989      ;
; 0.803 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.069      ;
; 0.824 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.091      ;
; 0.829 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.511      ; 1.526      ;
; 0.879 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.511      ; 1.576      ;
; 0.896 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.164      ;
; 0.897 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.165      ;
; 0.918 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.184      ;
; 0.953 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[5]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.219      ;
; 0.957 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.224      ;
; 0.959 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[7]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[1]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.229      ;
; 0.969 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; clk_400hz:clk_400hz|counter[7]           ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_400hz:clk_400hz|counter[5]           ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; clock_100hz:clock_100hz|counter[8]       ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clk_400hz:clk_400hz|counter[23]          ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; clk_400hz:clk_400hz|counter[15]          ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.244      ;
; 0.977 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.245      ;
; 0.980 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.247      ;
; 0.983 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.251      ;
; 0.984 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clock_100hz:clock_100hz|counter[5]       ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; clk_400hz:clk_400hz|counter[2]           ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.253      ;
; 0.986 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.511      ; 1.683      ;
; 0.986 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.254      ;
; 0.988 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; clk_400hz:clk_400hz|counter[10]          ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.082      ; 1.257      ;
+-------+------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.698      ;
; 0.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.725      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.375      ; 1.087      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.367      ; 1.104      ;
; 0.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.829      ;
; 0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.846      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.890      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.236      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.925      ;
; 0.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.932      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.934      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.945      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.279      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.952      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.952      ;
; 0.690 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.955      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.299      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.307      ;
; 0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.330      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.344      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.371      ; 1.359      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.377      ;
; 0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.379      ; 1.396      ;
; 0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.403      ;
; 0.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.081      ; 1.090      ;
; 0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.427      ;
; 0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.097      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.116      ;
; 0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.126      ;
; 0.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.151      ;
; 0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.512      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.062      ; 1.170      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.191      ;
; 0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.192      ;
; 0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.205      ;
; 0.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.550      ;
; 0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.213      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.556      ;
; 0.971 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.240      ;
; 0.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.238      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.253      ;
; 0.988 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.583      ;
; 0.990 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.251      ;
; 1.023 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.381      ; 1.626      ;
; 1.047 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.312      ;
; 1.048 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.313      ;
; 1.065 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.324      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.326      ;
; 1.068 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.337      ;
; 1.070 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.335      ;
; 1.071 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.336      ;
; 1.071 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.336      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.343      ;
; 1.085 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.081      ; 1.352      ;
; 1.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.701      ;
; 1.107 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.062      ; 1.355      ;
; 1.113 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.062      ; 1.361      ;
; 1.129 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.392      ;
; 1.157 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.422      ;
; 1.189 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.454      ;
; 1.213 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.371      ; 1.806      ;
; 1.218 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.373      ; 1.813      ;
; 1.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.379      ; 1.839      ;
; 1.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.377      ; 1.894      ;
; 1.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.369      ; 1.901      ;
; 1.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.581      ;
; 1.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.582      ;
; 1.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.581      ;
; 1.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.582      ;
; 1.410 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.675      ;
; 1.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.083      ; 1.682      ;
; 1.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.684      ;
; 1.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.685      ;
; 1.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.701      ;
; 1.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.730      ;
; 1.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.731      ;
; 1.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.731      ;
; 1.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.085      ; 1.739      ;
; 1.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.743      ;
; 1.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.777      ;
; 1.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.793      ;
; 1.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.081      ; 1.801      ;
; 1.552 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.817      ;
; 1.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.837      ;
; 1.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.081      ; 1.864      ;
; 1.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.880      ;
; 1.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.879      ;
; 1.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.085      ; 1.894      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                                              ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.838 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.737     ; 0.631      ;
; 1.848 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.740     ; 0.638      ;
; 1.861 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.736     ; 0.655      ;
; 1.896 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.794     ; 0.632      ;
; 1.903 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.793     ; 0.640      ;
; 1.955 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.830     ; 0.655      ;
; 1.975 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.793     ; 0.712      ;
; 2.063 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.943     ; 0.650      ;
; 2.075 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.965     ; 0.640      ;
; 2.119 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.995     ; 0.654      ;
; 2.147 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.040     ; 0.637      ;
; 2.158 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.019     ; 0.669      ;
; 2.158 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.040     ; 0.648      ;
; 2.173 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.040     ; 0.663      ;
; 2.230 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.113     ; 0.647      ;
; 2.249 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -1.140     ; 0.639      ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.940 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.940 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.055      ; 4.483      ;
; -0.888 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.052      ; 4.428      ;
; -0.888 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.052      ; 4.428      ;
; -0.888 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.052      ; 4.428      ;
; -0.888 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.052      ; 4.428      ;
; -0.887 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.064      ; 4.439      ;
; -0.881 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.065      ; 4.434      ;
; -0.881 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.065      ; 4.434      ;
; -0.881 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.065      ; 4.434      ;
; -0.840 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.840 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.068      ; 4.396      ;
; -0.810 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.355      ;
; -0.810 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.057      ; 4.355      ;
; -0.764 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.070      ; 4.322      ;
; -0.764 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.070      ; 4.322      ;
; -0.764 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.070      ; 4.322      ;
; -0.764 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.070      ; 4.322      ;
; -0.764 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.070      ; 4.322      ;
; -0.764 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 3.070      ; 4.322      ;
; -0.439 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.439 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.055      ; 4.482      ;
; -0.393 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.052      ; 4.433      ;
; -0.393 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.052      ; 4.433      ;
; -0.393 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.052      ; 4.433      ;
; -0.393 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.052      ; 4.433      ;
; -0.335 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.064      ; 4.387      ;
; -0.331 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.065      ; 4.384      ;
; -0.331 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.065      ; 4.384      ;
; -0.331 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.065      ; 4.384      ;
; -0.285 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.330      ;
; -0.285 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.057      ; 4.330      ;
; -0.260 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.260 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.068      ; 4.316      ;
; -0.242 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.070      ; 4.300      ;
; -0.242 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.070      ; 4.300      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.070      ; 4.300      ;
; -0.242 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.070      ; 4.300      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.070      ; 4.300      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 3.070      ; 4.300      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                               ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.709 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.217      ; 4.142      ;
; 0.709 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.217      ; 4.142      ;
; 0.709 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.217      ; 4.142      ;
; 0.709 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.217      ; 4.142      ;
; 0.709 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.217      ; 4.142      ;
; 0.709 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.217      ; 4.142      ;
; 0.726 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.726 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.215      ; 4.157      ;
; 0.751 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.171      ;
; 0.751 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.204      ; 4.171      ;
; 0.794 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.212      ; 4.222      ;
; 0.794 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.212      ; 4.222      ;
; 0.794 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.212      ; 4.222      ;
; 0.798 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.211      ; 4.225      ;
; 0.856 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.198      ; 4.270      ;
; 0.856 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.198      ; 4.270      ;
; 0.856 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.198      ; 4.270      ;
; 0.856 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.198      ; 4.270      ;
; 0.898 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 0.898 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.202      ; 4.316      ;
; 1.233 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.217      ; 4.166      ;
; 1.233 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.217      ; 4.166      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.217      ; 4.166      ;
; 1.233 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.217      ; 4.166      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.217      ; 4.166      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.217      ; 4.166      ;
; 1.278 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.204      ; 4.198      ;
; 1.278 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.204      ; 4.198      ;
; 1.306 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.306 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.215      ; 4.237      ;
; 1.345 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.212      ; 4.273      ;
; 1.345 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.212      ; 4.273      ;
; 1.345 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.212      ; 4.273      ;
; 1.352 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.211      ; 4.279      ;
; 1.354 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.198      ; 4.268      ;
; 1.354 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.198      ; 4.268      ;
; 1.354 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.198      ; 4.268      ;
; 1.354 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.198      ; 4.268      ;
; 1.403 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
; 1.403 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 3.202      ; 4.321      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|dataa  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa   ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|dataa  ;
; 0.410  ; 0.410        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|datac ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|datac ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.589  ; 0.589        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa   ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|dataa  ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|dataa  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; 0.231  ; 0.466        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.216  ; 0.436        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.216  ; 0.436        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.216  ; 0.436        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 4.409 ; 4.772 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 4.012 ; 4.527 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 4.183 ; 4.582 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.485 ; 1.564 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -1.728 ; -2.122 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -2.033 ; -2.482 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.971 ; -2.396 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.737 ; -0.764 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 12.352 ; 12.300 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 14.256 ; 14.056 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.521  ; 7.528  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 11.183 ; 11.119 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 15.498 ; 15.489 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 14.701 ; 14.744 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 13.869 ; 13.925 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 15.498 ; 15.489 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.720 ; 10.720 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.062 ; 11.033 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 13.665 ; 13.743 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.206 ; 12.272 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.484 ; 10.546 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.141 ; 9.968  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.538  ; 9.382  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.943  ; 8.798  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.376  ; 9.270  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.517  ; 8.530  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.125 ; 10.184 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.484 ; 10.546 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.794  ; 8.792  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.794  ; 8.725  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.792  ; 8.781  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.429  ; 8.451  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.427  ; 8.438  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.771  ; 8.695  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.793  ; 8.720  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.768  ; 8.792  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.463 ; 11.510 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.267  ; 8.226  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.515  ; 8.455  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.463 ; 11.510 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.977  ; 8.955  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.971  ; 9.945  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.450  ; 9.401  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.326  ; 9.397  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 10.448 ; 10.483 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 13.787 ; 13.593 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.266  ; 7.272  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 9.305  ; 9.298  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.627  ; 8.566  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 12.454 ; 12.448 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 11.707 ; 11.720 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 13.222 ; 13.192 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.627  ; 8.566  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.971  ; 8.855  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 11.525 ; 11.541 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.069 ; 10.165 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.776  ; 7.719  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.700  ; 8.568  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.146  ; 8.040  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.133  ; 7.988  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.543  ; 8.460  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.776  ; 7.719  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.316  ; 9.315  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.652  ; 9.671  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.611  ; 7.595  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.928  ; 7.889  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.971  ; 7.932  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.734  ; 7.620  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.611  ; 7.595  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.906  ; 7.907  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.904  ; 7.915  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.934  ; 8.018  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.553  ; 7.492  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.553  ; 7.492  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.786  ; 7.708  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.693 ; 10.703 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.157  ; 8.108  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.126  ; 9.100  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.634  ; 8.648  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.524  ; 8.570  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -4.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.490       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.580       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.993         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.461       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.532       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.757         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -1.341       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.416       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.679         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.776       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.903       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.580         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -1.208       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.372       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.507         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.743       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.764       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.389         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.736       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.653       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.381         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.451       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.930       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.229         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.417       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.812       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.212         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.920       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.292       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.145         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.891       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.254       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.136         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -1.083       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.053       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.092         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.348       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.744       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.002         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.883       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.119       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.971         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.390       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.581       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.805         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.232       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.573       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.792         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.413       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.379       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.749         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.541       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.208       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.724         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.543       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.181       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.673         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.127        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.800       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; 254.45 MHz ; 250.0 MHz       ; clk_50                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 276.32 MHz ; 274.05 MHz      ; clk_400hz:clk_400hz|clk_400hz     ; limit due to minimum period restriction (tmin)                ;
; 277.7 MHz  ; 274.05 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -2.930 ; -113.201      ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.619 ; -88.922       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.601 ; -84.916       ;
; clr                               ; -2.338 ; -34.078       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.189 ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz     ; 0.355 ; 0.000         ;
; clk_50                            ; 0.355 ; 0.000         ;
; clr                               ; 1.684 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.818 ; -23.946       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.767 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -101.945      ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -126.404      ;
; clk_400hz:clk_400hz|clk_400hz     ; -2.649 ; -85.600       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.930 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.856      ;
; -2.920 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.846      ;
; -2.722 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.648      ;
; -2.710 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.635      ;
; -2.676 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.605      ;
; -2.664 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.589      ;
; -2.656 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.581      ;
; -2.635 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.561      ;
; -2.633 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.558      ;
; -2.611 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.537      ;
; -2.590 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.519      ;
; -2.553 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.482      ;
; -2.505 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.434      ;
; -2.494 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.419      ;
; -2.489 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.418      ;
; -2.450 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.376      ;
; -2.431 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.360      ;
; -2.421 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.347      ;
; -2.420 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.349      ;
; -2.419 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.345      ;
; -2.414 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.343      ;
; -2.409 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.335      ;
; -2.402 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.328      ;
; -2.393 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.318      ;
; -2.384 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.309      ;
; -2.374 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.303      ;
; -2.356 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.281      ;
; -2.355 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.280      ;
; -2.351 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.278      ;
; -2.348 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.273      ;
; -2.344 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.271      ;
; -2.335 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.261      ;
; -2.319 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.246      ;
; -2.317 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.244      ;
; -2.313 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.239      ;
; -2.275 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.201      ;
; -2.275 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.201      ;
; -2.275 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.201      ;
; -2.265 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.191      ;
; -2.265 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.191      ;
; -2.265 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.191      ;
; -2.236 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.163      ;
; -2.233 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.158      ;
; -2.233 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.160      ;
; -2.231 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.158      ;
; -2.205 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.132      ;
; -2.196 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.123      ;
; -2.194 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.121      ;
; -2.186 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.112      ;
; -2.178 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.106      ;
; -2.177 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.105      ;
; -2.160 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.089      ;
; -2.156 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.083      ;
; -2.148 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.075      ;
; -2.146 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.073      ;
; -2.135 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.064      ;
; -2.132 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.059      ;
; -2.130 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.057      ;
; -2.128 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.057      ;
; -2.118 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 3.047      ;
; -2.113 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.039      ;
; -2.106 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.032      ;
; -2.106 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.031      ;
; -2.092 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.019      ;
; -2.092 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.020      ;
; -2.091 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 3.019      ;
; -2.082 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.009      ;
; -2.074 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.001      ;
; -2.072 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.999      ;
; -2.067 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.993      ;
; -2.067 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.993      ;
; -2.067 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.993      ;
; -2.063 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.990      ;
; -2.062 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.988      ;
; -2.061 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.988      ;
; -2.057 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.984      ;
; -2.055 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.983      ;
; -2.055 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.982      ;
; -2.054 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.982      ;
; -2.052 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.978      ;
; -2.051 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.978      ;
; -2.032 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.961      ;
; -2.032 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 2.958      ;
; -2.024 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.951      ;
; -2.017 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.944      ;
; -2.015 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 2.942      ;
; -2.013 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.938      ;
; -2.013 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.938      ;
; -2.013 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.938      ;
; -2.012 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.941      ;
; -2.010 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.938      ;
; -2.009 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.934      ;
; -2.009 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.934      ;
; -2.009 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.934      ;
; -2.008 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.937      ;
; -2.007 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.935      ;
; -2.006 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.935      ;
; -2.006 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.071     ; 2.934      ;
; -2.002 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.070     ; 2.931      ;
; -2.001 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 2.926      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.735      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.735      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.735      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.735      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.717      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.717      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.717      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.717      ;
; -2.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.494      ;
; -2.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.493      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.654      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.654      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.654      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.654      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.652      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.652      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.652      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.652      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.636      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.636      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.636      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.636      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.634      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.634      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.634      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.634      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.616      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.616      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.616      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.616      ;
; -2.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.403      ;
; -2.478 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.402      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.190      ; 3.598      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.190      ; 3.598      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.190      ; 3.598      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.190      ; 3.598      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.399      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.399      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.399      ;
; -2.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.399      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.568      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.568      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.568      ;
; -2.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.568      ;
; -2.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.544      ;
; -2.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.544      ;
; -2.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.544      ;
; -2.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.187      ; 3.544      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.355      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.550      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.550      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.550      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.550      ;
; -2.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.339      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.338      ;
; -2.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.526      ;
; -2.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.526      ;
; -2.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.526      ;
; -2.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.194      ; 3.526      ;
; -2.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.322      ;
; -2.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.321      ;
; -2.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.320      ;
; -2.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.319      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.318      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.318      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.318      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.318      ;
; -2.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.316      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.284      ;
; -2.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.283      ;
; -2.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.280      ;
; -2.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.280      ;
; -2.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.280      ;
; -2.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.075     ; 3.280      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.452      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.452      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.452      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.452      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.264      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.434      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.434      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.434      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.192      ; 3.434      ;
; -2.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.236      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.235      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.232      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.232      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.232      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.232      ;
; -2.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.411      ;
; -2.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.411      ;
; -2.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.411      ;
; -2.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.185      ; 3.411      ;
; -2.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.212      ;
; -2.285 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.211      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.208      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.208      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.524      ;
; -2.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.523      ;
; -2.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.519      ;
; -2.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.518      ;
; -2.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.484      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.483      ;
; -2.552 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.475      ;
; -2.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.474      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.792      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.787      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.787      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.787      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.782      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.782      ;
; -2.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.074     ; 3.416      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.074     ; 3.415      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.752      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.747      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.747      ;
; -2.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.743      ;
; -2.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.738      ;
; -2.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.738      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.255      ; 3.741      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.736      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.736      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.255      ; 3.736      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.731      ;
; -2.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.731      ;
; -2.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.359      ;
; -2.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.358      ;
; -2.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.255      ; 3.701      ;
; -2.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.696      ;
; -2.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.696      ;
; -2.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.255      ; 3.692      ;
; -2.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.687      ;
; -2.407 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.687      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.684      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.679      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.679      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.327      ;
; -2.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.326      ;
; -2.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.656      ;
; -2.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.651      ;
; -2.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.651      ;
; -2.360 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.283      ;
; -2.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.282      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.638      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.633      ;
; -2.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.245      ; 3.633      ;
; -2.350 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.273      ;
; -2.349 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.272      ;
; -2.349 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.627      ;
; -2.349 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.622      ;
; -2.349 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.622      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.633      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.628      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.628      ;
; -2.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.252      ;
; -2.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.076     ; 3.251      ;
; -2.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.605      ;
; -2.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.600      ;
; -2.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.600      ;
; -2.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.595      ;
; -2.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.590      ;
; -2.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.590      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.230      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.257      ; 3.587      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.582      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.582      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.225      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.255      ; 3.576      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.571      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.250      ; 3.571      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.551      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.546      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.546      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.541      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.536      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.243      ; 3.536      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
; -2.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.072     ; 3.190      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                                               ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.338 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.088     ; 0.661      ;
; -2.329 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.079     ; 0.668      ;
; -2.305 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.174     ; 0.674      ;
; -2.288 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.035     ; 0.688      ;
; -2.235 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.146     ; 0.639      ;
; -2.213 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.089     ; 0.671      ;
; -2.177 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.089     ; 0.640      ;
; -2.155 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.022     ; 0.676      ;
; -2.154 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -1.072     ; 0.652      ;
; -2.041 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.874     ; 0.718      ;
; -2.005 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.906     ; 0.650      ;
; -2.003 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.874     ; 0.676      ;
; -1.995 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.875     ; 0.664      ;
; -1.957 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.832     ; 0.673      ;
; -1.948 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.828     ; 0.663      ;
; -1.935 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.828     ; 0.651      ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.189 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.892      ; 0.782      ;
; 0.193 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.079      ; 0.973      ;
; 0.199 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.174      ; 1.074      ;
; 0.212 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.035      ; 0.948      ;
; 0.214 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.022      ; 0.937      ;
; 0.218 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.072      ; 0.991      ;
; 0.248 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.089      ; 1.038      ;
; 0.261 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.146      ; 1.108      ;
; 0.296 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.835      ; 0.832      ;
; 0.298 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.089      ; 1.088      ;
; 0.308 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.831      ; 0.840      ;
; 0.309 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.875      ; 0.885      ;
; 0.309 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.088      ; 1.098      ;
; 0.322 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.874      ; 0.897      ;
; 0.338 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.874      ; 0.913      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.624      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 0.985      ;
; 0.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 0.986      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 0.992      ;
; 0.408 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.651      ;
; 0.415 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.658      ;
; 0.423 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.665      ;
; 0.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.024      ;
; 0.439 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.681      ;
; 0.451 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.693      ;
; 0.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.050      ;
; 0.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.735      ;
; 0.504 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 0.813      ; 1.018      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.770      ;
; 0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.778      ;
; 0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.785      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.828      ;
; 0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.836      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.853      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.858      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.862      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.862      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.865      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.867      ;
; 0.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.871      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.878      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.226      ;
; 0.650 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.247      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.398      ; 1.257      ;
; 0.664 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.906      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.267      ;
; 0.682 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.923      ;
; 0.683 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 0.924      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.391      ; 1.277      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.389      ; 1.278      ;
; 0.690 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.933      ;
; 0.692 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 0.935      ;
; 0.708 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.950      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.305      ;
; 0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.391      ; 1.314      ;
; 0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.319      ;
; 0.739 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.984      ;
; 0.742 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.987      ;
; 0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.990      ;
; 0.746 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.240      ; 4.217      ;
; 0.754 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 0.996      ;
; 0.759 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.001      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.010      ;
; 0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.010      ;
; 0.775 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.017      ;
; 0.782 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.024      ;
; 0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.040      ;
; 0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.050      ;
; 0.804 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.049      ;
; 0.806 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 3.233      ; 4.270      ;
; 0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.060      ;
; 0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 1.060      ;
; 0.819 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.059      ;
; 0.831 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.078      ;
; 0.831 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.086      ; 1.088      ;
; 0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.073      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.077      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.078      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.070      ; 1.076      ;
; 0.839 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.082      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.071      ; 1.082      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.083      ;
; 0.842 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.085      ;
; 0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.076      ; 1.096      ;
; 0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.069      ; 1.106      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.642      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.658      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.332      ; 1.015      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.032      ;
; 0.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.753      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.768      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.812      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.845      ;
; 0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.853      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.153      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.864      ;
; 0.628 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.869      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.872      ;
; 0.631 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 0.872      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.204      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.197      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.209      ;
; 0.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.237      ;
; 0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.258      ;
; 0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.329      ; 1.266      ;
; 0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.279      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.281      ;
; 0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 0.997      ;
; 0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.336      ; 1.296      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.012      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.010      ;
; 0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.015      ;
; 0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.030      ;
; 0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.337      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.060      ;
; 0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.081      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.089      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.087      ;
; 0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.391      ;
; 0.871 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.112      ;
; 0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.416      ;
; 0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.418      ;
; 0.899 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.145      ;
; 0.902 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.140      ;
; 0.908 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.154      ;
; 0.918 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.450      ;
; 0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.159      ;
; 0.949 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.190      ;
; 0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.191      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.338      ; 1.500      ;
; 0.969 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.210      ;
; 0.969 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.210      ;
; 0.970 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.211      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.219      ;
; 0.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.219      ;
; 0.988 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.229      ;
; 0.991 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.237      ;
; 0.993 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.228      ;
; 1.015 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.547      ;
; 1.035 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.259      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.277      ;
; 1.038 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.053      ; 1.262      ;
; 1.059 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.300      ;
; 1.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.329      ; 1.631      ;
; 1.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.342      ;
; 1.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.336      ; 1.664      ;
; 1.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.331      ; 1.659      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.068      ; 1.426      ;
; 1.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.068      ; 1.427      ;
; 1.193 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.334      ; 1.728      ;
; 1.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.439      ;
; 1.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.064      ; 1.440      ;
; 1.206 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.327      ; 1.734      ;
; 1.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.075      ; 1.504      ;
; 1.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.518      ;
; 1.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.522      ;
; 1.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.523      ;
; 1.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.522      ;
; 1.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.558      ;
; 1.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.559      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.068      ; 1.581      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.591      ;
; 1.350 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.592      ;
; 1.351 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.593      ;
; 1.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.606      ;
; 1.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.617      ;
; 1.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.660      ;
; 1.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.672      ;
; 1.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.068      ; 1.674      ;
; 1.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.068      ; 1.679      ;
; 1.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.067      ; 1.697      ;
; 1.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.068      ; 1.704      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.608      ;
; 0.399 ; clk_400hz:clk_400hz|counter[25]                                                                                        ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.643      ;
; 0.567 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 2.807      ; 3.788      ;
; 0.585 ; clk_400hz:clk_400hz|counter[19]                                                                                        ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clk_400hz:clk_400hz|counter[16]                                                                                        ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; clk_400hz:clk_400hz|counter[17]                                                                                        ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.834      ;
; 0.598 ; clk_400hz:clk_400hz|counter[3]                                                                                         ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clk_400hz:clk_400hz|counter[8]                                                                                         ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clk_400hz:clk_400hz|counter[24]                                                                                        ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clk_400hz:clk_400hz|counter[18]                                                                                        ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clk_400hz:clk_400hz|counter[11]                                                                                        ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; clk_400hz:clk_400hz|counter[9]                                                                                         ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clk_400hz:clk_400hz|counter[7]                                                                                         ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clk_400hz:clk_400hz|counter[23]                                                                                        ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clk_400hz:clk_400hz|counter[21]                                                                                        ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clk_400hz:clk_400hz|counter[6]                                                                                         ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clk_400hz:clk_400hz|counter[4]                                                                                         ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; clk_400hz:clk_400hz|counter[20]                                                                                        ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; clk_400hz:clk_400hz|counter[22]                                                                                        ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; clk_400hz:clk_400hz|clk_400hz                                                                                          ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; 2.805      ; 3.826      ;
; 0.616 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.468      ; 1.255      ;
; 0.620 ; clk_400hz:clk_400hz|counter[1]                                                                                         ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.864      ;
; 0.636 ; clk_400hz:clk_400hz|counter[0]                                                                                         ; clk_400hz:clk_400hz|counter[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 0.880      ;
; 0.649 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.468      ; 1.288      ;
; 0.652 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[0]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.894      ;
; 0.659 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.901      ;
; 0.748 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 0.990      ;
; 0.757 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.468      ; 1.396      ;
; 0.763 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.007      ;
; 0.813 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.468      ; 1.452      ;
; 0.829 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.073      ;
; 0.829 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.073      ;
; 0.847 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.089      ;
; 0.871 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.114      ;
; 0.871 ; clk_400hz:clk_400hz|counter[19]                                                                                        ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.115      ;
; 0.874 ; clk_400hz:clk_400hz|counter[16]                                                                                        ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; clk_400hz:clk_400hz|counter[17]                                                                                        ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[5]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.123      ;
; 0.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]             ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; -0.093     ; 0.990      ;
; 0.884 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[7]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; clk_400hz:clk_400hz|counter[3]                                                                                         ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[1]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; clk_400hz:clk_400hz|counter[16]                                                                                        ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[4]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; clk_400hz:clk_400hz|counter[8]                                                                                         ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clk_400hz:clk_400hz|counter[24]                                                                                        ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clk_400hz:clk_400hz|counter[7]                                                                                         ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clk_400hz:clk_400hz|counter[18]                                                                                        ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_400hz:clk_400hz|counter[5]                                                                                         ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clk_400hz:clk_400hz|counter[23]                                                                                        ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clk_400hz:clk_400hz|counter[21]                                                                                        ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; clk_400hz:clk_400hz|counter[15]                                                                                        ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clk_400hz:clk_400hz|counter[2]                                                                                         ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clk_400hz:clk_400hz|counter[6]                                                                                         ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; clk_400hz:clk_400hz|counter[20]                                                                                        ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; clk_400hz:clk_400hz|counter[22]                                                                                        ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.137      ;
; 0.894 ; clk_400hz:clk_400hz|counter[10]                                                                                        ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.073      ; 1.138      ;
; 0.897 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.468      ; 1.536      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                                               ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 1.684 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.637     ; 0.577      ;
; 1.693 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.640     ; 0.583      ;
; 1.709 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.636     ; 0.603      ;
; 1.732 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.685     ; 0.577      ;
; 1.739 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.684     ; 0.585      ;
; 1.790 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.718     ; 0.602      ;
; 1.808 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.685     ; 0.653      ;
; 1.884 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.821     ; 0.593      ;
; 1.894 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.840     ; 0.584      ;
; 1.943 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.870     ; 0.603      ;
; 1.958 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.906     ; 0.582      ;
; 1.973 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.906     ; 0.597      ;
; 1.978 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.893     ; 0.615      ;
; 1.986 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.906     ; 0.610      ;
; 2.034 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.968     ; 0.596      ;
; 2.051 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.998     ; 0.583      ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.818 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.818 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.747      ; 4.054      ;
; -0.781 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.758      ; 4.028      ;
; -0.777 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.759      ; 4.025      ;
; -0.777 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.759      ; 4.025      ;
; -0.777 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.759      ; 4.025      ;
; -0.773 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.745      ; 4.007      ;
; -0.773 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.745      ; 4.007      ;
; -0.773 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.745      ; 4.007      ;
; -0.773 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.745      ; 4.007      ;
; -0.722 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.722 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.762      ; 3.973      ;
; -0.704 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.943      ;
; -0.704 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.750      ; 3.943      ;
; -0.669 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.764      ; 3.922      ;
; -0.669 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.764      ; 3.922      ;
; -0.669 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.764      ; 3.922      ;
; -0.669 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.764      ; 3.922      ;
; -0.669 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.764      ; 3.922      ;
; -0.669 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 2.764      ; 3.922      ;
; -0.450 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.450 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.747      ; 4.186      ;
; -0.422 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.745      ; 4.156      ;
; -0.422 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.745      ; 4.156      ;
; -0.422 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.745      ; 4.156      ;
; -0.422 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.745      ; 4.156      ;
; -0.351 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.758      ; 4.098      ;
; -0.346 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.759      ; 4.094      ;
; -0.346 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.759      ; 4.094      ;
; -0.346 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.759      ; 4.094      ;
; -0.299 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.750      ; 4.038      ;
; -0.299 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.750      ; 4.038      ;
; -0.282 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.762      ; 4.033      ;
; -0.259 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.764      ; 4.012      ;
; -0.259 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.764      ; 4.012      ;
; -0.259 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.764      ; 4.012      ;
; -0.259 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.764      ; 4.012      ;
; -0.259 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.764      ; 4.012      ;
; -0.259 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 2.764      ; 4.012      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.767 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.898      ; 3.866      ;
; 0.767 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.898      ; 3.866      ;
; 0.767 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.898      ; 3.866      ;
; 0.767 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.898      ; 3.866      ;
; 0.767 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.898      ; 3.866      ;
; 0.767 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.898      ; 3.866      ;
; 0.791 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.791 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.895      ; 3.887      ;
; 0.809 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 3.892      ;
; 0.809 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.882      ; 3.892      ;
; 0.852 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.892      ; 3.945      ;
; 0.852 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.892      ; 3.945      ;
; 0.852 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.892      ; 3.945      ;
; 0.858 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.891      ; 3.950      ;
; 0.927 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.877      ; 4.005      ;
; 0.927 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.877      ; 4.005      ;
; 0.927 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.877      ; 4.005      ;
; 0.927 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.877      ; 4.005      ;
; 0.953 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 0.953 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 2.880      ; 4.034      ;
; 1.181 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.898      ; 3.780      ;
; 1.181 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.898      ; 3.780      ;
; 1.181 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.898      ; 3.780      ;
; 1.181 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.898      ; 3.780      ;
; 1.181 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.898      ; 3.780      ;
; 1.181 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.898      ; 3.780      ;
; 1.218 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.882      ; 3.801      ;
; 1.218 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.882      ; 3.801      ;
; 1.233 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.233 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.895      ; 3.829      ;
; 1.284 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.877      ; 3.862      ;
; 1.284 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.877      ; 3.862      ;
; 1.284 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.877      ; 3.862      ;
; 1.284 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.877      ; 3.862      ;
; 1.286 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.892      ; 3.879      ;
; 1.286 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.892      ; 3.879      ;
; 1.286 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.892      ; 3.879      ;
; 1.290 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.891      ; 3.882      ;
; 1.326 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
; 1.326 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 2.880      ; 3.907      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|dataa  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa   ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|dataa  ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|datac ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|datac ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa   ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|dataa  ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|dataa  ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; 0.192  ; 0.410        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; 0.194  ; 0.412        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.177  ; 0.395        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.177  ; 0.395        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.177  ; 0.395        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.178  ; 0.396        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.179  ; 0.397        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 4.044 ; 4.149 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 3.591 ; 3.974 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.822 ; 3.992 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.513 ; 1.540 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -1.544 ; -1.779 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -1.806 ; -2.099 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.772 ; -2.035 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.776 ; -0.752 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 11.109 ; 11.181 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 12.756 ; 12.821 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.815  ; 6.749  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 10.016 ; 10.091 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 14.244 ; 13.894 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 13.453 ; 13.358 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 12.588 ; 12.555 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 14.244 ; 13.894 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.742  ; 9.745  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.930  ; 10.022 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 12.283 ; 12.403 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 11.088 ; 11.199 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 9.392  ; 9.452  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 9.158  ; 9.005  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.611  ; 8.469  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.056  ; 7.937  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.461  ; 8.352  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.736  ; 7.619  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.101  ; 9.042  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.392  ; 9.452  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.960  ; 7.978  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.905  ; 7.874  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.960  ; 7.856  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.633  ; 7.560  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.628  ; 7.547  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.884  ; 7.848  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.902  ; 7.868  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.849  ; 7.978  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.380 ; 10.274 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.487  ; 7.390  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.698  ; 7.564  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 10.380 ; 10.274 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.100  ; 8.072  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.074  ; 8.904  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.592  ; 8.442  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.366  ; 8.507  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 9.333  ; 9.516  ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 12.319 ; 12.380 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 6.570  ; 6.505  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 8.307  ; 8.412  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.743  ; 7.717  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 11.347 ; 11.202 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 10.558 ; 10.480 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 12.074 ; 11.871 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.743  ; 7.717  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.017  ; 7.988  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.372 ; 10.335 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.072  ; 9.185  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.021  ; 6.876  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.853  ; 7.660  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.351  ; 7.172  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.313  ; 7.157  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.734  ; 7.576  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.021  ; 6.876  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.351  ; 8.275  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.583  ; 8.687  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.855  ; 6.807  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.155  ; 7.072  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.195  ; 7.103  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.924  ; 6.837  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 6.855  ; 6.807  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 7.131  ; 7.055  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.127  ; 7.061  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.118  ; 7.232  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.795  ; 6.695  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.795  ; 6.695  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.992  ; 6.894  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 9.614  ; 9.533  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 7.349  ; 7.256  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.261  ; 8.149  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.794  ; 7.730  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 7.625  ; 7.724  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.552         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.306       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.246       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.452         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.266       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.186       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.266         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -1.166       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.100       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.172         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.611       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.561       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.129         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -1.058       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.071       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.986         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.582       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.404       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.936         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.578       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.358       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.860         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.308       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.552       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.765         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.274       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.491       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.740         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.738       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.002       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.723         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.921       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.802       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.694         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.713       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -1.981       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.657         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.231       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.426       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.612         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.747       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.865       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.541         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.265       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.276       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.359         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.113       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.246       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.348         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.277       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.071       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.313         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.394       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -1.919       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.287         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.215        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.502       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.276         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.397       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.879       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -1.075 ; -26.887       ;
; clk_400hz:clk_400hz|clk_400hz     ; -0.977 ; -28.222       ;
; clock_100hz:clock_100hz|clk_100hz ; -0.940 ; -22.922       ;
; clr                               ; -0.763 ; -10.204       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clk_50                            ; 0.095 ; 0.000         ;
; clock_100hz:clock_100hz|clk_100hz ; 0.165 ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz     ; 0.183 ; 0.000         ;
; clr                               ; 0.809 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; -0.668 ; -20.045       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.246 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_50                            ; -3.000 ; -84.833       ;
; clr                               ; -3.000 ; -3.000        ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -92.000       ;
; clk_400hz:clk_400hz|clk_400hz     ; -1.000 ; -56.000       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.075 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.021      ;
; -1.028 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.974      ;
; -0.946 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.893      ;
; -0.918 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.865      ;
; -0.916 ; clk_400hz:clk_400hz|counter[23]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.861      ;
; -0.916 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.863      ;
; -0.914 ; clk_400hz:clk_400hz|counter[7]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.860      ;
; -0.900 ; clk_400hz:clk_400hz|counter[16]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.845      ;
; -0.899 ; clk_400hz:clk_400hz|counter[17]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.844      ;
; -0.897 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.844      ;
; -0.890 ; clk_400hz:clk_400hz|counter[18]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.835      ;
; -0.880 ; clk_400hz:clk_400hz|counter[8]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.826      ;
; -0.879 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.826      ;
; -0.877 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.824      ;
; -0.867 ; clk_400hz:clk_400hz|counter[6]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.813      ;
; -0.839 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.785      ;
; -0.825 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.772      ;
; -0.822 ; clk_400hz:clk_400hz|counter[13]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.767      ;
; -0.812 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.759      ;
; -0.809 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.756      ;
; -0.807 ; clk_400hz:clk_400hz|counter[14]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.752      ;
; -0.806 ; clk_400hz:clk_400hz|counter[21]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.751      ;
; -0.800 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.746      ;
; -0.795 ; clk_400hz:clk_400hz|counter[3]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.741      ;
; -0.789 ; clk_400hz:clk_400hz|counter[10]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.735      ;
; -0.787 ; clk_400hz:clk_400hz|counter[2]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.733      ;
; -0.785 ; clk_400hz:clk_400hz|counter[11]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.731      ;
; -0.762 ; clock_100hz:clock_100hz|counter[22] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.707      ;
; -0.761 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.706      ;
; -0.757 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.702      ;
; -0.757 ; clk_400hz:clk_400hz|counter[25]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.702      ;
; -0.756 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.701      ;
; -0.755 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.700      ;
; -0.755 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.700      ;
; -0.755 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.700      ;
; -0.755 ; clk_400hz:clk_400hz|counter[19]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.700      ;
; -0.748 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.693      ;
; -0.736 ; clk_400hz:clk_400hz|counter[24]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.681      ;
; -0.732 ; clk_400hz:clk_400hz|counter[20]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.677      ;
; -0.729 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.674      ;
; -0.728 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.673      ;
; -0.727 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.672      ;
; -0.726 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.671      ;
; -0.708 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.653      ;
; -0.708 ; clk_400hz:clk_400hz|counter[4]      ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.653      ;
; -0.707 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.652      ;
; -0.700 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.645      ;
; -0.690 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.635      ;
; -0.689 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.634      ;
; -0.688 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.633      ;
; -0.687 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.632      ;
; -0.687 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.632      ;
; -0.680 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.626      ;
; -0.678 ; clock_100hz:clock_100hz|counter[5]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.625      ;
; -0.676 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.623      ;
; -0.673 ; clk_400hz:clk_400hz|counter[15]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.618      ;
; -0.672 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.618      ;
; -0.672 ; clk_400hz:clk_400hz|counter[22]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.617      ;
; -0.671 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.617      ;
; -0.670 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.615      ;
; -0.666 ; clk_400hz:clk_400hz|counter[12]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.611      ;
; -0.660 ; clk_400hz:clk_400hz|counter[9]      ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.606      ;
; -0.654 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.601      ;
; -0.653 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.600      ;
; -0.652 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.598      ;
; -0.650 ; clock_100hz:clock_100hz|counter[12] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.597      ;
; -0.648 ; clk_400hz:clk_400hz|counter[1]      ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.594      ;
; -0.648 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.594      ;
; -0.648 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.594      ;
; -0.647 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.594      ;
; -0.644 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.591      ;
; -0.643 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.590      ;
; -0.639 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.585      ;
; -0.639 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.585      ;
; -0.638 ; clk_400hz:clk_400hz|counter[5]      ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.584      ;
; -0.637 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.583      ;
; -0.636 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.581      ;
; -0.636 ; clock_100hz:clock_100hz|counter[25] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.581      ;
; -0.635 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.580      ;
; -0.632 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.578      ;
; -0.627 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.573      ;
; -0.623 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.568      ;
; -0.622 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.567      ;
; -0.620 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.565      ;
; -0.620 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.566      ;
; -0.620 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.566      ;
; -0.619 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.566      ;
; -0.618 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.564      ;
; -0.618 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.564      ;
; -0.609 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.556      ;
; -0.606 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.552      ;
; -0.604 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.550      ;
; -0.603 ; clk_400hz:clk_400hz|counter[1]      ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.549      ;
; -0.600 ; clk_400hz:clk_400hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.547      ;
; -0.600 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.545      ;
; -0.600 ; clk_400hz:clk_400hz|counter[0]      ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.546      ;
; -0.599 ; clock_100hz:clock_100hz|counter[14] ; clock_100hz:clock_100hz|clk_100hz   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.544      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.036      ;
; -0.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.036      ;
; -0.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.036      ;
; -0.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.036      ;
; -0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.009      ;
; -0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.009      ;
; -0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.009      ;
; -0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.009      ;
; -0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 2.016      ;
; -0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 2.016      ;
; -0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 2.016      ;
; -0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 2.016      ;
; -0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.005      ;
; -0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.005      ;
; -0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.005      ;
; -0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 2.005      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.989      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.989      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.989      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.989      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.985      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.985      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.985      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.985      ;
; -0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.102      ; 1.966      ;
; -0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.102      ; 1.966      ;
; -0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.102      ; 1.966      ;
; -0.909 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.102      ; 1.966      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.111      ; 1.946      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.111      ; 1.946      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.111      ; 1.946      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.111      ; 1.946      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.935      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.935      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.935      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.935      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.808      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.926      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.926      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.926      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.926      ;
; -0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.807      ;
; -0.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.806      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.805      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.917      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.917      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.917      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.917      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.798      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.798      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.798      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.798      ;
; -0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.915      ;
; -0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.915      ;
; -0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.915      ;
; -0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.915      ;
; -0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.781      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.780      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.779      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.779      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.906      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.906      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.906      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.115      ; 1.906      ;
; -0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.777      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.776      ;
; -0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.897      ;
; -0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.897      ;
; -0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.897      ;
; -0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.897      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.771      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.771      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.771      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.771      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.767      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.767      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.876      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.876      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.876      ;
; -0.817 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.876      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.864      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.864      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.864      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.864      ;
; -0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.738      ;
; -0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.046     ; 1.737      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.856      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.856      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.856      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.113      ; 1.856      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.728      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.728      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.728      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                               ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.044     ; 1.728      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.839      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.839      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.839      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.106      ; 1.839      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.882      ;
; -0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.881      ;
; -0.935 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.877      ;
; -0.934 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.074      ;
; -0.934 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.074      ;
; -0.934 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.876      ;
; -0.932 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 2.075      ;
; -0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.069      ;
; -0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.069      ;
; -0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 2.070      ;
; -0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.864      ;
; -0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.863      ;
; -0.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.056      ;
; -0.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.056      ;
; -0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 2.057      ;
; -0.913 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.855      ;
; -0.912 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.854      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.047      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 2.047      ;
; -0.905 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 2.048      ;
; -0.885 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.034      ;
; -0.885 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.034      ;
; -0.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.143      ; 2.035      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.029      ;
; -0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.029      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.143      ; 2.030      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.016      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.016      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.143      ; 2.017      ;
; -0.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.808      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.043     ; 1.807      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 2.000      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 2.000      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.007      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 2.007      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 2.001      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.143      ; 2.008      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.996      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.996      ;
; -0.853 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.238      ; 1.590      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.997      ;
; -0.850 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.393      ; 1.742      ;
; -0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.790      ;
; -0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.789      ;
; -0.842 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.982      ;
; -0.842 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.982      ;
; -0.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.983      ;
; -0.839 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.781      ;
; -0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.980      ;
; -0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.133      ; 1.980      ;
; -0.838 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.780      ;
; -0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.136      ; 1.981      ;
; -0.834 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.146      ; 1.989      ;
; -0.834 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.235      ; 1.568      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.973      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.973      ;
; -0.831 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.974      ;
; -0.829 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.983      ;
; -0.827 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.146      ; 1.982      ;
; -0.826 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.159      ; 1.994      ;
; -0.821 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.160      ; 1.990      ;
; -0.812 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.160      ; 1.981      ;
; -0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.960      ;
; -0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.960      ;
; -0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.961      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.956      ;
; -0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.956      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.957      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 1.942      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 1.942      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.143      ; 1.943      ;
; -0.791 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.759      ; 3.049      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.731      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.940      ;
; -0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.142      ; 1.940      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.730      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.941      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 1.933      ;
; -0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.140      ; 1.933      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.923      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.923      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.143      ; 1.934      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.924      ;
; -0.780 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.154      ; 1.943      ;
; -0.778 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.145      ; 1.932      ;
; -0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.718      ;
; -0.776 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 0.262      ; 1.537      ;
; -0.775 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.169      ; 1.953      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.717      ;
; -0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.713      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.712      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.910      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.910      ;
; -0.768 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.155      ; 1.932      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.911      ;
; -0.766 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.161      ; 1.936      ;
; -0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.905      ;
; -0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.131      ; 1.905      ;
; -0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.045     ; 1.705      ;
; -0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.134      ; 1.906      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                                               ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.763 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.317     ; 0.349      ;
; -0.755 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.314     ; 0.352      ;
; -0.746 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.377     ; 0.350      ;
; -0.719 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.290     ; 0.360      ;
; -0.716 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.361     ; 0.335      ;
; -0.684 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.316     ; 0.348      ;
; -0.672 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.318     ; 0.336      ;
; -0.657 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.285     ; 0.352      ;
; -0.651 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.311     ; 0.342      ;
; -0.592 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.187     ; 0.386      ;
; -0.571 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.210     ; 0.341      ;
; -0.558 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.185     ; 0.353      ;
; -0.550 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.186     ; 0.344      ;
; -0.529 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.161     ; 0.349      ;
; -0.521 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.158     ; 0.344      ;
; -0.520 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; 0.500        ; -0.157     ; 0.344      ;
+--------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.095 ; clk_400hz:clk_400hz|clk_400hz                                                                                          ; clk_400hz:clk_400hz|clk_400hz           ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; 1.655      ; 1.969      ;
; 0.165 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz       ; clock_100hz:clock_100hz|clk_100hz ; clk_50      ; 0.000        ; 1.656      ; 2.040      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.314      ;
; 0.198 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; clk_400hz:clk_400hz|counter[25]                                                                                        ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.291 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; clk_400hz:clk_400hz|counter[19]                                                                                        ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; clk_400hz:clk_400hz|counter[17]                                                                                        ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_400hz:clk_400hz|counter[16]                                                                                        ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.421      ;
; 0.294 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.298 ; clk_400hz:clk_400hz|counter[3]                                                                                         ; clk_400hz:clk_400hz|counter[3]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; clk_400hz:clk_400hz|counter[11]                                                                                        ; clk_400hz:clk_400hz|counter[11]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[24]                                                                                        ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[21]                                                                                        ; clk_400hz:clk_400hz|counter[21]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[18]                                                                                        ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[9]                                                                                         ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[8]                                                                                         ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[7]                                                                                         ; clk_400hz:clk_400hz|counter[7]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[4]                                                                                         ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clk_400hz:clk_400hz|counter[23]                                                                                        ; clk_400hz:clk_400hz|counter[23]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_400hz:clk_400hz|counter[20]                                                                                        ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_400hz:clk_400hz|counter[6]                                                                                         ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_400hz:clk_400hz|counter[22]                                                                                        ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.427      ;
; 0.307 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.243      ; 0.634      ;
; 0.311 ; clk_400hz:clk_400hz|counter[1]                                                                                         ; clk_400hz:clk_400hz|counter[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.437      ;
; 0.320 ; clk_400hz:clk_400hz|counter[0]                                                                                         ; clk_400hz:clk_400hz|counter[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.446      ;
; 0.329 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.243      ; 0.656      ;
; 0.330 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[0]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.454      ;
; 0.334 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.458      ;
; 0.361 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.485      ;
; 0.367 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.243      ; 0.694      ;
; 0.367 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.494      ;
; 0.382 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.243      ; 0.709      ;
; 0.408 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.534      ;
; 0.409 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.535      ;
; 0.414 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]             ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; -0.019     ; 0.509      ;
; 0.417 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.541      ;
; 0.428 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[5]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.552      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]             ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; -0.037     ; 0.511      ;
; 0.435 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[1]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.559      ;
; 0.435 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[7]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.559      ;
; 0.436 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[4]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.560      ;
; 0.440 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; clk_400hz:clk_400hz|counter[19]                                                                                        ; clk_400hz:clk_400hz|counter[20]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; clk_400hz:clk_400hz|counter[17]                                                                                        ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]             ; clk_400hz:clk_400hz|clk_400hz     ; clk_50      ; 0.000        ; -0.037     ; 0.524      ;
; 0.447 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; clk_400hz:clk_400hz|counter[3]                                                                                         ; clk_400hz:clk_400hz|counter[4]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|Tx                  ; clk_50                            ; clk_50      ; 0.000        ; 0.243      ; 0.775      ;
; 0.449 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_400hz:clk_400hz|counter[7]                                                                                         ; clk_400hz:clk_400hz|counter[8]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_400hz:clk_400hz|counter[21]                                                                                        ; clk_400hz:clk_400hz|counter[22]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[19]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; clk_400hz:clk_400hz|counter[23]                                                                                        ; clk_400hz:clk_400hz|counter[24]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clk_400hz:clk_400hz|counter[5]                                                                                         ; clk_400hz:clk_400hz|counter[6]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clk_400hz:clk_400hz|counter[16]                                                                                        ; clk_400hz:clk_400hz|counter[17]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[12]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; clk_400hz:clk_400hz|counter[15]                                                                                        ; clk_400hz:clk_400hz|counter[16]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[22]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.579      ;
; 0.454 ; clock_100hz:clock_100hz|counter[16]                                                                                    ; clock_100hz:clock_100hz|counter[16]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.581      ;
; 0.454 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[11]     ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; clk_400hz:clk_400hz|counter[16]                                                                                        ; clk_400hz:clk_400hz|counter[18]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|counter[18]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[23]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[9]      ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[5]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[20]     ; clk_50                            ; clk_50      ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; baudrate:uart_baud|tx_acc[7]                                                                                           ; baudrate:uart_baud|tx_acc[7]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50                            ; clk_50      ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; clk_400hz:clk_400hz|counter[24]                                                                                        ; clk_400hz:clk_400hz|counter[25]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clk_400hz:clk_400hz|counter[18]                                                                                        ; clk_400hz:clk_400hz|counter[19]         ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clk_400hz:clk_400hz|counter[8]                                                                                         ; clk_400hz:clk_400hz|counter[9]          ; clk_50                            ; clk_50      ; 0.000        ; 0.042      ; 0.584      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.228      ; 0.497      ;
; 0.179 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.503      ;
; 0.180 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.852      ; 2.166      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.228      ; 0.516      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.315      ;
; 0.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.326      ;
; 0.205 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.844      ; 2.183      ;
; 0.207 ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.331      ;
; 0.207 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.531      ;
; 0.212 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.336      ;
; 0.213 ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.336      ;
; 0.216 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.339      ;
; 0.217 ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.340      ;
; 0.233 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.357      ;
; 0.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.372      ;
; 0.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.395      ;
; 0.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.399      ;
; 0.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.407      ;
; 0.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.228      ; 0.624      ;
; 0.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.416      ;
; 0.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.430      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.230      ; 0.642      ;
; 0.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.434      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.636      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.438      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.440      ;
; 0.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.442      ;
; 0.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.443      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.647      ;
; 0.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.651      ;
; 0.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.228      ; 0.662      ;
; 0.331 ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.455      ;
; 0.333 ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.456      ;
; 0.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.659      ;
; 0.337 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|q[7]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.461      ;
; 0.339 ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.463      ;
; 0.341 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.464      ;
; 0.343 ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.467      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.222      ; 0.670      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.470      ;
; 0.348 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.228      ; 0.680      ;
; 0.365 ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.491      ;
; 0.369 ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.495      ;
; 0.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.500      ;
; 0.374 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.497      ;
; 0.374 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.498      ;
; 0.378 ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.502      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.502      ;
; 0.380 ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.503      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.516      ;
; 0.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.516      ;
; 0.391 ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.516      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.524      ;
; 0.398 ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.521      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.529      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.524      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.038      ; 0.527      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.535      ;
; 0.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.052      ; 0.547      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.546      ;
; 0.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.541      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.546      ;
; 0.430 ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|q[4]                                                                                                                                     ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.554      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.037      ; 0.552      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.559      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.559      ;
; 0.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.037      ; 0.557      ;
; 0.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.563      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.138     ; 0.384      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.041      ; 0.563      ;
; 0.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.763      ;
; 0.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.565      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.568      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.220      ; 0.769      ;
; 0.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.575      ;
; 0.455 ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.039      ; 0.578      ;
; 0.459 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.230      ; 0.793      ;
; 0.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.589      ;
; 0.463 ; lfsr:lfsr|q[5]                                                                                                                                     ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.027      ; 0.574      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.045      ; 0.593      ;
; 0.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.037      ; 0.600      ;
; 0.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.040      ; 0.605      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.193 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.317      ;
; 0.211 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.335      ;
; 0.212 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.190      ; 0.506      ;
; 0.235 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.521      ;
; 0.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.383      ;
; 0.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.392      ;
; 0.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.400      ;
; 0.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.585      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.427      ;
; 0.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.606      ;
; 0.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.431      ;
; 0.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.438      ;
; 0.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.438      ;
; 0.317 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.609      ;
; 0.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.442      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.444      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.615      ;
; 0.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.626      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.644      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.654      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.480      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.194      ; 0.654      ;
; 0.359 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.651      ;
; 0.360 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.186      ; 0.650      ;
; 0.370 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.498      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.499      ;
; 0.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.504      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.511      ;
; 0.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.684      ;
; 0.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.697      ;
; 0.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.532      ;
; 0.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.539      ;
; 0.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.713      ;
; 0.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.539      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.545      ;
; 0.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.024      ; 0.537      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.036      ; 0.551      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.562      ;
; 0.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.565      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.738      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.036      ; 0.558      ;
; 0.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.754      ;
; 0.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.602      ;
; 0.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.196      ; 0.776      ;
; 0.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.605      ;
; 0.482 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.608      ;
; 0.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.034      ; 0.604      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.034      ; 0.605      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.614      ;
; 0.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.614      ;
; 0.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.629      ;
; 0.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.629      ;
; 0.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.630      ;
; 0.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.024      ; 0.617      ;
; 0.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.024      ; 0.620      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.808      ;
; 0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.642      ;
; 0.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.661      ;
; 0.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.186      ; 0.847      ;
; 0.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.851      ;
; 0.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.194      ; 0.862      ;
; 0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.732      ;
; 0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.733      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.034      ; 0.733      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.034      ; 0.733      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.750      ;
; 0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.192      ; 0.938      ;
; 0.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.770      ;
; 0.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.780      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.184      ; 0.946      ;
; 0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.036      ; 0.781      ;
; 0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.792      ;
; 0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.794      ;
; 0.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.795      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.799      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.799      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.809      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.046      ; 0.817      ;
; 0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.813      ;
; 0.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.816      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.822      ;
; 0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.838      ;
; 0.732 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.854      ;
; 0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.038      ; 0.861      ;
; 0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.036      ; 0.863      ;
; 0.744 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.868      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                                               ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.809 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.046     ; 0.293      ;
; 0.817 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.047     ; 0.300      ;
; 0.817 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.050     ; 0.297      ;
; 0.840 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.076     ; 0.294      ;
; 0.845 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.075     ; 0.300      ;
; 0.870 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.101     ; 0.299      ;
; 0.878 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.076     ; 0.332      ;
; 0.946 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.172     ; 0.304      ;
; 0.948 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.180     ; 0.298      ;
; 0.963 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.194     ; 0.299      ;
; 0.978 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.212     ; 0.296      ;
; 0.978 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.213     ; 0.295      ;
; 0.985 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.209     ; 0.306      ;
; 0.987 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.213     ; 0.304      ;
; 1.025 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.260     ; 0.295      ;
; 1.044 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; clock_100hz:clock_100hz|clk_100hz ; clr         ; -0.500       ; -0.276     ; 0.298      ;
+-------+-----------------+---------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.668 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.668 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.560      ; 2.705      ;
; -0.654 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.571      ; 2.702      ;
; -0.653 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.571      ; 2.701      ;
; -0.653 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.571      ; 2.701      ;
; -0.653 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.571      ; 2.701      ;
; -0.636 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.671      ;
; -0.636 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.671      ;
; -0.636 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.671      ;
; -0.636 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.558      ; 2.671      ;
; -0.607 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.607 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.573      ; 2.657      ;
; -0.601 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.561      ; 2.639      ;
; -0.601 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.561      ; 2.639      ;
; -0.581 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.574      ; 2.632      ;
; -0.581 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.574      ; 2.632      ;
; -0.581 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.574      ; 2.632      ;
; -0.581 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.574      ; 2.632      ;
; -0.581 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.574      ; 2.632      ;
; -0.581 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.500        ; 1.574      ; 2.632      ;
; 0.388  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.388  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.560      ; 2.149      ;
; 0.400  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.135      ;
; 0.400  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.135      ;
; 0.400  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.135      ;
; 0.400  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.558      ; 2.135      ;
; 0.407  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.571      ; 2.141      ;
; 0.407  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.571      ; 2.141      ;
; 0.407  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.571      ; 2.141      ;
; 0.407  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.571      ; 2.141      ;
; 0.456  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.561      ; 2.082      ;
; 0.456  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.561      ; 2.082      ;
; 0.457  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.574      ; 2.094      ;
; 0.457  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.574      ; 2.094      ;
; 0.457  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.574      ; 2.094      ;
; 0.457  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.574      ; 2.094      ;
; 0.457  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.574      ; 2.094      ;
; 0.457  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.574      ; 2.094      ;
; 0.461  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
; 0.461  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 1.573      ; 2.089      ;
+--------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_100hz:clock_100hz|clk_100hz'                                                                                ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.246 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.246 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.650      ; 2.010      ;
; 0.250 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.651      ; 2.015      ;
; 0.250 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.651      ; 2.015      ;
; 0.250 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.651      ; 2.015      ;
; 0.250 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.651      ; 2.015      ;
; 0.250 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.651      ; 2.015      ;
; 0.250 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.651      ; 2.015      ;
; 0.252 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.637      ; 2.003      ;
; 0.252 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.637      ; 2.003      ;
; 0.298 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.648      ; 2.060      ;
; 0.299 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.648      ; 2.061      ;
; 0.299 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.648      ; 2.061      ;
; 0.299 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.648      ; 2.061      ;
; 0.305 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.635      ; 2.054      ;
; 0.305 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.635      ; 2.054      ;
; 0.305 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.635      ; 2.054      ;
; 0.305 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.635      ; 2.054      ;
; 0.318 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 0.318 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 1.636      ; 2.068      ;
; 1.279 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 2.544      ;
; 1.279 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 2.544      ;
; 1.279 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 2.544      ;
; 1.279 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 2.544      ;
; 1.279 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 2.544      ;
; 1.279 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.651      ; 2.544      ;
; 1.300 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.637      ; 2.551      ;
; 1.300 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.637      ; 2.551      ;
; 1.304 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.304 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.650      ; 2.568      ;
; 1.332 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.635      ; 2.581      ;
; 1.332 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.635      ; 2.581      ;
; 1.332 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.635      ; 2.581      ;
; 1.332 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.635      ; 2.581      ;
; 1.348 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.648      ; 2.610      ;
; 1.348 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.648      ; 2.610      ;
; 1.348 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.648      ; 2.610      ;
; 1.349 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.648      ; 2.611      ;
; 1.364 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
; 1.364 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; clock_100hz:clock_100hz|clk_100hz ; -0.500       ; 1.636      ; 2.614      ;
+-------+-----------+----------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50 ; Rise       ; clk_50                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50 ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
+--------+--------------+----------------+-----------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.045  ; 0.045        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.046  ; 0.046        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.046  ; 0.046        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.051  ; 0.051        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.051  ; 0.051        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.051  ; 0.051        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|datac ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.065  ; 0.065        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.070  ; 0.070        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|dataa  ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa   ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|dataa  ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.084  ; 0.084        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|datac ;
; 0.916  ; 0.916        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.917  ; 0.917        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.917  ; 0.917        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|datac  ;
; 0.918  ; 0.918        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.919  ; 0.919        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.919  ; 0.919        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.920  ; 0.920        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.926  ; 0.926        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|dataa  ;
; 0.926  ; 0.926        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|dataa   ;
; 0.926  ; 0.926        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|dataa  ;
; 0.927  ; 0.927        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|datac ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.932  ; 0.932        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.932  ; 0.932        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|datac ;
; 0.933  ; 0.933        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.933  ; 0.933        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.935  ; 0.935        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.944  ; 0.944        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|datac ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|datac ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datac ;
; 0.947  ; 0.947        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.948  ; 0.948        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.948  ; 0.948        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.950  ; 0.950        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.950  ; 0.950        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.951  ; 0.951        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.953  ; 0.953        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.953  ; 0.953        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.954  ; 0.954        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.203  ; 0.433        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.203  ; 0.433        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.205  ; 0.435        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.205  ; 0.435        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.205  ; 0.435        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.207  ; 0.437        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.189  ; 0.419        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 2.077 ; 2.847 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 1.992 ; 2.669 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 1.979 ; 2.735 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 0.803 ; 1.261 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -0.856 ; -1.522 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -0.978 ; -1.671 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.958 ; -1.637 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.210 ; -0.653 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 6.511 ; 6.237 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 8.019 ; 7.510 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.970 ; 4.085 ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 5.912 ; 5.658 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 7.916 ; 8.478 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 7.758 ; 8.009 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 7.548 ; 7.703 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 7.916 ; 8.478 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 5.740 ; 5.759 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.916 ; 5.726 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 7.450 ; 7.419 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 6.632 ; 6.508 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 5.755 ; 5.672 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 5.230 ; 5.333 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.927 ; 5.013 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.627 ; 4.669 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.862 ; 4.959 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.362 ; 4.522 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 5.456 ; 5.588 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.755 ; 5.672 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.684 ; 4.686 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.607 ; 4.653 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.607 ; 4.686 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.347 ; 4.498 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.421 ; 4.483 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.587 ; 4.564 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.606 ; 4.629 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.684 ; 4.610 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 6.114 ; 6.356 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.296 ; 4.375 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.402 ; 4.481 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.114 ; 6.356 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.647 ; 4.741 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 5.098 ; 5.324 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.885 ; 5.032 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.964 ; 4.842 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 5.576 ; 5.331 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 7.763 ; 7.272 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.842 ; 3.954 ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 4.986 ; 4.782 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.418 ; 4.434 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.357 ; 6.643 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.190 ; 6.370 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.716 ; 7.049 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.418 ; 4.434 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.720 ; 4.601 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.114 ; 6.281 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.295 ; 5.187 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.991 ; 4.097 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.474 ; 4.608 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.200 ; 4.319 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.190 ; 4.209 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.381 ; 4.493 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 3.991 ; 4.097 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.982 ; 5.092 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.295 ; 5.161 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.934 ; 3.985 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.092 ; 4.156 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.114 ; 4.184 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.028 ; 4.003 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 3.934 ; 3.985 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.076 ; 4.217 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.079 ; 4.225 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.187 ; 4.140 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.904 ; 3.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 3.904 ; 3.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.008 ; 4.063 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.729 ; 5.903 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.188 ; 4.281 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.691 ; 4.849 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.450 ; 4.628 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.529 ; 4.400 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.081         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.303       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.778       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.012         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.261       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.751       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.842         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.171       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.671       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.829         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.138       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.691       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.804         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.109        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -0.913       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.712         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.127        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.839       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.710         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.128        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.838       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.640         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.282        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.922       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.613         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.060        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.673       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.602         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.068       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.534       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.566         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.299        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.865       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.558         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.306        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.864       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.528         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.019        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.547       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.520         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.077        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.597       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.449         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.323        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.772       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.385         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.222        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.607       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.384         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; 0.310        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -0.694       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.381         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.225        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.606       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.338         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.571        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.909       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.336         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.411        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.747       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.257   ; 0.095 ; -0.940   ; 0.246   ; -3.000              ;
;  clk_400hz:clk_400hz|clk_400hz     ; -2.953   ; 0.183 ; N/A      ; N/A     ; -2.693              ;
;  clk_50                            ; -3.257   ; 0.095 ; N/A      ; N/A     ; -3.000              ;
;  clock_100hz:clock_100hz|clk_100hz ; -2.966   ; 0.132 ; -0.940   ; 0.246   ; -2.693              ;
;  clr                               ; -2.659   ; 0.809 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -374.033 ; 0.0   ; -27.526  ; 0.0     ; -317.653            ;
;  clk_400hz:clk_400hz|clk_400hz     ; -101.164 ; 0.000 ; N/A      ; N/A     ; -86.040             ;
;  clk_50                            ; -133.225 ; 0.000 ; N/A      ; N/A     ; -101.945            ;
;  clock_100hz:clock_100hz|clk_100hz ; -100.672 ; 0.000 ; -27.526  ; 0.000   ; -126.668            ;
;  clr                               ; -38.972  ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; 4.409 ; 4.772 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; 4.012 ; 4.527 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 4.183 ; 4.582 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; 1.513 ; 1.564 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz     ; -0.856 ; -1.522 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Wr_en     ; clk_50                            ; -0.978 ; -1.671 ; Rise       ; clk_50                            ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -0.958 ; -1.637 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; clr       ; clock_100hz:clock_100hz|clk_100hz ; -0.210 ; -0.653 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 12.352 ; 12.300 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 14.256 ; 14.056 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 7.521  ; 7.528  ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 11.183 ; 11.119 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 15.498 ; 15.489 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 14.701 ; 14.744 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 13.869 ; 13.925 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 15.498 ; 15.489 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 10.720 ; 10.720 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 11.062 ; 11.033 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 13.665 ; 13.743 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 12.206 ; 12.272 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 10.484 ; 10.546 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 10.141 ; 9.968  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 9.538  ; 9.382  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.943  ; 8.798  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 9.376  ; 9.270  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.517  ; 8.530  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 10.125 ; 10.184 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 10.484 ; 10.546 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 8.794  ; 8.792  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.794  ; 8.725  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.792  ; 8.781  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 8.429  ; 8.451  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.427  ; 8.438  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 8.771  ; 8.695  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 8.793  ; 8.720  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 8.768  ; 8.792  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 11.463 ; 11.510 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 8.267  ; 8.226  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 8.515  ; 8.455  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 11.463 ; 11.510 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 8.977  ; 8.955  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 9.971  ; 9.945  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 9.450  ; 9.401  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 9.326  ; 9.397  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz     ; 5.576 ; 5.331 ; Rise       ; clk_400hz:clk_400hz|clk_400hz     ;
; Tx         ; clk_50                            ; 7.763 ; 7.272 ; Rise       ; clk_50                            ;
; Tx_busy    ; clk_50                            ; 3.842 ; 3.954 ; Rise       ; clk_50                            ;
; Fifo_full  ; clock_100hz:clock_100hz|clk_100hz ; 4.986 ; 4.782 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out1[*]    ; clock_100hz:clock_100hz|clk_100hz ; 4.418 ; 4.434 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[0]   ; clock_100hz:clock_100hz|clk_100hz ; 6.357 ; 6.643 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[1]   ; clock_100hz:clock_100hz|clk_100hz ; 6.190 ; 6.370 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[2]   ; clock_100hz:clock_100hz|clk_100hz ; 6.716 ; 7.049 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.418 ; 4.434 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.720 ; 4.601 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[5]   ; clock_100hz:clock_100hz|clk_100hz ; 6.114 ; 6.281 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out1[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.295 ; 5.187 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out2[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.991 ; 4.097 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.474 ; 4.608 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.200 ; 4.319 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.190 ; 4.209 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.381 ; 4.493 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[4]   ; clock_100hz:clock_100hz|clk_100hz ; 3.991 ; 4.097 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.982 ; 5.092 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out2[6]   ; clock_100hz:clock_100hz|clk_100hz ; 5.295 ; 5.161 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out3[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.934 ; 3.985 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[0]   ; clock_100hz:clock_100hz|clk_100hz ; 4.092 ; 4.156 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.114 ; 4.184 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[2]   ; clock_100hz:clock_100hz|clk_100hz ; 4.028 ; 4.003 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[3]   ; clock_100hz:clock_100hz|clk_100hz ; 3.934 ; 3.985 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.076 ; 4.217 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.079 ; 4.225 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out3[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.187 ; 4.140 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; out4[*]    ; clock_100hz:clock_100hz|clk_100hz ; 3.904 ; 3.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[0]   ; clock_100hz:clock_100hz|clk_100hz ; 3.904 ; 3.966 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[1]   ; clock_100hz:clock_100hz|clk_100hz ; 4.008 ; 4.063 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[2]   ; clock_100hz:clock_100hz|clk_100hz ; 5.729 ; 5.903 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[3]   ; clock_100hz:clock_100hz|clk_100hz ; 4.188 ; 4.281 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[4]   ; clock_100hz:clock_100hz|clk_100hz ; 4.691 ; 4.849 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[5]   ; clock_100hz:clock_100hz|clk_100hz ; 4.450 ; 4.628 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
;  out4[6]   ; clock_100hz:clock_100hz|clk_100hz ; 4.529 ; 4.400 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
+------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1408     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_400hz:clk_400hz|clk_400hz     ; 880      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_400hz:clk_400hz|clk_400hz     ; 10       ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 834      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 16       ; 48       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 16       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_50                            ; clk_50                            ; 1408     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_50                            ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_50                            ; 1        ; 1        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clk_400hz:clk_400hz|clk_400hz     ; 880      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_400hz:clk_400hz|clk_400hz     ; 10       ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz     ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 834      ; 0        ; 0        ; 0        ;
; clr                               ; clock_100hz:clock_100hz|clk_100hz ; 16       ; 48       ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clr                               ; 0        ; 0        ; 16       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                         ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 32       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------+
; Removal Transfers                                                                          ;
+------------+-----------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------+----------+----------+----------+----------+
; clr        ; clock_100hz:clock_100hz|clk_100hz ; 32       ; 32       ; 0        ; 0        ;
+------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File FIFO.qip not found
    Info (125063): set_global_assignment -name QIP_FILE FIFO.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed May 31 17:56:32 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_400hz:clk_400hz|clk_400hz clk_400hz:clk_400hz|clk_400hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.257            -133.225 clk_50 
    Info (332119):    -2.966            -100.672 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.953            -101.164 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -2.659             -38.972 clr 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.403               0.000 clk_50 
    Info (332119):     0.404               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     1.838               0.000 clr 
Info (332146): Worst-case recovery slack is -0.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.940             -27.526 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.709               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.945 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693            -126.668 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.693             -86.040 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.930
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.930            -113.201 clk_50 
    Info (332119):    -2.619             -88.922 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -2.601             -84.916 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.338             -34.078 clr 
Info (332146): Worst-case hold slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.355               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     0.355               0.000 clk_50 
    Info (332119):     1.684               0.000 clr 
Info (332146): Worst-case recovery slack is -0.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.818             -23.946 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.767               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.945 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649            -126.404 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -2.649             -85.600 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.075             -26.887 clk_50 
    Info (332119):    -0.977             -28.222 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):    -0.940             -22.922 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -0.763             -10.204 clr 
Info (332146): Worst-case hold slack is 0.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.095               0.000 clk_50 
    Info (332119):     0.165               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.183               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     0.809               0.000 clr 
Info (332146): Worst-case recovery slack is -0.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.668             -20.045 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case removal slack is 0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.246               0.000 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.833 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -1.000             -92.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -56.000 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Wed May 31 17:56:36 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


