$date
	Tue Jun  6 08:40:15 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 1 ! sum $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#5000
1$
#10000
0!
0$
1"
#15000
1$
#20000
1!
0$
0"
0#
#25000
1$
#30000
1!
0$
1"
#35000
1$
#40000
0!
0$
1#
#45000
1$
#50000
1!
0$
0#
0"
#55000
1$
#60000
0!
0$
1#
1"
#65000
1$
#70000
1!
0$
#75000
1$
#80000
0!
0$
0#
#85000
1$
#90000
1!
0$
0"
#95000
1$
#100000
0!
0$
1"
1#
#105000
1$
#110000
0!
0$
0"
#115000
1$
#120000
1!
0$
0#
#125000
1$
#130000
0!
0$
#135000
1$
#140000
0$
#145000
1$
#150000
1!
0$
1#
#155000
1$
#160000
0!
0$
1"
