#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 24 03:48:28 2019
# Process ID: 19596
# Current directory: D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1
# Command line: vivado.exe -log super_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source super_wrapper.tcl -notrace
# Log file: D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper.vdi
# Journal file: D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source super_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/lfcW1A2-ultra96'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 893.289 ; gain = 587.559
Command: link_design -top super_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/ip/lfcw1a2_BBox_0/lfcw1a2_BBox_0.dcp' for cell 'BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/procsys_axi_smc_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_auto_ds_0/procsys_auto_ds_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_0/procsys_auto_pc_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4936 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/constrs_1/imports/imports/ultra96.xdc]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/constrs_1/imports/imports/ultra96.xdc]
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_auto_ds_0/procsys_auto_ds_0_clocks.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.srcs/sources_1/bd/procsys/ip/procsys_auto_ds_0/procsys_auto_ds_0_clocks.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.629 ; gain = 198.570
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4426 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 2304 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 62 instances
  RAM32X1S => RAM32X1S (RAMS32): 2048 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1783.137 ; gain = 889.848
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1783.137 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 15 inverter(s) to 2829 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cf6e1be6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: c2907177

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 481 cells

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: c2907177

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 1b570752e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1145365ce

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1321 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1145365ce

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1faca60d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1808.996 ; gain = 25.859
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Remap
Phase 8 Remap | Checksum: 125f8450e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1811.059 ; gain = 27.922
INFO: [Opt 31-389] Phase Remap created 9255 cells and removed 9263 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1c1343018

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1811.059 ; gain = 27.922
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1811.059 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c9ba5a1e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1811.059 ; gain = 27.922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c9ba5a1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1811.059 ; gain = 27.922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1811.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1811.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
Command: report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.055 ; gain = 840.996
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2808.918 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ae3651eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 2808.918 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2808.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4090f63

Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b6a951aa

Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b6a951aa

Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3716.305 ; gain = 907.387
Phase 1 Placer Initialization | Checksum: 1b6a951aa

Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f2f4aa20

Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]. Replicated 16 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.627 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_1_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__60 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_35[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__29 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_5[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_8[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_55[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__47 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_63[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__55 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_2[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_50[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__43 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/weights3_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_1__14 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_23[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__17 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_1_2 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__62 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_38[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__32 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_39[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__33 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_27[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__21 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_13[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ADDRARDADDR[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ADDRARDADDR[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ADDRARDADDR[5] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ADDRARDADDR[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ADDRARDADDR[3] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ADDRARDADDR[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_bram_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_1_5[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 3716.305 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           16  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           16  |              0  |                     1  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1891a8f01

Time (s): cpu = 00:03:50 ; elapsed = 00:03:21 . Memory (MB): peak = 3716.305 ; gain = 907.387
Phase 2 Global Placement | Checksum: 1bc270caf

Time (s): cpu = 00:04:04 ; elapsed = 00:03:33 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc270caf

Time (s): cpu = 00:04:05 ; elapsed = 00:03:34 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1966d7a9f

Time (s): cpu = 00:04:20 ; elapsed = 00:03:47 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110b7b044

Time (s): cpu = 00:04:21 ; elapsed = 00:03:48 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ca85ebac

Time (s): cpu = 00:04:21 ; elapsed = 00:03:48 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1c158a0b8

Time (s): cpu = 00:04:23 ; elapsed = 00:03:50 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1c158a0b8

Time (s): cpu = 00:04:23 ; elapsed = 00:03:50 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 172eac729

Time (s): cpu = 00:04:28 ; elapsed = 00:03:55 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 18277c278

Time (s): cpu = 00:04:40 ; elapsed = 00:04:08 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 22bc7f1d8

Time (s): cpu = 00:05:39 ; elapsed = 00:04:53 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 1f2ffc4d3

Time (s): cpu = 00:05:40 ; elapsed = 00:04:54 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 24d8b506b

Time (s): cpu = 00:05:59 ; elapsed = 00:05:14 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 1ad2e48b7

Time (s): cpu = 00:06:32 ; elapsed = 00:05:34 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 10e045cec

Time (s): cpu = 00:06:41 ; elapsed = 00:05:47 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 1087e3fdc

Time (s): cpu = 00:06:42 ; elapsed = 00:05:48 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 21bcc21f5

Time (s): cpu = 00:08:12 ; elapsed = 00:06:52 . Memory (MB): peak = 3716.305 ; gain = 907.387
Phase 3 Detail Placement | Checksum: 21bcc21f5

Time (s): cpu = 00:08:13 ; elapsed = 00:06:53 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d1fff06e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-34] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/p_1_in, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/slt10_reg_804040, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 0 success, 0 skipped for placement/routing, 4 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d1fff06e

Time (s): cpu = 00:09:07 ; elapsed = 00:07:34 . Memory (MB): peak = 3716.305 ; gain = 907.387
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.111. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ab0d4ea7

Time (s): cpu = 00:12:01 ; elapsed = 00:11:05 . Memory (MB): peak = 3716.305 ; gain = 907.387
Phase 4.1 Post Commit Optimization | Checksum: ab0d4ea7

Time (s): cpu = 00:12:02 ; elapsed = 00:11:06 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ab0d4ea7

Time (s): cpu = 00:12:03 ; elapsed = 00:11:07 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1499e425c

Time (s): cpu = 00:12:07 ; elapsed = 00:11:11 . Memory (MB): peak = 3716.305 ; gain = 907.387

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bad3fa3b

Time (s): cpu = 00:12:07 ; elapsed = 00:11:11 . Memory (MB): peak = 3716.305 ; gain = 907.387
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bad3fa3b

Time (s): cpu = 00:12:08 ; elapsed = 00:11:12 . Memory (MB): peak = 3716.305 ; gain = 907.387
Ending Placer Task | Checksum: 197000bdc

Time (s): cpu = 00:12:08 ; elapsed = 00:11:12 . Memory (MB): peak = 3716.305 ; gain = 907.387
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:22 ; elapsed = 00:11:23 . Memory (MB): peak = 3716.305 ; gain = 1064.250
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file super_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file super_wrapper_utilization_placed.rpt -pb super_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3716.305 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file super_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 3716.305 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 3716.305 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1be2969e3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 8 Placement Based Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 12 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 12 Slr Crossing Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 14 Placement Based Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1be2969e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 51 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_1_U0/ap_block_pp0_stage0_subdone5_in. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/p_1_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/q0_reg[15][0]. Replicated 5 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/grp_DoCompute_fu_948_threshs2_m_threshold_12_ce0. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/q0_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/grp_DoCompute_fu_948_threshs0_m_threshold_12_ce0. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_2_U0/q0_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/grp_DoCompute_fu_948_threshs1_m_threshold_6_ce0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/slt10_reg_804040. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 3716.305 ; gain = 0.000
Phase 27 Very High Fanout Optimization | Checksum: 269bcbaa1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 28 Placement Based Optimization | Checksum: 269bcbaa1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: 269bcbaa1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.111 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 269bcbaa1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:25 . Memory (MB): peak = 3716.305 ; gain = 0.000

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 269bcbaa1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:33 . Memory (MB): peak = 3716.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.111 | TNS=0.000 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |           13  |              0  |                     6  |           0  |           1  |  00:00:59  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:07  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.000  |          0.000  |           13  |              0  |                     6  |           0  |           3  |  00:01:07  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 269bcbaa1

Time (s): cpu = 00:02:12 ; elapsed = 00:01:34 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:00 ; elapsed = 00:02:05 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3716.305 ; gain = 0.000
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 25bf2e45 ConstDB: 0 ShapeSum: 8f668d66 RouteDB: 9e90f3b5

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19a57bc87

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 4277.723 ; gain = 0.000
Post Restoration Checksum: NetGraph: 5fa48bdc NumContArr: 930de784 Constraints: 6fdb5f4a Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1628dd2aa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 4277.723 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1628dd2aa

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 4277.723 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1628dd2aa

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 4277.723 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 11aed368c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 4277.723 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1aadacf47

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 4277.723 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.183  | TNS=0.000  | WHS=-0.048 | THS=-8.571 |

Phase 2 Router Initialization | Checksum: 1c863334d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:29 . Memory (MB): peak = 4277.723 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17f4163eb

Time (s): cpu = 00:04:48 ; elapsed = 00:03:00 . Memory (MB): peak = 4301.961 ; gain = 24.238

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      2.34|   16x16|      6.57|     4x4|      3.22|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      5.56|   32x32|     12.32|     8x8|      3.55|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.40|     4x4|      0.72|     4x4|      2.49|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.45|     2x2|      0.89|     4x4|      3.52|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X15Y92->INT_X22Y127 (CLEL_L_X15Y92->CLEL_R_X22Y127)
	INT_X16Y92->INT_X23Y99 (CLEM_X16Y92->CLEL_R_X23Y99)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X1Y115->INT_X8Y138 (CLEM_X1Y115->CLEL_R_X8Y138)
	INT_X0Y124->INT_X7Y131 (PSS_ALTO_X0Y0->CLEL_R_X7Y131)
SOUTH
	INT_X16Y84->INT_X31Y115 (CLEM_X16Y84->CLEL_R_X31Y115)
	INT_X16Y100->INT_X31Y115 (CLEM_X16Y100->CLEL_R_X31Y115)
	INT_X16Y84->INT_X31Y99 (CLEM_X16Y84->CLEL_R_X31Y99)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27165
 Number of Nodes with overlaps = 3257
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.296 | TNS=-81.933| WHS=-0.018 | THS=-0.267 |

Phase 4.1 Global Iteration 0 | Checksum: f3b55e60

Time (s): cpu = 00:10:13 ; elapsed = 00:06:26 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.160 | TNS=-12.825| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a92112a1

Time (s): cpu = 00:10:54 ; elapsed = 00:07:02 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.069 | TNS=-2.118 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12daf1bad

Time (s): cpu = 00:12:20 ; elapsed = 00:08:21 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.371 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 229cb8cc2

Time (s): cpu = 00:13:19 ; elapsed = 00:09:17 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1480
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1e3ccd6ad

Time (s): cpu = 00:14:51 ; elapsed = 00:10:34 . Memory (MB): peak = 4301.961 ; gain = 24.238
Phase 4 Rip-up And Reroute | Checksum: 1e3ccd6ad

Time (s): cpu = 00:14:51 ; elapsed = 00:10:35 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d99e4ea7

Time (s): cpu = 00:15:14 ; elapsed = 00:10:50 . Memory (MB): peak = 4301.961 ; gain = 24.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1d99e4ea7

Time (s): cpu = 00:15:15 ; elapsed = 00:10:50 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d99e4ea7

Time (s): cpu = 00:15:15 ; elapsed = 00:10:51 . Memory (MB): peak = 4301.961 ; gain = 24.238
Phase 5 Delay and Skew Optimization | Checksum: 1d99e4ea7

Time (s): cpu = 00:15:15 ; elapsed = 00:10:51 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb2c41fd

Time (s): cpu = 00:15:33 ; elapsed = 00:11:04 . Memory (MB): peak = 4301.961 ; gain = 24.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 165827b85

Time (s): cpu = 00:15:33 ; elapsed = 00:11:05 . Memory (MB): peak = 4301.961 ; gain = 24.238
Phase 6 Post Hold Fix | Checksum: 165827b85

Time (s): cpu = 00:15:34 ; elapsed = 00:11:05 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 29.0519 %
  Global Horizontal Routing Utilization  = 24.0819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1720f2cc6

Time (s): cpu = 00:15:35 ; elapsed = 00:11:06 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1720f2cc6

Time (s): cpu = 00:15:35 ; elapsed = 00:11:07 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1720f2cc6

Time (s): cpu = 00:15:48 ; elapsed = 00:11:26 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 1720f2cc6

Time (s): cpu = 00:15:49 ; elapsed = 00:11:27 . Memory (MB): peak = 4301.961 ; gain = 24.238

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.032 | TNS=-0.032 | WHS=0.011  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 11 Post Router Timing | Checksum: 1e23599f6

Time (s): cpu = 00:16:39 ; elapsed = 00:11:57 . Memory (MB): peak = 4301.961 ; gain = 24.238
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:39 ; elapsed = 00:11:58 . Memory (MB): peak = 4301.961 ; gain = 24.238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
178 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:00 ; elapsed = 00:12:13 . Memory (MB): peak = 4301.961 ; gain = 585.656
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4301.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4301.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
Command: report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 4400.137 ; gain = 98.176
INFO: [runtcl-4] Executing : report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 4481.012 ; gain = 80.875
INFO: [runtcl-4] Executing : report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
Command: report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
190 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4573.340 ; gain = 92.328
INFO: [runtcl-4] Executing : report_route_status -file super_wrapper_route_status.rpt -pb super_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4598.238 ; gain = 14.875
INFO: [runtcl-4] Executing : report_incremental_reuse -file super_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file super_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4599.328 ; gain = 1.090
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_routed.rpt -pb super_wrapper_bus_skew_routed.pb -rpx super_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 4601.648 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.032 | TNS=-0.032 | WHS=0.011 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2b56129d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4643.832 ; gain = 42.184

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.032 | TNS=-0.032 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs2_m_threshold_22_U/lfcw1a2_BBox_threcVB_ram_U/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.011 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2b56129d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4643.832 ; gain = 42.184

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.011 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 2b56129d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4643.832 ; gain = 42.184
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 4756.953 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.011 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.055  |          0.032  |            0  |              0  |                     1  |           0  |           1  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 2b56129d4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 4756.953 ; gain = 155.305
INFO: [Common 17-83] Releasing license: Implementation
218 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 4756.953 ; gain = 157.625
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4756.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A2/lfcW1A2.runs/impl_1/super_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 4756.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 4756.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_postroute_physopted.rpt -pb super_wrapper_bus_skew_postroute_physopted.pb -rpx super_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force super_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./super_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
238 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 4756.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 24 04:22:49 2019...
