 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Fri Jan 27 00:24:27 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                    -0.6000     0.4000 r
  winc (in)                                                                 0.2506                         0.2506     0.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     0.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1865                         0.4478     1.0984 r
  io_b_winc_net (net)                          21       7.8603                                             0.0000     1.0984 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0984 r
  wptr_full/winc (net)                                  7.8603                                             0.0000     1.0984 r
  wptr_full/U18/A1 (NAND4X0_RVT)                                  0.0000    0.1865    0.0000               0.0000     1.0984 r
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.1258                         0.0793     1.1776 f
  wptr_full/n282 (net)                          2       1.2945                                             0.0000     1.1776 f
  wptr_full/U19/A2 (AO22X1_RVT)                                   0.0000    0.1258    0.0000               0.0000     1.1776 f
  wptr_full/U19/Y (AO22X1_RVT)                                              0.0393                         0.1278     1.3054 f
  wptr_full/n205 (net)                          2       2.0057                                             0.0000     1.3054 f
  wptr_full/U5/A (INVX1_RVT)                                      0.0000    0.0393    0.0000               0.0000     1.3054 f
  wptr_full/U5/Y (INVX1_RVT)                                                0.0377                         0.0396     1.3449 r
  wptr_full/n324 (net)                          3       2.6805                                             0.0000     1.3449 r
  wptr_full/U105/A1 (XNOR2X2_RVT)                                 0.0000    0.0377    0.0000               0.0000     1.3449 r
  wptr_full/U105/Y (XNOR2X2_RVT)                                            0.0317                         0.0895     1.4344 r
  wptr_full/n223 (net)                          1       0.5592                                             0.0000     1.4344 r
  wptr_full/U59/A3 (AO22X1_RVT)                                   0.0000    0.0317    0.0000               0.0000     1.4344 r
  wptr_full/U59/Y (AO22X1_RVT)                                              0.0302                         0.0602     1.4946 r
  wptr_full/n128 (net)                          1       0.4516                                             0.0000     1.4946 r
  wptr_full/U17/A4 (AND4X1_RVT)                                   0.0000    0.0302    0.0000               0.0000     1.4946 r
  wptr_full/U17/Y (AND4X1_RVT)                                              0.0347                         0.0878     1.5825 r
  wptr_full/n1 (net)                            1       0.4641                                             0.0000     1.5825 r
  wptr_full/U16/A3 (AND3X1_RVT)                                   0.0000    0.0347    0.0000               0.0000     1.5825 r
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0275                         0.0672     1.6497 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.6497 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     1.6497 r
  data arrival time                                                                                                   1.6497

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.7000 r
  library setup time                                                                                      -0.1276     1.5724
  data required time                                                                                                  1.5724
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5724
  data arrival time                                                                                                  -1.6497
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0773


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[7] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n87 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U37/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U37/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U45/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U45/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[7] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[6] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n79 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U36/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U36/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U44/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U44/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[6] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[5] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n71 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U35/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U35/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U43/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U43/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[5] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[4] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n63 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U34/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U34/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U42/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U42/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[4] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[3] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n55 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U33/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U33/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U41/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U41/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[3] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[2] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n47 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U32/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U32/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U40/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U40/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[2] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[1] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n39 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U39/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U39/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[1] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n31 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U30/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U30/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U38/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U38/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[0] (net)                                1     1433.3125                                            0.0000     2.8081 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  output external delay                                                                                    1.0000     2.7000
  data required time                                                                                                  2.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1081


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0605                         0.2031     1.2031 r
  rptr_empty/n205 (net)                         3       1.5397                                             0.0000     1.2031 r
  rptr_empty/U5/A1 (AND2X1_RVT)                                   0.0000    0.0605    0.0000               0.0000     1.2031 r
  rptr_empty/U5/Y (AND2X1_RVT)                                              0.0440                         0.0666     1.2696 r
  rptr_empty/n152 (net)                         4       2.1285                                             0.0000     1.2696 r
  rptr_empty/U66/A3 (AND4X1_RVT)                                  0.0000    0.0440    0.0000               0.0000     1.2696 r
  rptr_empty/U66/Y (AND4X1_RVT)                                             0.0566                         0.1125     1.3821 r
  rptr_empty/n168 (net)                         4       3.1005                                             0.0000     1.3821 r
  rptr_empty/U7/A1 (NAND2X0_RVT)                                  0.0000    0.0566    0.0000               0.0000     1.3821 r
  rptr_empty/U7/Y (NAND2X0_RVT)                                             0.0438                         0.0368     1.4189 f
  rptr_empty/n1 (net)                           1       0.5546                                             0.0000     1.4189 f
  rptr_empty/U6/A1 (NAND2X0_RVT)                                  0.0000    0.0438    0.0000               0.0000     1.4189 f
  rptr_empty/U6/Y (NAND2X0_RVT)                                             0.0622                         0.0615     1.4804 r
  rptr_empty/n182 (net)                         2       1.7096                                             0.0000     1.4804 r
  rptr_empty/U87/S0 (MUX21X2_RVT)                                 0.0000    0.0622    0.0000               0.0000     1.4804 r
  rptr_empty/U87/Y (MUX21X2_RVT)                                            0.0435                         0.1101     1.5905 f
  rptr_empty/rgraynext[5] (net)                 2       2.1905                                             0.0000     1.5905 f
  rptr_empty/U86/A1 (XNOR2X2_RVT)                                 0.0000    0.0435    0.0000               0.0000     1.5905 f
  rptr_empty/U86/Y (XNOR2X2_RVT)                                            0.0316                         0.0908     1.6813 r
  rptr_empty/n148 (net)                         1       0.5165                                             0.0000     1.6813 r
  rptr_empty/U9/A2 (AND3X1_RVT)                                   0.0000    0.0316    0.0000               0.0000     1.6813 r
  rptr_empty/U9/Y (AND3X1_RVT)                                              0.0268                         0.0652     1.7464 r
  rptr_empty/n3 (net)                           1       0.4641                                             0.0000     1.7464 r
  rptr_empty/U8/A3 (AND3X1_RVT)                                   0.0000    0.0268    0.0000               0.0000     1.7464 r
  rptr_empty/U8/Y (AND3X1_RVT)                                              0.0272                         0.0652     1.8117 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     1.8117 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0272    0.0000               0.0000     1.8117 r
  data arrival time                                                                                                   1.8117

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1212     1.5788
  data required time                                                                                                  1.5788
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5788
  data arrival time                                                                                                  -1.8117
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2329


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0605                         0.2031     1.2031 r
  rptr_empty/n205 (net)                         3       1.5397                                             0.0000     1.2031 r
  rptr_empty/U5/A1 (AND2X1_RVT)                                   0.0000    0.0605    0.0000               0.0000     1.2031 r
  rptr_empty/U5/Y (AND2X1_RVT)                                              0.0440                         0.0666     1.2696 r
  rptr_empty/n152 (net)                         4       2.1285                                             0.0000     1.2696 r
  rptr_empty/U29/A1 (AND2X1_RVT)                                  0.0000    0.0440    0.0000               0.0000     1.2696 r
  rptr_empty/U29/Y (AND2X1_RVT)                                             0.0363                         0.0637     1.3333 r
  rptr_empty/n161 (net)                         4       2.2706                                             0.0000     1.3333 r
  rptr_empty/U43/A2 (AND4X1_RVT)                                  0.0000    0.0363    0.0000               0.0000     1.3333 r
  rptr_empty/U43/Y (AND4X1_RVT)                                             0.0406                         0.0894     1.4227 r
  rptr_empty/n124 (net)                         2       1.1448                                             0.0000     1.4227 r
  rptr_empty/U39/A1 (OR3X1_RVT)                                   0.0000    0.0406    0.0000               0.0000     1.4227 r
  rptr_empty/U39/Y (OR3X1_RVT)                                              0.0341                         0.0837     1.5064 r
  rptr_empty/n126 (net)                         2       1.1202                                             0.0000     1.5064 r
  rptr_empty/U28/A1 (MUX21X2_RVT)                                 0.0000    0.0341    0.0000               0.0000     1.5064 r
  rptr_empty/U28/Y (MUX21X2_RVT)                                            0.0427                         0.0941     1.6005 r
  rptr_empty/n209 (net)                         2       2.2064                                             0.0000     1.6005 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0427    0.0000               0.0000     1.6005 r
  data arrival time                                                                                                   1.6005

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.7000 r
  library setup time                                                                                      -0.1323     1.5677
  data required time                                                                                                  1.5677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5677
  data arrival time                                                                                                  -1.6005
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0327


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_4_/QN (SDFFARX1_RVT)                                  0.0434                         0.1771     1.1771 r
  rptr_empty/n200 (net)                         2       1.1169                                             0.0000     1.1771 r
  rptr_empty/U22/A (INVX0_RVT)                                    0.0000    0.0434    0.0000               0.0000     1.1771 r
  rptr_empty/U22/Y (INVX0_RVT)                                              0.0275                         0.0238     1.2010 f
  rptr_empty/n120 (net)                         1       0.6071                                             0.0000     1.2010 f
  rptr_empty/U52/A1 (AND2X1_RVT)                                  0.0000    0.0275    0.0000               0.0000     1.2010 f
  rptr_empty/U52/Y (AND2X1_RVT)                                             0.0276                         0.0537     1.2547 f
  rptr_empty/n153 (net)                         2       1.2299                                             0.0000     1.2547 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                  0.0000    0.0276    0.0000               0.0000     1.2547 f
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0393                         0.0646     1.3192 f
  rptr_empty/n171 (net)                         5       2.8922                                             0.0000     1.3192 f
  rptr_empty/U64/A1 (AND3X1_RVT)                                  0.0000    0.0393    0.0000               0.0000     1.3192 f
  rptr_empty/U64/Y (AND3X1_RVT)                                             0.0383                         0.0756     1.3948 f
  rptr_empty/n147 (net)                         2       1.8723                                             0.0000     1.3948 f
  rptr_empty/U31/A1 (XOR2X2_RVT)                                  0.0000    0.0383    0.0000               0.0000     1.3948 f
  rptr_empty/U31/Y (XOR2X2_RVT)                                             0.0391                         0.1048     1.4996 r
  rptr_empty/n181 (net)                         3       2.4391                                             0.0000     1.4996 r
  rptr_empty/U54/A1 (MUX21X2_RVT)                                 0.0000    0.0391    0.0000               0.0000     1.4996 r
  rptr_empty/U54/Y (MUX21X2_RVT)                                            0.0428                         0.0956     1.5952 r
  rptr_empty/n208 (net)                         2       2.2064                                             0.0000     1.5952 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.5952 r
  data arrival time                                                                                                   1.5952

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.7000 r
  library setup time                                                                                      -0.1323     1.5677
  data required time                                                                                                  1.5677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5677
  data arrival time                                                                                                  -1.5952
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0275


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_2_/CLK (SDFFASX1_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_2_/QN (SDFFASX1_RVT)                                  0.0562                         0.1974     1.1974 r
  rptr_empty/n218 (net)                         2       1.0612                                             0.0000     1.1974 r
  rptr_empty/U38/A1 (AND2X1_RVT)                                  0.0000    0.0562    0.0000               0.0000     1.1974 r
  rptr_empty/U38/Y (AND2X1_RVT)                                             0.0288                         0.0584     1.2558 r
  rptr_empty/n154 (net)                         2       1.1100                                             0.0000     1.2558 r
  rptr_empty/U51/A2 (AND2X1_RVT)                                  0.0000    0.0288    0.0000               0.0000     1.2558 r
  rptr_empty/U51/Y (AND2X1_RVT)                                             0.0402                         0.0668     1.3226 r
  rptr_empty/n171 (net)                         5       2.9142                                             0.0000     1.3226 r
  rptr_empty/U74/A1 (NAND2X0_RVT)                                 0.0000    0.0402    0.0000               0.0000     1.3226 r
  rptr_empty/U74/Y (NAND2X0_RVT)                                            0.0489                         0.0435     1.3662 f
  rptr_empty/n158 (net)                         2       1.1105                                             0.0000     1.3662 f
  rptr_empty/U73/A1 (NAND2X0_RVT)                                 0.0000    0.0489    0.0000               0.0000     1.3662 f
  rptr_empty/U73/Y (NAND2X0_RVT)                                            0.0615                         0.0643     1.4305 r
  rptr_empty/n184 (net)                         2       1.7195                                             0.0000     1.4305 r
  rptr_empty/U71/A1 (AND2X1_RVT)                                  0.0000    0.0615    0.0000               0.0000     1.4305 r
  rptr_empty/U71/Y (AND2X1_RVT)                                             0.0300                         0.0602     1.4907 r
  rptr_empty/n183 (net)                         2       1.2009                                             0.0000     1.4907 r
  rptr_empty/U87/A1 (MUX21X2_RVT)                                 0.0000    0.0300    0.0000               0.0000     1.4907 r
  rptr_empty/U87/Y (MUX21X2_RVT)                                            0.0428                         0.0929     1.5836 r
  rptr_empty/rgraynext[5] (net)                 2       2.2064                                             0.0000     1.5836 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.5836 r
  data arrival time                                                                                                   1.5836

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.7000 r
  library setup time                                                                                      -0.1323     1.5677
  data required time                                                                                                  1.5677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5677
  data arrival time                                                                                                  -1.5836
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0159


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0565                         0.1810     1.1810 f
  rptr_empty/n205 (net)                         3       1.5238                                             0.0000     1.1810 f
  rptr_empty/U5/A1 (AND2X1_RVT)                                   0.0000    0.0565    0.0000               0.0000     1.1810 f
  rptr_empty/U5/Y (AND2X1_RVT)                                              0.0478                         0.0734     1.2544 f
  rptr_empty/n152 (net)                         4       2.1036                                             0.0000     1.2544 f
  rptr_empty/U66/A3 (AND4X1_RVT)                                  0.0000    0.0478    0.0000               0.0000     1.2544 f
  rptr_empty/U66/Y (AND4X1_RVT)                                             0.0576                         0.1204     1.3748 f
  rptr_empty/n168 (net)                         4       3.0767                                             0.0000     1.3748 f
  rptr_empty/U78/A1 (XOR2X2_RVT)                                  0.0000    0.0576    0.0000               0.0000     1.3748 f
  rptr_empty/U78/Y (XOR2X2_RVT)                                             0.0349                         0.1038     1.4786 r
  rptr_empty/n212 (net)                         2       1.0547                                             0.0000     1.4786 r
  rptr_empty/U10/A1 (MUX21X1_RVT)                                 0.0000    0.0349    0.0000               0.0000     1.4786 r
  rptr_empty/U10/Y (MUX21X1_RVT)                                            0.0480                         0.0977     1.5763 r
  rptr_empty/rgraynext[3] (net)                 2       2.2064                                             0.0000     1.5763 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0480    0.0000               0.0000     1.5763 r
  data arrival time                                                                                                   1.5763

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.7000 r
  library setup time                                                                                      -0.1339     1.5661
  data required time                                                                                                  1.5661
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5661
  data arrival time                                                                                                  -1.5763
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0102


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/Q (SDFFARX1_RVT)                                      0.0399                         0.2266     1.2266 f
  wptr_full/n155 (net)                          3       2.1399                                             0.0000     1.2266 f
  wptr_full/U12/A (INVX1_RVT)                                     0.0000    0.0399    0.0000               0.0000     1.2266 f
  wptr_full/U12/Y (INVX1_RVT)                                               0.0243                         0.0249     1.2515 r
  wptr_full/n90 (net)                           1       0.5784                                             0.0000     1.2515 r
  wptr_full/U18/A4 (NAND4X0_RVT)                                  0.0000    0.0243    0.0000               0.0000     1.2515 r
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.1258                         0.0773     1.3289 f
  wptr_full/n282 (net)                          2       1.2945                                             0.0000     1.3289 f
  wptr_full/U19/A2 (AO22X1_RVT)                                   0.0000    0.1258    0.0000               0.0000     1.3289 f
  wptr_full/U19/Y (AO22X1_RVT)                                              0.0393                         0.1278     1.4566 f
  wptr_full/n205 (net)                          2       2.0057                                             0.0000     1.4566 f
  wptr_full/U5/A (INVX1_RVT)                                      0.0000    0.0393    0.0000               0.0000     1.4566 f
  wptr_full/U5/Y (INVX1_RVT)                                                0.0377                         0.0396     1.4962 r
  wptr_full/n324 (net)                          3       2.6805                                             0.0000     1.4962 r
  wptr_full/U105/A1 (XNOR2X2_RVT)                                 0.0000    0.0377    0.0000               0.0000     1.4962 r
  wptr_full/U105/Y (XNOR2X2_RVT)                                            0.0317                         0.0895     1.5857 r
  wptr_full/n223 (net)                          1       0.5592                                             0.0000     1.5857 r
  wptr_full/U59/A3 (AO22X1_RVT)                                   0.0000    0.0317    0.0000               0.0000     1.5857 r
  wptr_full/U59/Y (AO22X1_RVT)                                              0.0302                         0.0602     1.6459 r
  wptr_full/n128 (net)                          1       0.4516                                             0.0000     1.6459 r
  wptr_full/U17/A4 (AND4X1_RVT)                                   0.0000    0.0302    0.0000               0.0000     1.6459 r
  wptr_full/U17/Y (AND4X1_RVT)                                              0.0347                         0.0878     1.7337 r
  wptr_full/n1 (net)                            1       0.4641                                             0.0000     1.7337 r
  wptr_full/U16/A3 (AND3X1_RVT)                                   0.0000    0.0347    0.0000               0.0000     1.7337 r
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0275                         0.0672     1.8009 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.8009 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     1.8009 r
  data arrival time                                                                                                   1.8009

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.7000 r
  library setup time                                                                                      -0.1276     1.5724
  data required time                                                                                                  1.5724
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5724
  data arrival time                                                                                                  -1.8009
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2285


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX1_RVT)                                   0.0616                         0.2045     1.2045 r
  wptr_full/n376 (net)                          3       1.6637                                             0.0000     1.2045 r
  wptr_full/U60/A3 (AND3X1_RVT)                                   0.0000    0.0616    0.0000               0.0000     1.2045 r
  wptr_full/U60/Y (AND3X1_RVT)                                              0.0369                         0.0829     1.2874 r
  wptr_full/n279 (net)                          3       1.6292                                             0.0000     1.2874 r
  wptr_full/U64/A1 (AND3X1_RVT)                                   0.0000    0.0369    0.0000               0.0000     1.2874 r
  wptr_full/U64/Y (AND3X1_RVT)                                              0.0356                         0.0605     1.3479 r
  wptr_full/n192 (net)                          1       0.5565                                             0.0000     1.3479 r
  wptr_full/U20/A1 (NAND2X0_RVT)                                  0.0000    0.0356    0.0000               0.0000     1.3479 r
  wptr_full/U20/Y (NAND2X0_RVT)                                             0.0706                         0.0590     1.4069 f
  wptr_full/n278 (net)                          4       2.1620                                             0.0000     1.4069 f
  wptr_full/U27/A1 (NAND2X0_RVT)                                  0.0000    0.0706    0.0000               0.0000     1.4069 f
  wptr_full/U27/Y (NAND2X0_RVT)                                             0.0534                         0.0642     1.4711 r
  wptr_full/n209 (net)                          2       1.0299                                             0.0000     1.4711 r
  wptr_full/U75/A2 (NAND2X0_RVT)                                  0.0000    0.0534    0.0000               0.0000     1.4711 r
  wptr_full/U75/Y (NAND2X0_RVT)                                             0.0541                         0.0530     1.5241 f
  wptr_full/n152 (net)                          2       1.2874                                             0.0000     1.5241 f
  wptr_full/U173/A2 (OR2X1_RVT)                                   0.0000    0.0541    0.0000               0.0000     1.5241 f
  wptr_full/U173/Y (OR2X1_RVT)                                              0.0329                         0.0654     1.5896 f
  wptr_full/n285 (net)                          3       1.8764                                             0.0000     1.5896 f
  wptr_full/U197/A1 (NAND2X0_RVT)                                 0.0000    0.0329    0.0000               0.0000     1.5896 f
  wptr_full/U197/Y (NAND2X0_RVT)                                            0.0401                         0.0379     1.6275 r
  wptr_full/n371 (net)                          1       0.5122                                             0.0000     1.6275 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0401    0.0000               0.0000     1.6275 r
  data arrival time                                                                                                   1.6275

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1315     1.5685
  data required time                                                                                                  1.5685
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5685
  data arrival time                                                                                                  -1.6275
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0590


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX1_RVT)                                   0.0616                         0.2045     1.2045 r
  wptr_full/n376 (net)                          3       1.6637                                             0.0000     1.2045 r
  wptr_full/U60/A3 (AND3X1_RVT)                                   0.0000    0.0616    0.0000               0.0000     1.2045 r
  wptr_full/U60/Y (AND3X1_RVT)                                              0.0369                         0.0829     1.2874 r
  wptr_full/n279 (net)                          3       1.6292                                             0.0000     1.2874 r
  wptr_full/U64/A1 (AND3X1_RVT)                                   0.0000    0.0369    0.0000               0.0000     1.2874 r
  wptr_full/U64/Y (AND3X1_RVT)                                              0.0356                         0.0605     1.3479 r
  wptr_full/n192 (net)                          1       0.5565                                             0.0000     1.3479 r
  wptr_full/U20/A1 (NAND2X0_RVT)                                  0.0000    0.0356    0.0000               0.0000     1.3479 r
  wptr_full/U20/Y (NAND2X0_RVT)                                             0.0706                         0.0590     1.4069 f
  wptr_full/n278 (net)                          4       2.1620                                             0.0000     1.4069 f
  wptr_full/U27/A1 (NAND2X0_RVT)                                  0.0000    0.0706    0.0000               0.0000     1.4069 f
  wptr_full/U27/Y (NAND2X0_RVT)                                             0.0534                         0.0642     1.4711 r
  wptr_full/n209 (net)                          2       1.0299                                             0.0000     1.4711 r
  wptr_full/U15/A1 (NAND2X0_RVT)                                  0.0000    0.0534    0.0000               0.0000     1.4711 r
  wptr_full/U15/Y (NAND2X0_RVT)                                             0.0636                         0.0556     1.5268 f
  wptr_full/n342 (net)                          3       1.6314                                             0.0000     1.5268 f
  wptr_full/U14/A2 (OR2X1_RVT)                                    0.0000    0.0636    0.0000               0.0000     1.5268 f
  wptr_full/U14/Y (OR2X1_RVT)                                               0.0281                         0.0623     1.5891 f
  wptr_full/n169 (net)                          2       1.0214                                             0.0000     1.5891 f
  wptr_full/U106/A2 (NAND2X0_RVT)                                 0.0000    0.0281    0.0000               0.0000     1.5891 f
  wptr_full/U106/Y (NAND2X0_RVT)                                            0.0402                         0.0377     1.6268 r
  wptr_full/n370 (net)                          1       0.5122                                             0.0000     1.6268 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0402    0.0000               0.0000     1.6268 r
  data arrival time                                                                                                   1.6268

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1315     1.5685
  data required time                                                                                                  1.5685
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5685
  data arrival time                                                                                                  -1.6268
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0583


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/Q (SDFFARX1_RVT)                                      0.0399                         0.2266     1.2266 f
  wptr_full/n155 (net)                          3       2.1399                                             0.0000     1.2266 f
  wptr_full/U12/A (INVX1_RVT)                                     0.0000    0.0399    0.0000               0.0000     1.2266 f
  wptr_full/U12/Y (INVX1_RVT)                                               0.0243                         0.0249     1.2515 r
  wptr_full/n90 (net)                           1       0.5784                                             0.0000     1.2515 r
  wptr_full/U18/A4 (NAND4X0_RVT)                                  0.0000    0.0243    0.0000               0.0000     1.2515 r
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.1258                         0.0773     1.3289 f
  wptr_full/n282 (net)                          2       1.2945                                             0.0000     1.3289 f
  wptr_full/U188/A (INVX1_RVT)                                    0.0000    0.1258    0.0000               0.0000     1.3289 f
  wptr_full/U188/Y (INVX1_RVT)                                              0.0698                         0.0623     1.3911 r
  wptr_full/n312 (net)                          4       2.1962                                             0.0000     1.3911 r
  wptr_full/U156/A3 (AO21X1_RVT)                                  0.0000    0.0698    0.0000               0.0000     1.3911 r
  wptr_full/U156/Y (AO21X1_RVT)                                             0.0475                         0.0739     1.4650 r
  wptr_full/n337 (net)                          3       2.7223                                             0.0000     1.4650 r
  wptr_full/U3/A (NBUFFX2_RVT)                                    0.0000    0.0475    0.0000               0.0000     1.4650 r
  wptr_full/U3/Y (NBUFFX2_RVT)                                              0.0271                         0.0546     1.5196 r
  wptr_full/n142 (net)                          3       1.8433                                             0.0000     1.5196 r
  wptr_full/U140/A1 (NAND2X0_RVT)                                 0.0000    0.0271    0.0000               0.0000     1.5196 r
  wptr_full/U140/Y (NAND2X0_RVT)                                            0.0338                         0.0313     1.5509 f
  wptr_full/n273 (net)                          1       0.5546                                             0.0000     1.5509 f
  wptr_full/U92/A1 (NAND2X0_RVT)                                  0.0000    0.0338    0.0000               0.0000     1.5509 f
  wptr_full/U92/Y (NAND2X0_RVT)                                             0.0326                         0.0384     1.5893 r
  wptr_full/n274 (net)                          1       0.5122                                             0.0000     1.5893 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0326    0.0000               0.0000     1.5893 r
  data arrival time                                                                                                   1.5893

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1291     1.5709
  data required time                                                                                                  1.5709
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5709
  data arrival time                                                                                                  -1.5893
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0184


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX1_RVT)                                   0.0576                         0.1825     1.1825 f
  wptr_full/n376 (net)                          3       1.6468                                             0.0000     1.1825 f
  wptr_full/U44/A1 (AND2X1_RVT)                                   0.0000    0.0576    0.0000               0.0000     1.1825 f
  wptr_full/U44/Y (AND2X1_RVT)                                              0.0402                         0.0784     1.2608 f
  wptr_full/n204 (net)                          5       2.8309                                             0.0000     1.2608 f
  wptr_full/U8/A (NBUFFX2_RVT)                                    0.0000    0.0402    0.0000               0.0000     1.2608 f
  wptr_full/U8/Y (NBUFFX2_RVT)                                              0.0217                         0.0503     1.3111 f
  wptr_full/n118 (net)                          2       1.0517                                             0.0000     1.3111 f
  wptr_full/U181/A2 (AND3X1_RVT)                                  0.0000    0.0217    0.0000               0.0000     1.3111 f
  wptr_full/U181/Y (AND3X1_RVT)                                             0.0337                         0.0675     1.3786 f
  wptr_full/n305 (net)                          2       1.2874                                             0.0000     1.3786 f
  wptr_full/U183/A2 (OR2X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.3786 f
  wptr_full/U183/Y (OR2X1_RVT)                                              0.0254                         0.0539     1.4326 f
  wptr_full/n271 (net)                          2       1.1774                                             0.0000     1.4326 f
  wptr_full/U164/A1 (NAND2X0_RVT)                                 0.0000    0.0254    0.0000               0.0000     1.4326 f
  wptr_full/U164/Y (NAND2X0_RVT)                                            0.0529                         0.0424     1.4750 r
  wptr_full/n304 (net)                          2       1.0697                                             0.0000     1.4750 r
  wptr_full/U163/A1 (NAND2X0_RVT)                                 0.0000    0.0529    0.0000               0.0000     1.4750 r
  wptr_full/U163/Y (NAND2X0_RVT)                                            0.0617                         0.0539     1.5289 f
  wptr_full/n289 (net)                          3       1.5399                                             0.0000     1.5289 f
  wptr_full/U198/A2 (NAND2X0_RVT)                                 0.0000    0.0617    0.0000               0.0000     1.5289 f
  wptr_full/U198/Y (NAND2X0_RVT)                                            0.0480                         0.0543     1.5832 r
  wptr_full/wgraynext[5] (net)                  1       0.5122                                             0.0000     1.5832 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0480    0.0000               0.0000     1.5832 r
  data arrival time                                                                                                   1.5832

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1340     1.5660
  data required time                                                                                                  1.5660
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5660
  data arrival time                                                                                                  -1.5832
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0172


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_4_/QN (SDFFARX1_RVT)                                   0.0441                         0.1779     1.1779 r
  wptr_full/n363 (net)                          2       1.1966                                             0.0000     1.1779 r
  wptr_full/U77/A1 (NOR2X2_RVT)                                   0.0000    0.0441    0.0000               0.0000     1.1779 r
  wptr_full/U77/Y (NOR2X2_RVT)                                              0.0305                         0.0967     1.2746 f
  wptr_full/n308 (net)                          6       3.2733                                             0.0000     1.2746 f
  wptr_full/U64/A2 (AND3X1_RVT)                                   0.0000    0.0305    0.0000               0.0000     1.2746 f
  wptr_full/U64/Y (AND3X1_RVT)                                              0.0413                         0.0653     1.3399 f
  wptr_full/n192 (net)                          1       0.5546                                             0.0000     1.3399 f
  wptr_full/U20/A1 (NAND2X0_RVT)                                  0.0000    0.0413    0.0000               0.0000     1.3399 f
  wptr_full/U20/Y (NAND2X0_RVT)                                             0.0718                         0.0671     1.4071 r
  wptr_full/n278 (net)                          4       2.1741                                             0.0000     1.4071 r
  wptr_full/U78/A3 (OA21X2_RVT)                                   0.0000    0.0718    0.0000               0.0000     1.4071 r
  wptr_full/U78/Y (OA21X2_RVT)                                              0.0392                         0.0888     1.4959 r
  wptr_full/n311 (net)                          3       1.4848                                             0.0000     1.4959 r
  wptr_full/U123/A2 (NAND2X0_RVT)                                 0.0000    0.0392    0.0000               0.0000     1.4959 r
  wptr_full/U123/Y (NAND2X0_RVT)                                            0.0477                         0.0369     1.5327 f
  wptr_full/n343 (net)                          1       0.5546                                             0.0000     1.5327 f
  wptr_full/U119/A1 (NAND2X0_RVT)                                 0.0000    0.0477    0.0000               0.0000     1.5327 f
  wptr_full/U119/Y (NAND2X0_RVT)                                            0.0490                         0.0447     1.5774 r
  wptr_full/n372 (net)                          1       0.5122                                             0.0000     1.5774 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0490    0.0000               0.0000     1.5774 r
  data arrival time                                                                                                   1.5774

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1343     1.5657
  data required time                                                                                                  1.5657
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5657
  data arrival time                                                                                                  -1.5774
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0117


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_1_/CLK (SDFFARX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_1_/Q (SDFFARX2_RVT)                                    0.0439                         0.2607     1.2607 r
  wptr_full/waddr[1] (net)                     14       3.3943                                             0.0000     1.2607 r
  wptr_full/U110/A1 (NAND3X0_RVT)                                 0.0000    0.0439    0.0000               0.0000     1.2607 r
  wptr_full/U110/Y (NAND3X0_RVT)                                            0.0538                         0.0454     1.3062 f
  wptr_full/n174 (net)                          1       0.6234                                             0.0000     1.3062 f
  wptr_full/U40/A1 (OR2X1_RVT)                                    0.0000    0.0538    0.0000               0.0000     1.3062 f
  wptr_full/U40/Y (OR2X1_RVT)                                               0.0428                         0.0804     1.3866 f
  wptr_full/n166 (net)                          4       2.4945                                             0.0000     1.3866 f
  wptr_full/U83/A (INVX1_RVT)                                     0.0000    0.0428    0.0000               0.0000     1.3866 f
  wptr_full/U83/Y (INVX1_RVT)                                               0.0290                         0.0307     1.4173 r
  wptr_full/n244 (net)                          2       1.1605                                             0.0000     1.4173 r
  wptr_full/U49/A2 (OA21X1_RVT)                                   0.0000    0.0290    0.0000               0.0000     1.4173 r
  wptr_full/U49/Y (OA21X1_RVT)                                              0.0359                         0.0722     1.4895 r
  wptr_full/n309 (net)                          3       1.5441                                             0.0000     1.4895 r
  wptr_full/U51/A1 (NAND2X0_RVT)                                  0.0000    0.0359    0.0000               0.0000     1.4895 r
  wptr_full/U51/Y (NAND2X0_RVT)                                             0.0475                         0.0425     1.5319 f
  wptr_full/n254 (net)                          2       1.1105                                             0.0000     1.5319 f
  wptr_full/U172/A1 (NAND2X0_RVT)                                 0.0000    0.0475    0.0000               0.0000     1.5319 f
  wptr_full/U172/Y (NAND2X0_RVT)                                            0.0412                         0.0446     1.5765 r
  wptr_full/wgraynext[3] (net)                  1       0.5122                                             0.0000     1.5765 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0412    0.0000               0.0000     1.5765 r
  data arrival time                                                                                                   1.5765

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1318     1.5682
  data required time                                                                                                  1.5682
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5682
  data arrival time                                                                                                  -1.5765
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0083


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_4_/QN (SDFFARX1_RVT)                                   0.0502                         0.1683     1.1683 f
  wptr_full/n363 (net)                          2       1.2134                                             0.0000     1.1683 f
  wptr_full/U77/A1 (NOR2X2_RVT)                                   0.0000    0.0502    0.0000               0.0000     1.1683 f
  wptr_full/U77/Y (NOR2X2_RVT)                                              0.0313                         0.1012     1.2695 r
  wptr_full/n308 (net)                          6       3.2982                                             0.0000     1.2695 r
  wptr_full/U168/A2 (AND3X1_RVT)                                  0.0000    0.0313    0.0000               0.0000     1.2695 r
  wptr_full/U168/Y (AND3X1_RVT)                                             0.0361                         0.0666     1.3361 r
  wptr_full/n245 (net)                          1       0.6222                                             0.0000     1.3361 r
  wptr_full/U134/A1 (NAND3X0_RVT)                                 0.0000    0.0361    0.0000               0.0000     1.3361 r
  wptr_full/U134/Y (NAND3X0_RVT)                                            0.0647                         0.0528     1.3889 f
  wptr_full/n314 (net)                          2       1.0753                                             0.0000     1.3889 f
  wptr_full/U133/A1 (NAND2X0_RVT)                                 0.0000    0.0647    0.0000               0.0000     1.3889 f
  wptr_full/U133/Y (NAND2X0_RVT)                                            0.0442                         0.0541     1.4430 r
  wptr_full/n197 (net)                          1       0.6082                                             0.0000     1.4430 r
  wptr_full/U129/A1 (AND2X1_RVT)                                  0.0000    0.0442    0.0000               0.0000     1.4430 r
  wptr_full/U129/Y (AND2X1_RVT)                                             0.0322                         0.0602     1.5032 r
  wptr_full/n313 (net)                          3       1.7299                                             0.0000     1.5032 r
  wptr_full/U211/A1 (NAND2X0_RVT)                                 0.0000    0.0322    0.0000               0.0000     1.5032 r
  wptr_full/U211/Y (NAND2X0_RVT)                                            0.0331                         0.0313     1.5345 f
  wptr_full/n325 (net)                          1       0.4655                                             0.0000     1.5345 f
  wptr_full/U217/A2 (NAND2X0_RVT)                                 0.0000    0.0331    0.0000               0.0000     1.5345 f
  wptr_full/U217/Y (NAND2X0_RVT)                                            0.0347                         0.0402     1.5747 r
  wptr_full/n369 (net)                          1       0.5122                                             0.0000     1.5747 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0347    0.0000               0.0000     1.5747 r
  data arrival time                                                                                                   1.5747

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1297     1.5703
  data required time                                                                                                  1.5703
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5703
  data arrival time                                                                                                  -1.5747
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0044


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/Q (SDFFARX1_RVT)                                      0.0399                         0.2266     1.2266 f
  wptr_full/n155 (net)                          3       2.1399                                             0.0000     1.2266 f
  wptr_full/U12/A (INVX1_RVT)                                     0.0000    0.0399    0.0000               0.0000     1.2266 f
  wptr_full/U12/Y (INVX1_RVT)                                               0.0243                         0.0249     1.2515 r
  wptr_full/n90 (net)                           1       0.5784                                             0.0000     1.2515 r
  wptr_full/U18/A4 (NAND4X0_RVT)                                  0.0000    0.0243    0.0000               0.0000     1.2515 r
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.1258                         0.0773     1.3289 f
  wptr_full/n282 (net)                          2       1.2945                                             0.0000     1.3289 f
  wptr_full/U19/A2 (AO22X1_RVT)                                   0.0000    0.1258    0.0000               0.0000     1.3289 f
  wptr_full/U19/Y (AO22X1_RVT)                                              0.0393                         0.1278     1.4566 f
  wptr_full/n205 (net)                          2       2.0057                                             0.0000     1.4566 f
  wptr_full/U30/S0 (MUX21X2_RVT)                                  0.0000    0.0393    0.0000               0.0000     1.4566 f
  wptr_full/U30/Y (MUX21X2_RVT)                                             0.0429                         0.0983     1.5549 f
  wptr_full/n261 (net)                          2       2.0571                                             0.0000     1.5549 f
  wptr_full/U76/A (INVX1_RVT)                                     0.0000    0.0429    0.0000               0.0000     1.5549 f
  wptr_full/U76/Y (INVX1_RVT)                                               0.0251                         0.0250     1.5799 r
  wptr_full/n353 (net)                          1       0.5119                                             0.0000     1.5799 r
  wptr_full/wptr_reg_2_/D (SDFFASX1_RVT)                          0.0000    0.0251    0.0000               0.0000     1.5799 r
  data arrival time                                                                                                   1.5799

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              1.0000     1.8000
  clock uncertainty                                                                                       -0.1000     1.7000
  wptr_full/wptr_reg_2_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.7000 r
  library setup time                                                                                      -0.1208     1.5792
  data required time                                                                                                  1.5792
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5792
  data arrival time                                                                                                  -1.5799
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0007


1
