Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Sep  8 13:50:19 2023
| Host         : binh-VirtualBox running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file bram_wrapper_control_sets_placed.rpt
| Design       : bram_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   120 |
|    Minimum number of control sets                        |   120 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   120 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   102 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             274 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             169 |           43 |
| Yes          | No                    | No                     |            2505 |          777 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             815 |          188 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                Enable Signal                               |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/rvalid_i_1_n_0                            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              1 |         1.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                            | bram_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                   |                1 |              4 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                  | bram_i/proc_sys_reset_0/U0/SEQ/seq_clr                       |                1 |              6 |         6.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][47]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][111]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][55]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][63]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                7 |              8 |         1.14 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][71]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][79]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][7]_i_1_n_0              | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][87]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][95]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][103]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                8 |              8 |         1.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][111]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][119]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][127]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][15]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                7 |              8 |         1.14 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][23]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                6 |              8 |         1.33 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][31]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                6 |              8 |         1.33 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][39]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                6 |              8 |         1.33 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][47]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                7 |              8 |         1.14 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][55]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                8 |              8 |         1.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][63]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                6 |              8 |         1.33 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][71]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][79]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][87]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][95]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                6 |              8 |         1.33 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][103]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[4].mem[4][7]_i_1_n_0              | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                6 |              8 |         1.33 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][63]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                7 |              8 |         1.14 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/wready05_out                              | bram_i/accel_top_0/inst/slv_regs/awwrap_boundary[3]_i_1_n_0  |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/wready05_out                              | bram_i/accel_top_0/inst/slv_regs/awwrap_boundary[14]_i_1_n_0 |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][103]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][111]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][119]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][127]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][15]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][23]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][31]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][39]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][47]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][55]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][39]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][71]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][79]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][7]_i_1_n_0              | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][87]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem[0][95]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][103]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][111]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][119]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][127]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][15]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][23]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem[2][31]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][39]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][71]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][79]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][7]_i_1_n_0              | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][87]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][95]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                5 |              8 |         1.60 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][103]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][111]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][119]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][127]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][15]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][23]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][31]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][127]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][47]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][55]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][63]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][71]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][79]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][7]_i_1_n_0              | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][87]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[7].mem[7][95]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/arready1                                  | bram_i/accel_top_0/inst/slv_regs/arwrap_boundary[14]_i_1_n_0 |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/arready1                                  | bram_i/accel_top_0/inst/slv_regs/arwrap_boundary[3]_i_1_n_0  |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/arlen_q[7]_i_1_n_0                        |                                                              |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/tx_fifo/E[0]                                       | bram_i/accel_top_0/inst/tx_fifo/SS[0]                        |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][55]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][119]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][15]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][23]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][31]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][39]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][47]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][55]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][63]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][71]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][79]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][7]_i_1_n_0              | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][95]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][103]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][111]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][119]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][127]_i_1_n_0            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                1 |              8 |         8.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][15]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][23]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][63]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                4 |              8 |         2.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][31]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][39]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                3 |              8 |         2.67 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem[6][47]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem[5][87]_i_1_n_0             | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |                2 |              8 |         4.00 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/awaddr_q[14]_i_1_n_0                      |                                                              |                4 |             15 |         3.75 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/wready05_out                              |                                                              |                8 |             25 |         3.12 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/slv_regs/arready1                                  |                                                              |                7 |             25 |         3.57 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/tx_fifo/full_reg_0[0]                              |                                                              |               56 |            128 |         2.29 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                            | bram_i/proc_sys_reset_0/U0/peripheral_aresetn[0]             |               42 |            165 |         3.93 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/p_2_in                   |                                                              |               83 |            256 |         3.08 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/p_6_in                   |                                                              |               78 |            256 |         3.28 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/E[0]                     |                                                              |               92 |            256 |         2.78 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/full_reg_0[0]            |                                                              |               79 |            256 |         3.24 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/data_valid_out_reg_8[0]  |                                                              |               85 |            256 |         3.01 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/data_valid_out_reg_6[0]  |                                                              |               76 |            256 |         3.37 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/data_valid_out_reg_3[0]  |                                                              |               88 |            256 |         2.91 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/data_valid_out_reg_11[0] |                                                              |               80 |            256 |         3.20 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 | bram_i/accel_top_0/inst/aes0/genblk2[9].aesblock0/data_valid_out_reg_10[0] |                                                              |               86 |            256 |         2.98 |
|  bram_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                            |                                                              |               77 |            275 |         3.57 |
+----------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


