
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105453                       # Number of seconds simulated
sim_ticks                                105453093372                       # Number of ticks simulated
final_tick                               632555156280                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123573                       # Simulator instruction rate (inst/s)
host_op_rate                                   156417                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1488121                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340324                       # Number of bytes of host memory used
host_seconds                                 70863.26                       # Real time elapsed on the host
sim_insts                                  8756802943                       # Number of instructions simulated
sim_ops                                   11084228911                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1841408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2807936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1330432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1333504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1323776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1932544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3114880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2809472                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16532864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4987392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4987392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14386                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21937                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10394                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10418                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        10342                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15098                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        24335                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        21949                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                129163                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           38964                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                38964                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17461868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26627346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12616339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12645471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12553221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        41270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18326101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     29538062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26641912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156779317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46125                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        41270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46125                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             368998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47294886                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47294886                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47294886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17461868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26627346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12616339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12645471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12553221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        41270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18326101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     29538062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26641912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204074203                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20669627                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16946193                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2021863                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8570207                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8084820                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122655                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91346                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197387548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117518646                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20669627                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10207475                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25852661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5728890                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5999296                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12158007                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2007450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232915002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207062341     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2801505      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3232479      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782655      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2071012      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128008      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767061      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2004174      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12065767      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232915002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081735                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464712                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195801595                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7615099                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25649651                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       192071                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3656580                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3358751                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18918                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143466910                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        94534                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3656580                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196101889                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2678523                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4081808                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25554042                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       842154                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143380935                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          206                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        222191                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       391959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199262500                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667661622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667661622                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28970768                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37630                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21020                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2248831                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13680078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7462701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197465                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658348                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143172728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135346646                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       186086                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17811848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41159197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232915002                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581099                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175883040     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22940417      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12321370      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8533027      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7460758      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823164      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       912852      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594548      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445826      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232915002                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          34895     11.95%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        125907     43.11%     55.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131287     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113289953     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2119254      1.57%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12510569      9.24%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410286      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135346646                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535210                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             292089                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504086465                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161023592                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133121033                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135638735                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344544                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2396395                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       162029                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8289                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3656580                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2186554                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       144303                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143210569                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13680078                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7462701                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21012                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        101111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2306964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133367242                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11751282                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979400                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19159813                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18663168                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408531                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527383                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133122895                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133121033                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79121570                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207232400                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526409                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381801                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20524022                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033639                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229258422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535151                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354380                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179147853     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23235140     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9735720      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854263      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051655      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616981      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357207      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093064      0.48%     99.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2166539      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229258422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2166539                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370303125                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290080509                       # The number of ROB writes
system.switch_cpus0.timesIdled                3021289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19970115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.528851                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.528851                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395436                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395436                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601627889                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184755397                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133900660                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus1.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20581148                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16830988                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2011224                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8646513                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8133184                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2118727                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89458                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199891932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116742634                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20581148                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10251911                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24479184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5827239                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3401215                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12290301                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2027220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231544276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207065092     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1330788      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2101961      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3342070      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1380774      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1548628      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1643491      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1075423      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12056049      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231544276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081385                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461643                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198083625                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5224181                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24402765                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62220                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3771484                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375305                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          463                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     142576662                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2997                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3771484                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198385696                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1672168                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2693638                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24166797                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       854480                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142496802                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19447                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        244637                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       324683                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        28442                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197844445                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    662867570                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    662867570                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169086566                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28757879                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36283                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19933                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2607339                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13585278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7300248                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       220201                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1653871                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142303728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134765076                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165157                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17930403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39756590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    231544276                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582027                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273775                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174716121     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22808185      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12482258      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8499712      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7943355      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2286654      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1786319      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604741      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416931      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231544276                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31415     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         97737     38.81%     51.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122660     48.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112898239     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2127901      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16349      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12457215      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7265372      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134765076                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532910                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             251812                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001869                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    501491397                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160272010                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132593787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135016888                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       404607                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2425477                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          318                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1517                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       205903                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8421                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3771484                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1144725                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120479                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142340253                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        57629                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13585278                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7300248                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19922                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1517                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1178295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1143876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2322171                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132841146                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11715789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1923930                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18979431                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18695798                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7263642                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525302                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132594868                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132593787                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77529831                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202532181                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524324                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382803                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99320532                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121741480                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20598967                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2053819                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227772792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534486                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387981                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178342879     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23939056     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9322476      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5019522      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3760296      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2101175      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1294374      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1158509      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2834505      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227772792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99320532                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121741480                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18254146                       # Number of memory references committed
system.switch_cpus1.commit.loads             11159801                       # Number of loads committed
system.switch_cpus1.commit.membars              16452                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17475402                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109698216                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2473129                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2834505                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           367278071                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288452581                       # The number of ROB writes
system.switch_cpus1.timesIdled                3220290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21340841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99320532                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121741480                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99320532                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.546151                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.546151                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392750                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392750                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599063612                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183804538                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132978831                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32946                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus2.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20912459                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17109925                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2044748                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8735713                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8240079                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2163038                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93258                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201514544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116896124                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20912459                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10403117                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24416263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5565641                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4350247                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12327347                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2046292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233775350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209359087     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1144408      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1812616      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2451724      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2519834      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2132215      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1189725      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1768514      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11397227      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233775350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082695                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462250                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199466250                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6415900                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24372682                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26595                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3493921                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3443094                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143452685                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1968                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3493921                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200013388                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1353566                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3812426                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23859059                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1242988                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143400121                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        170109                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       541822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    200118192                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    667090180                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    667090180                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173715003                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26403177                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35866                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18786                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3720684                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13428768                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7277165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85825                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1778027                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143224950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35995                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136117195                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18598                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15667428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37382122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233775350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582256                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272697                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176118612     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23748791     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12027018      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9032727      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7098446      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2868395      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1814081      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       942298      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       124982      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233775350                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25539     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         82896     36.65%     47.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       117757     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114480133     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2028946      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17075      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12336773      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7254268      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136117195                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538257                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             226192                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    506254529                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158928934                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134070110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136343387                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278712                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2143517                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          564                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97872                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3493921                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1071045                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121048                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143261093                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        55214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13428768                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7277165                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18791                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          564                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1191674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2337435                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134234032                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11610351                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1883162                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18864346                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19082544                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7253995                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530810                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134070352                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134070110                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76966251                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207363189                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530162                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371166                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101264697                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124605086                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18656024                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34442                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070585                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    230281429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541099                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179138134     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25363404     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9567862      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4560355      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3866198      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2206426      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1916401      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       871627      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2791022      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    230281429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101264697                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124605086                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18464544                       # Number of memory references committed
system.switch_cpus2.commit.loads             11285251                       # Number of loads committed
system.switch_cpus2.commit.membars              17182                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17968349                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112267597                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2565884                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2791022                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           370750815                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290016201                       # The number of ROB writes
system.switch_cpus2.timesIdled                3052862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19109767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101264697                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124605086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101264697                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497268                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497268                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400438                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400438                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604171972                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186763357                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132988509                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus3.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20921836                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17119108                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2043718                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8669560                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8235249                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2161887                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93374                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201507121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116992825                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20921836                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10397136                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24423801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5578586                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4358495                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12326980                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2045566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    233797701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       209373900     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1142596      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1811357      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2449477      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2518924      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2129501      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1189832      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1771807      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11410307      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    233797701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082733                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462632                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199460647                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6422230                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24380153                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26756                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3507913                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3443429                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     143553106                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1923                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3507913                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200008363                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1353327                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3817695                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23866164                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1244237                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     143501567                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        170072                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       542300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    200252370                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    667584239                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    667584239                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173685769                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26566576                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35687                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18613                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3723714                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13428312                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7280432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        85533                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1727232                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         143325885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136140182                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18610                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15792552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37777679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1373                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    233797701                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582299                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273051                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176180639     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23696848     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12000327      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9059534      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7108779      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2872665      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1811925      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       941785      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       125199      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    233797701                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25946     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         82863     36.69%     48.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       117043     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114498284     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2032922      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17072      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12334446      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7257458      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136140182                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538348                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             225852                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    506322523                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159154802                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134097893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136366034                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       276454                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2144961                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          558                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       102350                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3507913                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1071290                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       120985                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    143361836                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13428312                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7280432                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18615                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          558                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1190238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1146784                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2337022                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134261307                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11607438                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1878871                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18864594                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19081292                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7257156                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530918                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134098132                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134097893                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76980414                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207412951                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530272                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371146                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101247686                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124584105                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18777757                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2069555                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230289788                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540988                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389913                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    179186387     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25329732     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9568015      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4559852      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3844145      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2206733      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1929027      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       872796      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2793101      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230289788                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101247686                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124584105                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18461430                       # Number of memory references committed
system.switch_cpus3.commit.loads             11283348                       # Number of loads committed
system.switch_cpus3.commit.membars              17180                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17965301                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112248706                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2565448                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2793101                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           370857847                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          290231716                       # The number of ROB writes
system.switch_cpus3.timesIdled                3051601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19087416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101247686                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124584105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101247686                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497688                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497688                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400370                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400370                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       604286049                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186797352                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      133086398                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34406                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20922874                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17120918                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2043861                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8656723                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8236273                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2161941                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        93292                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201499701                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117005559                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20922874                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10398214                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24430225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5579104                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4344417                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12327253                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2045833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233782994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.957317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       209352769     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1143547      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1813346      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2451090      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2518814      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2131570      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1191860      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1768506      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11411492      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233782994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082737                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462683                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199451957                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6409438                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24386509                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        26813                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3508275                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3442678                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143571074                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1983                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3508275                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199999767                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1349893                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3807761                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23872492                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1244804                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143519871                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        170413                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       542468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    200282206                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    667677156                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    667677156                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    173703140                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26579058                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35689                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18612                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3726638                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13431875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7280865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        85750                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1728217                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143344009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136153010                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18630                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15799798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37812381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233782994                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582391                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273181                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176161933     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23700446     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12000785      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9053426      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7113858      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2872761      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1812273      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       942255      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       125257      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233782994                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25981     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         82877     36.69%     48.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       117005     51.80%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    114508449     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2032841      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17073      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12336653      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7257994      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136153010                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538399                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             225863                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    506333499                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    159180191                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134110077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136378873                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       278327                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2147421                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          568                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       102086                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3508275                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1066923                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       121155                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143379974                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        56460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13431875                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7280865                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18616                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        102572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          568                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1191031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1146144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2337175                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    134273864                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11608634                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1879138                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18866346                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19082017                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7257712                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530968                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134110314                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134110077                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76989292                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207446544                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530320                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371128                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    101257777                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    124596494                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18783493                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2069699                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230274719                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541078                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390052                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    179166915     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25331066     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9570582      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4561373      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3842669      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2205076      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1930530      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       871155      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2795353      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230274719                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    101257777                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     124596494                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18463224                       # Number of memory references committed
system.switch_cpus4.commit.loads             11284454                       # Number of loads committed
system.switch_cpus4.commit.membars              17182                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17967072                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112259892                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2565708                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2795353                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           370858651                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290268326                       # The number of ROB writes
system.switch_cpus4.timesIdled                3052163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19102123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          101257777                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            124596494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    101257777                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497439                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497439                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400410                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400410                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       604342312                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      186817834                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133100268                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34410                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19285723                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17207776                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1532660                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12742982                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12557697                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1158243                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46152                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    203565185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             109510965                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19285723                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13715940                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24405412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5029399                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2903563                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12312998                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1504706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    234362255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.766780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       209956843     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3716718      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1878048      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3669657      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1183287      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3396127      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          537621      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          875745      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9148209      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    234362255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076263                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.433046                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       201093876                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5421668                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24357228                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19469                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3470013                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1834910                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18082                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     122543473                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34178                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3470013                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       201371258                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3242958                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1338928                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24105112                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       833980                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     122372956                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         94346                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       666918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    160409326                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    554640736                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    554640736                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    130151411                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30257886                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16453                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8320                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1812791                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22012894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3596412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22748                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       821254                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         121736086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        114003174                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        73288                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21916613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44892082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    234362255                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486440                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.099055                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    184360245     78.66%     78.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15795937      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16669024      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9728584      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5003909      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1253141      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1487337      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34550      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        29528      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    234362255                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         191277     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77157     23.17%     80.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        64618     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     89434044     78.45%     78.45% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       896092      0.79%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20098352     17.63%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3566550      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     114003174                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450810                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             333052                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    462774943                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    143669514                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    111119863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     114336226                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        90241                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4459592                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        87361                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3470013                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2154870                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       104041                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    121752671                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22012894                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3596412                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8316                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1903                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1032114                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       593623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1625737                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    112558232                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19813893                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1444942                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23380266                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17109482                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3566373                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.445096                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             111144068                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            111119863                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         67228162                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        146588189                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439408                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458619                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88515409                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     99684119                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22072954                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1522981                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    230892242                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431734                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302592                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    193760622     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14597563      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9371219      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2951199      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4892837      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       954357      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       606557      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       555058      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3202830      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    230892242                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88515409                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      99684119                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21062352                       # Number of memory references committed
system.switch_cpus5.commit.loads             17553301                       # Number of loads committed
system.switch_cpus5.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15291885                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         87123976                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1249097                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3202830                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           349446160                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          246986881                       # The number of ROB writes
system.switch_cpus5.timesIdled                4512979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18522862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88515409                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             99684119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88515409                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.856962                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.856962                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.350022                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.350022                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       523122853                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      144813970                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      130084527                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19742098                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17813232                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1034836                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7475532                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7059642                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1092825                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46042                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    209274163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             124242794                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19742098                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8152467                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24564672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3242731                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4640623                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12012092                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1040236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    240661554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216096882     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          875828      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1793100      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          749191      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4086406      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3630311      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          706044      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1475012      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11248780      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    240661554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078067                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491301                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       208147528                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5779864                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24474960                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        77605                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2181592                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1733829                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          504                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     145690620                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2781                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2181592                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       208356941                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4056980                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1064444                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24354627                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       646963                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     145615498                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          106                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        273585                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       236115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3227                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    170956045                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    685902986                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    685902986                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    151780353                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19175692                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16905                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8530                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1640061                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34365992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17389171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       158336                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       843768                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         145334625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16957                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        139806352                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        71066                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11102812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26549423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    240661554                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580925                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378650                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    191034159     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14822134      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12203609      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5276513      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6685959      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6485391      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3681795      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290052      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181942      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    240661554                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         354263     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2761982     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        80038      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     87698688     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1221562      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8374      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33526172     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17351556     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     139806352                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552845                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3196283                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    523541607                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156457951                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138617424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143002635                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       250554                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1305997                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          562                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3565                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       102977                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12382                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2181592                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3696659                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       181124                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    145351657                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34365992                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17389171                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8531                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        123985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3565                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       603605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       609906                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1213511                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    138828040                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33412279                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       978312                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50762436                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18189672                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17350157                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548977                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138621831                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138617424                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74855595                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        147458341                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548144                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507639                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112657049                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    132391024                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12974773                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16878                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1057561                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    238479962                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555145                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379017                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    190503733     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17482560      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8212216      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8125694      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2207728      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9460175      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       706360      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       514965      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1266531      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    238479962                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112657049                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     132391024                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50346189                       # Number of memory references committed
system.switch_cpus6.commit.loads             33059995                       # Number of loads committed
system.switch_cpus6.commit.membars               8426                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17482860                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        117727715                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1282446                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1266531                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           382578890                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          292913382                       # The number of ROB writes
system.switch_cpus6.timesIdled                4593740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12223563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112657049                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            132391024                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112657049                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.244734                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.244734                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445487                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445487                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       686353376                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      160969757                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      173519635                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16852                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus7.numCycles               252885117                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20587535                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16836396                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2010044                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8578786                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8129883                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2119789                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        89245                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199893404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             116805796                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20587535                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10249672                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24485428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5830317                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3409575                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12290037                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231564641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207079213     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1330101      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2100090      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3341365      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1379413      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1547946      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1650240      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1073294      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12062979      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231564641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081411                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461893                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198085443                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5231950                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24409496                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        61980                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3775771                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3376232                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          464                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     142644647                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3020                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3775771                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       198387712                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1669307                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2703597                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24173477                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       854764                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     142566235                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17995                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        244598                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       325160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        28621                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    197939406                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    663204719                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    663204719                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    169114206                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28825194                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36195                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19841                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2606862                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13583076                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7302643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       220204                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1655194                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         142372913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36292                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134801075                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       165244                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17974896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39928261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3313                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231564641                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582132                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.274021                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174730450     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22809442      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12479683      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8497467      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7949800      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2286741      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1787782      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       605939      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       417337      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231564641                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31439     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         97762     38.81%     51.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122673     48.70%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    112927807     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2130189      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16352      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12458716      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7268011      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134801075                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533053                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             251874                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001868                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501583909                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    160385595                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132631017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     135052949                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       406070                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2421428                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1525                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       207106                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8437                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3775771                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1145093                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119848                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    142409339                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        58298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13583076                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7302643                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19819                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         87900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1525                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1176755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1145087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2321842                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132878149                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11716409                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1922926                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18982629                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18697899                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7266220                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525449                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132632071                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132631017                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77549442                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        202598519                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524471                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382774                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     99336758                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    121761480                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20648046                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2052597                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227788870                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534537                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388135                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178354694     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23940966     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9321931      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5019893      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3761543      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2100825      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1294141      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1157186      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2837691      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227788870                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     99336758                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     121761480                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18257181                       # Number of memory references committed
system.switch_cpus7.commit.loads             11161644                       # Number of loads committed
system.switch_cpus7.commit.membars              16454                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17478285                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        109716253                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2473551                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2837691                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367360042                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          288595050                       # The number of ROB writes
system.switch_cpus7.timesIdled                3220809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               21320476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           99336758                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            121761480                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     99336758                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545736                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545736                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392814                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392814                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       599231547                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      183856791                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133044989                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32948                       # number of misc regfile writes
system.l2.replacements                         129179                       # number of replacements
system.l2.tagsinuse                      32764.612177                       # Cycle average of tags in use
system.l2.total_refs                          2018130                       # Total number of references to valid blocks.
system.l2.sampled_refs                         161943                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.461977                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           173.354042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.042323                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2820.976552                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.011122                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3353.586669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.407159                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2079.775086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.172258                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2055.450243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.736965                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2070.423887                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.183541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2867.240291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.014754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4812.937929                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.642827                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3346.021696                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1218.157984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1281.725854                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            894.286573                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            905.594625                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            926.617079                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1204.786667                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1379.412486                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1312.053568                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.086089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.102343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.063470                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.062727                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.063184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.087501                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.146879                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.102112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.037175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.039115                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.027291                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.027637                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.028278                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.036767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.042096                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.040041                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999897                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41462                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50370                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30872                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        30842                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        30922                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        40046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        56407                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        50395                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  331329                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           103564                       # number of Writeback hits
system.l2.Writeback_hits::total                103564                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1035                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        41618                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30999                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        31076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        40118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        56485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        50530                       # number of demand (read+write) hits
system.l2.demand_hits::total                   332364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        41618                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50505                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31020                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30999                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        31076                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        40118                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        56485                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        50530                       # number of overall hits
system.l2.overall_hits::total                  332364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14380                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21937                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10394                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10418                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        10342                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        15098                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        24335                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        21949                       # number of ReadReq misses
system.l2.ReadReq_misses::total                129157                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14386                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21937                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10394                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10418                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        10342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        15098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        24335                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        21949                       # number of demand (read+write) misses
system.l2.demand_misses::total                 129163                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14386                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21937                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10394                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10418                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        10342                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        15098                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        24335                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        21949                       # number of overall misses
system.l2.overall_misses::total                129163                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5404469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2384111195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5910144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3608694894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6352358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1705470512                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6004246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1711045994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6270647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1698743917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5113523                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2468503183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5865335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3971739313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5788737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3613690360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21208708827                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       944843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        944843                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5404469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2385056038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5910144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3608694894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6352358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1705470512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6004246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1711045994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6270647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1698743917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5113523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2468503183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5865335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3971739313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5788737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3613690360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21209653670                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5404469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2385056038                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5910144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3608694894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6352358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1705470512                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6004246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1711045994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6270647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1698743917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5113523                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2468503183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5865335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3971739313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5788737                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3613690360                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21209653670                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        72307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        41260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        41264                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        55144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        80742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        72344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              460486                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       103564                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            103564                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1041                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56004                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        72442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41414                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        41417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        41418                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        55216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        80820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        72479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               461527                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56004                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        72442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41414                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        41417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        41418                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        55216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        80820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        72479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              461527                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.257512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.303387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.252496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.250630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.273792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.301392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.303398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280480                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005764                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.256875                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.302822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.251539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.249698                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.273435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.301101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.302833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279860                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.256875                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.302822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.251539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.249698                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.273435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.301101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.302833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279860                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150124.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165793.546245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155530.105263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164502.661895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154935.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164082.212045                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153955.025641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164239.392782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 160785.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164256.808838                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150397.735294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163498.687442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150393.205128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163210.984713                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152335.184211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164640.318921                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164208.744605                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 157473.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 157473.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150124.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165790.076324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155530.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164502.661895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154935.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164082.212045                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153955.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164239.392782                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 160785.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164256.808838                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150397.735294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163498.687442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150393.205128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163210.984713                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152335.184211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164640.318921                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164208.431749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150124.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165790.076324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155530.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164502.661895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154935.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164082.212045                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153955.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164239.392782                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 160785.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164256.808838                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150397.735294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163498.687442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150393.205128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163210.984713                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152335.184211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164640.318921                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164208.431749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                38964                       # number of writebacks
system.l2.writebacks::total                     38964                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14380                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21937                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10394                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10418                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        10342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        15098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        24335                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        21949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           129157                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        10342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        15098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        24335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        21949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            129163                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        10342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        15098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        24335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        21949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           129163                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3306338                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1546438668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3700421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2330947156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3972072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1100113753                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3738531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1104287156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4006357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1096427793                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3132115                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1588778042                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3592537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2554773469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3574917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2335216389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13686005714                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       596206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       596206                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3306338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1547034874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3700421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2330947156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3972072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1100113753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3738531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1104287156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4006357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1096427793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3132115                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1588778042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3592537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2554773469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3574917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2335216389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13686601920                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3306338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1547034874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3700421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2330947156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3972072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1100113753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3738531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1104287156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4006357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1096427793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3132115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1588778042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3592537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2554773469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3574917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2335216389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13686601920                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.303387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.252496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.250630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.273792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.301392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.303398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280480                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005764                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.256875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.302822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.251539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.249698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.273435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.301101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.302833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.279860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.256875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.302822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.251539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.249698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.273435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.301101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.302833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279860                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91842.722222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107540.936579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97379.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106256.423212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96879.804878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105841.230806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95859.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105997.999232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 102727.102564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106016.997969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92121.029412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105231.026759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92116.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104983.499856                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94076.763158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106392.837441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105964.103486                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 99367.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99367.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91842.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107537.527735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97379.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106256.423212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96879.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105841.230806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95859.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105997.999232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 102727.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106016.997969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92121.029412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105231.026759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92116.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104983.499856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94076.763158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106392.837441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105963.797063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91842.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107537.527735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97379.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106256.423212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96879.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105841.230806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95859.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105997.999232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 102727.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106016.997969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92121.029412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105231.026759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92116.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104983.499856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94076.763158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106392.837441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105963.797063                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.318221                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012166053                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950223.608863                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.318221                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056600                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.829036                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12157961                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12157961                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12157961                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12157961                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12157961                       # number of overall hits
system.cpu0.icache.overall_hits::total       12157961                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7066106                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7066106                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7066106                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7066106                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7066106                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7066106                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12158007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12158007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12158007                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12158007                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12158007                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12158007                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       153611                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       153611                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       153611                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       153611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       153611                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       153611                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5822495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5822495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5822495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5822495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5822495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5822495                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157364.729730                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157364.729730                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157364.729730                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157364.729730                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157364.729730                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157364.729730                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56004                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172653879                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56260                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3068.856719                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.808912                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.191088                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913316                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086684                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8574088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8574088                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261053                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261053                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17768                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17768                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15835141                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15835141                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15835141                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15835141                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191370                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3825                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3825                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195195                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195195                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195195                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195195                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23128092849                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23128092849                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    478442008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    478442008                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23606534857                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23606534857                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23606534857                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23606534857                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16030336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16030336                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16030336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16030336                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021832                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021832                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000527                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012177                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012177                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120855.373617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120855.373617                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 125082.877908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 125082.877908                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120938.214898                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120938.214898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120938.214898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120938.214898                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       102297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       102297                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22374                       # number of writebacks
system.cpu0.dcache.writebacks::total            22374                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135528                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135528                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3663                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3663                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139191                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139191                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139191                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55842                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55842                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56004                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56004                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5275499383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5275499383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     11202602                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11202602                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5286701985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5286701985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5286701985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5286701985                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003494                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003494                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003494                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003494                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94471.891820                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94471.891820                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69151.864198                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69151.864198                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94398.649829                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94398.649829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94398.649829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94398.649829                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.443467                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016748297                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1922019.465028                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.443467                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060006                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845262                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12290252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12290252                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12290252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12290252                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12290252                       # number of overall hits
system.cpu1.icache.overall_hits::total       12290252                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7794885                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7794885                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7794885                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7794885                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7794885                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7794885                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12290301                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12290301                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12290301                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12290301                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12290301                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12290301                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159079.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159079.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159079.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159079.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159079.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159079.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6399199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6399199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6399199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6399199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6399199                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6399199                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164082.025641                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164082.025641                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164082.025641                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164082.025641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164082.025641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164082.025641                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72442                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181278227                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72698                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2493.579287                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.168299                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.831701                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8521708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8521708                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7060243                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7060243                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16473                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16473                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15581951                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15581951                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15581951                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15581951                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183796                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          821                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184617                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184617                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20854793194                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20854793194                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     69102302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     69102302                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20923895496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20923895496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20923895496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20923895496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8705504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8705504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7061064                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7061064                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16473                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16473                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15766568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15766568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15766568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15766568                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021113                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021113                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011709                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011709                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011709                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011709                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113467.067803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113467.067803                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84168.455542                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84168.455542                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113336.775573                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113336.775573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113336.775573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113336.775573                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12386                       # number of writebacks
system.cpu1.dcache.writebacks::total            12386                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111489                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111489                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          686                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          686                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112175                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112175                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112175                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112175                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72307                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72307                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72442                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72442                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7159300955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7159300955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8824491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8824491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7168125446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7168125446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7168125446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7168125446                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004595                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004595                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99012.556945                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99012.556945                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65366.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65366.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98949.855691                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98949.855691                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98949.855691                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98949.855691                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.121665                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011023130                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1951782.104247                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.121665                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067503                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828721                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12327295                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12327295                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12327295                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12327295                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12327295                       # number of overall hits
system.cpu2.icache.overall_hits::total       12327295                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8673801                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8673801                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8673801                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8673801                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8673801                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8673801                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12327347                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12327347                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12327347                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12327347                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12327347                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12327347                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166803.865385                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166803.865385                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166803.865385                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166803.865385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166803.865385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166803.865385                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7383211                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7383211                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7383211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7383211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7383211                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7383211                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 171702.581395                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 171702.581395                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 171702.581395                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 171702.581395                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 171702.581395                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 171702.581395                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41414                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166564630                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41670                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3997.231341                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.358676                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.641324                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911557                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088443                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8487762                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8487762                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7145384                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7145384                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18652                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18652                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17206                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15633146                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15633146                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15633146                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15633146                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       132774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       132774                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          858                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          858                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       133632                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        133632                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       133632                       # number of overall misses
system.cpu2.dcache.overall_misses::total       133632                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15199781518                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15199781518                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     72874173                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     72874173                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15272655691                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15272655691                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15272655691                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15272655691                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8620536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8620536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7146242                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7146242                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15766778                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15766778                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15766778                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15766778                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015402                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015402                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000120                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008476                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008476                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008476                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008476                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114478.599108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114478.599108                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84934.933566                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84934.933566                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114288.910523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114288.910523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114288.910523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114288.910523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9021                       # number of writebacks
system.cpu2.dcache.writebacks::total             9021                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        91508                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91508                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          710                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          710                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        92218                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        92218                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        92218                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        92218                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41266                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41266                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          148                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41414                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41414                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41414                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41414                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3846197650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3846197650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9779865                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9779865                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3855977515                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3855977515                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3855977515                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3855977515                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002627                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002627                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93205.002908                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93205.002908                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66080.168919                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66080.168919                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93108.067682                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93108.067682                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93108.067682                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93108.067682                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.105681                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1011022767                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1955556.609284                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.105681                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065874                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827092                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12326932                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12326932                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12326932                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12326932                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12326932                       # number of overall hits
system.cpu3.icache.overall_hits::total       12326932                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8458834                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8458834                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8458834                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8458834                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8458834                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8458834                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12326980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12326980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12326980                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12326980                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12326980                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12326980                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 176225.708333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 176225.708333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 176225.708333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 176225.708333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 176225.708333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 176225.708333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7326744                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7326744                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7326744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7326744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7326744                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7326744                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 174446.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 174446.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 174446.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 174446.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 174446.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 174446.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 41417                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166563425                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41673                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3996.914669                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.359487                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.640513                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911560                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088440                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8488007                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8488007                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7144110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7144110                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18479                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18479                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17203                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15632117                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15632117                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15632117                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15632117                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       132498                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       132498                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          926                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          926                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       133424                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        133424                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       133424                       # number of overall misses
system.cpu3.dcache.overall_misses::total       133424                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15184800246                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15184800246                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     79387106                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     79387106                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15264187352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15264187352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15264187352                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15264187352                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8620505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8620505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7145036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7145036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17203                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17203                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15765541                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15765541                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15765541                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15765541                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015370                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015370                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000130                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008463                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008463                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114603.995879                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114603.995879                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85731.215983                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85731.215983                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114403.610685                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114403.610685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114403.610685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114403.610685                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9020                       # number of writebacks
system.cpu3.dcache.writebacks::total             9020                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        91238                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        91238                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          769                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          769                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        92007                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        92007                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        92007                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        92007                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        41260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        41260                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41417                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41417                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        41417                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        41417                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3848066893                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3848066893                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10367235                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10367235                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3858434128                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3858434128                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3858434128                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3858434128                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002627                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002627                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93263.860713                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93263.860713                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66033.343949                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66033.343949                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93160.637613                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93160.637613                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93160.637613                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93160.637613                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               515.468925                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011023041                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1955557.139265                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.468925                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064854                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.826072                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12327206                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12327206                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12327206                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12327206                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12327206                       # number of overall hits
system.cpu4.icache.overall_hits::total       12327206                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8759583                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8759583                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8759583                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8759583                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8759583                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8759583                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12327253                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12327253                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12327253                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12327253                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12327253                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12327253                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 186374.106383                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 186374.106383                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 186374.106383                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 186374.106383                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 186374.106383                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 186374.106383                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7594664                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7594664                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7594664                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7594664                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7594664                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7594664                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 180825.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 180825.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 180825.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 180825.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 180825.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 180825.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 41418                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166563008                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 41674                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3996.808754                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.359082                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.640918                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911559                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088441                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8486869                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8486869                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7144817                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7144817                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18491                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18491                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17205                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17205                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15631686                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15631686                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15631686                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15631686                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       132698                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       132698                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          905                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          905                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       133603                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        133603                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       133603                       # number of overall misses
system.cpu4.dcache.overall_misses::total       133603                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  15169838518                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  15169838518                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     77561496                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     77561496                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  15247400014                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15247400014                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  15247400014                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15247400014                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8619567                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8619567                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7145722                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7145722                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17205                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17205                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15765289                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15765289                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15765289                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15765289                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015395                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015395                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008475                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008475                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114318.516617                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114318.516617                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85703.310497                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85703.310497                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114124.682934                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114124.682934                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114124.682934                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114124.682934                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8945                       # number of writebacks
system.cpu4.dcache.writebacks::total             8945                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        91434                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        91434                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          751                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          751                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        92185                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        92185                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        92185                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        92185                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        41264                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        41264                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          154                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        41418                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        41418                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        41418                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        41418                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3841112914                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3841112914                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10198712                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10198712                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3851311626                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3851311626                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3851311626                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3851311626                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002627                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002627                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93086.295900                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93086.295900                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66225.402597                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66225.402597                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92986.421990                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92986.421990                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92986.421990                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92986.421990                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.221783                       # Cycle average of tags in use
system.cpu5.icache.total_refs               931010134                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1656601.661922                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.071046                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.150737                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052998                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841588                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.894586                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12312951                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12312951                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12312951                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12312951                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12312951                       # number of overall hits
system.cpu5.icache.overall_hits::total       12312951                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6903247                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6903247                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6903247                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6903247                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6903247                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6903247                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12312998                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12312998                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12312998                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12312998                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12312998                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12312998                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 146877.595745                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 146877.595745                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 146877.595745                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 146877.595745                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 146877.595745                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 146877.595745                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5534973                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5534973                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5534973                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5534973                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5534973                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5534973                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158142.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158142.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158142.085714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158142.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158142.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158142.085714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 55216                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224672682                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 55472                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4050.199776                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   203.168775                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    52.831225                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.793628                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.206372                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18094551                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18094551                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3492131                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3492131                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8250                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8250                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8196                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21586682                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21586682                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21586682                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21586682                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       187404                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       187404                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          351                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       187755                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        187755                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       187755                       # number of overall misses
system.cpu5.dcache.overall_misses::total       187755                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20044869088                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20044869088                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     30410188                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     30410188                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20075279276                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20075279276                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20075279276                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20075279276                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18281955                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18281955                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3492482                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3492482                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21774437                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21774437                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21774437                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21774437                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010251                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010251                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000101                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008623                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008623                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008623                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008623                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106960.732364                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106960.732364                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86638.712251                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86638.712251                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106922.741211                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106922.741211                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106922.741211                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106922.741211                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7040                       # number of writebacks
system.cpu5.dcache.writebacks::total             7040                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       132260                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       132260                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          279                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       132539                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       132539                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       132539                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       132539                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        55144                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        55144                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        55216                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        55216                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        55216                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        55216                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5263794574                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5263794574                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4739464                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4739464                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5268534038                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5268534038                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5268534038                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5268534038                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002536                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002536                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95455.436203                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95455.436203                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65825.888889                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65825.888889                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95416.800167                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95416.800167                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95416.800167                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95416.800167                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               579.366272                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1041594820                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1786612.041166                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.329951                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.036321                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061426                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867045                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.928472                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12012039                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12012039                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12012039                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12012039                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12012039                       # number of overall hits
system.cpu6.icache.overall_hits::total       12012039                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8182684                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8182684                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8182684                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8182684                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8182684                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8182684                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12012092                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12012092                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12012092                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12012092                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12012092                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12012092                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154390.264151                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154390.264151                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154390.264151                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154390.264151                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154390.264151                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154390.264151                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6381595                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6381595                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6381595                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6381595                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6381595                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6381595                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159539.875000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159539.875000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159539.875000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159539.875000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159539.875000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159539.875000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80820                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               450366982                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81076                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5554.874217                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908728                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091272                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437143                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562857                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31537035                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31537035                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17268839                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17268839                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8438                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8438                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8426                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8426                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48805874                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48805874                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48805874                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48805874                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       283209                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       283209                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          260                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       283469                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        283469                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       283469                       # number of overall misses
system.cpu6.dcache.overall_misses::total       283469                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  31373783191                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  31373783191                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22816717                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22816717                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  31396599908                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  31396599908                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  31396599908                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  31396599908                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31820244                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31820244                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17269099                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17269099                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8426                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8426                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49089343                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49089343                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49089343                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49089343                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008900                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008900                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005775                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005775                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005775                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005775                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110779.612198                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110779.612198                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87756.603846                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87756.603846                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110758.495313                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110758.495313                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110758.495313                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110758.495313                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22216                       # number of writebacks
system.cpu6.dcache.writebacks::total            22216                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       202467                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       202467                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       202649                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       202649                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       202649                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       202649                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80742                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80742                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80820                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80820                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80820                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80820                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8105487142                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8105487142                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5498235                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5498235                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8110985377                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8110985377                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8110985377                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8110985377                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001646                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001646                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 100387.495256                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100387.495256                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70490.192308                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70490.192308                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100358.641141                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100358.641141                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100358.641141                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100358.641141                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.579212                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1016748032                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1922018.964083                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.579212                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060223                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.845480                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12289987                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12289987                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12289987                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12289987                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12289987                       # number of overall hits
system.cpu7.icache.overall_hits::total       12289987                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7850635                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7850635                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7850635                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7850635                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7850635                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7850635                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12290037                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12290037                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12290037                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12290037                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12290037                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12290037                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157012.700000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157012.700000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157012.700000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157012.700000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157012.700000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157012.700000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6238331                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6238331                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6238331                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6238331                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6238331                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6238331                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159957.205128                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159957.205128                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159957.205128                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159957.205128                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159957.205128                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159957.205128                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 72479                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181278388                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 72735                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2492.313027                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.181235                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.818765                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914770                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085230                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8520770                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8520770                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7061440                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7061440                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19639                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19639                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16474                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16474                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15582210                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15582210                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15582210                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15582210                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       183561                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       183561                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          812                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          812                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184373                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184373                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184373                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184373                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20828956776                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20828956776                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     69167472                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69167472                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20898124248                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20898124248                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20898124248                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20898124248                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8704331                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8704331                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7062252                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7062252                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15766583                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15766583                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15766583                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15766583                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021088                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021088                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011694                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011694                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011694                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011694                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113471.580434                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113471.580434                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85181.615764                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85181.615764                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113346.988160                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113346.988160                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113346.988160                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113346.988160                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        12562                       # number of writebacks
system.cpu7.dcache.writebacks::total            12562                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       111217                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       111217                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          677                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          677                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       111894                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       111894                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       111894                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       111894                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        72344                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        72344                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          135                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        72479                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        72479                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        72479                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        72479                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   7165472957                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   7165472957                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8867752                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8867752                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   7174340709                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7174340709                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   7174340709                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7174340709                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004597                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004597                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 99047.232072                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 99047.232072                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65687.051852                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65687.051852                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 98985.095117                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 98985.095117                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 98985.095117                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 98985.095117                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
