Simulator report for speed_control
Sun Jun 01 10:39:41 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 316 nodes    ;
; Simulation Coverage         ;      11.39 % ;
; Total Number of Transitions ; 222          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      11.39 % ;
; Total nodes checked                                 ; 316          ;
; Total output ports checked                          ; 316          ;
; Total output ports with complete 1/0-value coverage ; 36           ;
; Total output ports with no 1/0-value coverage       ; 279          ;
; Total output ports with no 1-value coverage         ; 280          ;
; Total output ports with no 0-value coverage         ; 279          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                ;
+------------------------------------+------------------------------------+------------------+
; Node Name                          ; Output Port Name                   ; Output Port Type ;
+------------------------------------+------------------------------------+------------------+
; |speed_control|clk_div_out~28      ; |speed_control|clk_div_out~28      ; out              ;
; |speed_control|clk_div_out~29      ; |speed_control|clk_div_out~29      ; out              ;
; |speed_control|clk_div_out~30      ; |speed_control|clk_div_out~30      ; out              ;
; |speed_control|clk_div_out~31      ; |speed_control|clk_div_out~31      ; out              ;
; |speed_control|clk_div_out~60      ; |speed_control|clk_div_out~60      ; out              ;
; |speed_control|clk_div_out~61      ; |speed_control|clk_div_out~61      ; out              ;
; |speed_control|clk_div_out~62      ; |speed_control|clk_div_out~62      ; out              ;
; |speed_control|clk_div_out~63      ; |speed_control|clk_div_out~63      ; out              ;
; |speed_control|clk_div_out~92      ; |speed_control|clk_div_out~92      ; out              ;
; |speed_control|clk_div_out~93      ; |speed_control|clk_div_out~93      ; out              ;
; |speed_control|clk_div_out~94      ; |speed_control|clk_div_out~94      ; out              ;
; |speed_control|clk_div_out~95      ; |speed_control|clk_div_out~95      ; out              ;
; |speed_control|clk_div_out[0]~reg0 ; |speed_control|clk_div_out[0]~reg0 ; regout           ;
; |speed_control|clk_div_out[1]~reg0 ; |speed_control|clk_div_out[1]~reg0 ; regout           ;
; |speed_control|clk_div_out[2]~reg0 ; |speed_control|clk_div_out[2]~reg0 ; regout           ;
; |speed_control|clk_div_out[3]~reg0 ; |speed_control|clk_div_out[3]~reg0 ; regout           ;
; |speed_control|clk                 ; |speed_control|clk                 ; out              ;
; |speed_control|speed_up_event      ; |speed_control|speed_up_event      ; out              ;
; |speed_control|speed_reset_event   ; |speed_control|speed_reset_event   ; out              ;
; |speed_control|clk_div_out[0]      ; |speed_control|clk_div_out[0]      ; pin_out          ;
; |speed_control|clk_div_out[1]      ; |speed_control|clk_div_out[1]      ; pin_out          ;
; |speed_control|clk_div_out[2]      ; |speed_control|clk_div_out[2]      ; pin_out          ;
; |speed_control|clk_div_out[3]      ; |speed_control|clk_div_out[3]      ; pin_out          ;
; |speed_control|Add0~0              ; |speed_control|Add0~0              ; out0             ;
; |speed_control|Add0~1              ; |speed_control|Add0~1              ; out0             ;
; |speed_control|Add0~2              ; |speed_control|Add0~2              ; out0             ;
; |speed_control|Add0~3              ; |speed_control|Add0~3              ; out0             ;
; |speed_control|Add0~4              ; |speed_control|Add0~4              ; out0             ;
; |speed_control|Add0~5              ; |speed_control|Add0~5              ; out0             ;
; |speed_control|Add0~6              ; |speed_control|Add0~6              ; out0             ;
; |speed_control|Add0~8              ; |speed_control|Add0~8              ; out0             ;
; |speed_control|Add1~0              ; |speed_control|Add1~0              ; out0             ;
; |speed_control|Add1~1              ; |speed_control|Add1~1              ; out0             ;
; |speed_control|Add1~2              ; |speed_control|Add1~2              ; out0             ;
; |speed_control|Add1~3              ; |speed_control|Add1~3              ; out0             ;
; |speed_control|Add1~4              ; |speed_control|Add1~4              ; out0             ;
+------------------------------------+------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                     ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |speed_control|clk_div_out~0        ; |speed_control|clk_div_out~0        ; out              ;
; |speed_control|clk_div_out~1        ; |speed_control|clk_div_out~1        ; out              ;
; |speed_control|clk_div_out~2        ; |speed_control|clk_div_out~2        ; out              ;
; |speed_control|clk_div_out~3        ; |speed_control|clk_div_out~3        ; out              ;
; |speed_control|clk_div_out~4        ; |speed_control|clk_div_out~4        ; out              ;
; |speed_control|clk_div_out~5        ; |speed_control|clk_div_out~5        ; out              ;
; |speed_control|clk_div_out~6        ; |speed_control|clk_div_out~6        ; out              ;
; |speed_control|clk_div_out~7        ; |speed_control|clk_div_out~7        ; out              ;
; |speed_control|clk_div_out~8        ; |speed_control|clk_div_out~8        ; out              ;
; |speed_control|clk_div_out~9        ; |speed_control|clk_div_out~9        ; out              ;
; |speed_control|clk_div_out~10       ; |speed_control|clk_div_out~10       ; out              ;
; |speed_control|clk_div_out~11       ; |speed_control|clk_div_out~11       ; out              ;
; |speed_control|clk_div_out~12       ; |speed_control|clk_div_out~12       ; out              ;
; |speed_control|clk_div_out~13       ; |speed_control|clk_div_out~13       ; out              ;
; |speed_control|clk_div_out~14       ; |speed_control|clk_div_out~14       ; out              ;
; |speed_control|clk_div_out~15       ; |speed_control|clk_div_out~15       ; out              ;
; |speed_control|clk_div_out~16       ; |speed_control|clk_div_out~16       ; out              ;
; |speed_control|clk_div_out~17       ; |speed_control|clk_div_out~17       ; out              ;
; |speed_control|clk_div_out~18       ; |speed_control|clk_div_out~18       ; out              ;
; |speed_control|clk_div_out~19       ; |speed_control|clk_div_out~19       ; out              ;
; |speed_control|clk_div_out~20       ; |speed_control|clk_div_out~20       ; out              ;
; |speed_control|clk_div_out~21       ; |speed_control|clk_div_out~21       ; out              ;
; |speed_control|clk_div_out~22       ; |speed_control|clk_div_out~22       ; out              ;
; |speed_control|clk_div_out~23       ; |speed_control|clk_div_out~23       ; out              ;
; |speed_control|clk_div_out~24       ; |speed_control|clk_div_out~24       ; out              ;
; |speed_control|clk_div_out~25       ; |speed_control|clk_div_out~25       ; out              ;
; |speed_control|clk_div_out~26       ; |speed_control|clk_div_out~26       ; out              ;
; |speed_control|clk_div_out~27       ; |speed_control|clk_div_out~27       ; out              ;
; |speed_control|clk_div_out~32       ; |speed_control|clk_div_out~32       ; out              ;
; |speed_control|clk_div_out~33       ; |speed_control|clk_div_out~33       ; out              ;
; |speed_control|clk_div_out~34       ; |speed_control|clk_div_out~34       ; out              ;
; |speed_control|clk_div_out~35       ; |speed_control|clk_div_out~35       ; out              ;
; |speed_control|clk_div_out~36       ; |speed_control|clk_div_out~36       ; out              ;
; |speed_control|clk_div_out~37       ; |speed_control|clk_div_out~37       ; out              ;
; |speed_control|clk_div_out~38       ; |speed_control|clk_div_out~38       ; out              ;
; |speed_control|clk_div_out~39       ; |speed_control|clk_div_out~39       ; out              ;
; |speed_control|clk_div_out~40       ; |speed_control|clk_div_out~40       ; out              ;
; |speed_control|clk_div_out~41       ; |speed_control|clk_div_out~41       ; out              ;
; |speed_control|clk_div_out~42       ; |speed_control|clk_div_out~42       ; out              ;
; |speed_control|clk_div_out~43       ; |speed_control|clk_div_out~43       ; out              ;
; |speed_control|clk_div_out~44       ; |speed_control|clk_div_out~44       ; out              ;
; |speed_control|clk_div_out~45       ; |speed_control|clk_div_out~45       ; out              ;
; |speed_control|clk_div_out~46       ; |speed_control|clk_div_out~46       ; out              ;
; |speed_control|clk_div_out~47       ; |speed_control|clk_div_out~47       ; out              ;
; |speed_control|clk_div_out~48       ; |speed_control|clk_div_out~48       ; out              ;
; |speed_control|clk_div_out~49       ; |speed_control|clk_div_out~49       ; out              ;
; |speed_control|clk_div_out~50       ; |speed_control|clk_div_out~50       ; out              ;
; |speed_control|clk_div_out~51       ; |speed_control|clk_div_out~51       ; out              ;
; |speed_control|clk_div_out~52       ; |speed_control|clk_div_out~52       ; out              ;
; |speed_control|clk_div_out~53       ; |speed_control|clk_div_out~53       ; out              ;
; |speed_control|clk_div_out~54       ; |speed_control|clk_div_out~54       ; out              ;
; |speed_control|clk_div_out~55       ; |speed_control|clk_div_out~55       ; out              ;
; |speed_control|clk_div_out~56       ; |speed_control|clk_div_out~56       ; out              ;
; |speed_control|clk_div_out~57       ; |speed_control|clk_div_out~57       ; out              ;
; |speed_control|clk_div_out~58       ; |speed_control|clk_div_out~58       ; out              ;
; |speed_control|clk_div_out~59       ; |speed_control|clk_div_out~59       ; out              ;
; |speed_control|clk_div_out~64       ; |speed_control|clk_div_out~64       ; out              ;
; |speed_control|clk_div_out~65       ; |speed_control|clk_div_out~65       ; out              ;
; |speed_control|clk_div_out~66       ; |speed_control|clk_div_out~66       ; out              ;
; |speed_control|clk_div_out~67       ; |speed_control|clk_div_out~67       ; out              ;
; |speed_control|clk_div_out~68       ; |speed_control|clk_div_out~68       ; out              ;
; |speed_control|clk_div_out~69       ; |speed_control|clk_div_out~69       ; out              ;
; |speed_control|clk_div_out~70       ; |speed_control|clk_div_out~70       ; out              ;
; |speed_control|clk_div_out~71       ; |speed_control|clk_div_out~71       ; out              ;
; |speed_control|clk_div_out~72       ; |speed_control|clk_div_out~72       ; out              ;
; |speed_control|clk_div_out~73       ; |speed_control|clk_div_out~73       ; out              ;
; |speed_control|clk_div_out~74       ; |speed_control|clk_div_out~74       ; out              ;
; |speed_control|clk_div_out~75       ; |speed_control|clk_div_out~75       ; out              ;
; |speed_control|clk_div_out~76       ; |speed_control|clk_div_out~76       ; out              ;
; |speed_control|clk_div_out~77       ; |speed_control|clk_div_out~77       ; out              ;
; |speed_control|clk_div_out~78       ; |speed_control|clk_div_out~78       ; out              ;
; |speed_control|clk_div_out~79       ; |speed_control|clk_div_out~79       ; out              ;
; |speed_control|clk_div_out~80       ; |speed_control|clk_div_out~80       ; out              ;
; |speed_control|clk_div_out~81       ; |speed_control|clk_div_out~81       ; out              ;
; |speed_control|clk_div_out~82       ; |speed_control|clk_div_out~82       ; out              ;
; |speed_control|clk_div_out~83       ; |speed_control|clk_div_out~83       ; out              ;
; |speed_control|clk_div_out~84       ; |speed_control|clk_div_out~84       ; out              ;
; |speed_control|clk_div_out~85       ; |speed_control|clk_div_out~85       ; out              ;
; |speed_control|clk_div_out~86       ; |speed_control|clk_div_out~86       ; out              ;
; |speed_control|clk_div_out~87       ; |speed_control|clk_div_out~87       ; out              ;
; |speed_control|clk_div_out~88       ; |speed_control|clk_div_out~88       ; out              ;
; |speed_control|clk_div_out~89       ; |speed_control|clk_div_out~89       ; out              ;
; |speed_control|clk_div_out~90       ; |speed_control|clk_div_out~90       ; out              ;
; |speed_control|clk_div_out~91       ; |speed_control|clk_div_out~91       ; out              ;
; |speed_control|clk_div_out[4]~reg0  ; |speed_control|clk_div_out[4]~reg0  ; regout           ;
; |speed_control|clk_div_out[5]~reg0  ; |speed_control|clk_div_out[5]~reg0  ; regout           ;
; |speed_control|clk_div_out[6]~reg0  ; |speed_control|clk_div_out[6]~reg0  ; regout           ;
; |speed_control|clk_div_out[7]~reg0  ; |speed_control|clk_div_out[7]~reg0  ; regout           ;
; |speed_control|clk_div_out[8]~reg0  ; |speed_control|clk_div_out[8]~reg0  ; regout           ;
; |speed_control|clk_div_out[9]~reg0  ; |speed_control|clk_div_out[9]~reg0  ; regout           ;
; |speed_control|clk_div_out[10]~reg0 ; |speed_control|clk_div_out[10]~reg0 ; regout           ;
; |speed_control|clk_div_out[11]~reg0 ; |speed_control|clk_div_out[11]~reg0 ; regout           ;
; |speed_control|clk_div_out[12]~reg0 ; |speed_control|clk_div_out[12]~reg0 ; regout           ;
; |speed_control|clk_div_out[13]~reg0 ; |speed_control|clk_div_out[13]~reg0 ; regout           ;
; |speed_control|clk_div_out[14]~reg0 ; |speed_control|clk_div_out[14]~reg0 ; regout           ;
; |speed_control|clk_div_out[15]~reg0 ; |speed_control|clk_div_out[15]~reg0 ; regout           ;
; |speed_control|clk_div_out[16]~reg0 ; |speed_control|clk_div_out[16]~reg0 ; regout           ;
; |speed_control|clk_div_out[17]~reg0 ; |speed_control|clk_div_out[17]~reg0 ; regout           ;
; |speed_control|clk_div_out[18]~reg0 ; |speed_control|clk_div_out[18]~reg0 ; regout           ;
; |speed_control|clk_div_out[19]~reg0 ; |speed_control|clk_div_out[19]~reg0 ; regout           ;
; |speed_control|clk_div_out[20]~reg0 ; |speed_control|clk_div_out[20]~reg0 ; regout           ;
; |speed_control|clk_div_out[21]~reg0 ; |speed_control|clk_div_out[21]~reg0 ; regout           ;
; |speed_control|clk_div_out[22]~reg0 ; |speed_control|clk_div_out[22]~reg0 ; regout           ;
; |speed_control|clk_div_out[23]~reg0 ; |speed_control|clk_div_out[23]~reg0 ; regout           ;
; |speed_control|clk_div_out[24]~reg0 ; |speed_control|clk_div_out[24]~reg0 ; regout           ;
; |speed_control|clk_div_out[25]~reg0 ; |speed_control|clk_div_out[25]~reg0 ; regout           ;
; |speed_control|clk_div_out[26]~reg0 ; |speed_control|clk_div_out[26]~reg0 ; regout           ;
; |speed_control|clk_div_out[27]~reg0 ; |speed_control|clk_div_out[27]~reg0 ; regout           ;
; |speed_control|clk_div_out[28]~reg0 ; |speed_control|clk_div_out[28]~reg0 ; regout           ;
; |speed_control|clk_div_out[29]~reg0 ; |speed_control|clk_div_out[29]~reg0 ; regout           ;
; |speed_control|clk_div_out[30]~reg0 ; |speed_control|clk_div_out[30]~reg0 ; regout           ;
; |speed_control|clk_div_out[31]~reg0 ; |speed_control|clk_div_out[31]~reg0 ; regout           ;
; |speed_control|speed_down_event     ; |speed_control|speed_down_event     ; out              ;
; |speed_control|clk_div_out[4]       ; |speed_control|clk_div_out[4]       ; pin_out          ;
; |speed_control|clk_div_out[5]       ; |speed_control|clk_div_out[5]       ; pin_out          ;
; |speed_control|clk_div_out[6]       ; |speed_control|clk_div_out[6]       ; pin_out          ;
; |speed_control|clk_div_out[7]       ; |speed_control|clk_div_out[7]       ; pin_out          ;
; |speed_control|clk_div_out[8]       ; |speed_control|clk_div_out[8]       ; pin_out          ;
; |speed_control|clk_div_out[9]       ; |speed_control|clk_div_out[9]       ; pin_out          ;
; |speed_control|clk_div_out[10]      ; |speed_control|clk_div_out[10]      ; pin_out          ;
; |speed_control|clk_div_out[11]      ; |speed_control|clk_div_out[11]      ; pin_out          ;
; |speed_control|clk_div_out[12]      ; |speed_control|clk_div_out[12]      ; pin_out          ;
; |speed_control|clk_div_out[13]      ; |speed_control|clk_div_out[13]      ; pin_out          ;
; |speed_control|clk_div_out[14]      ; |speed_control|clk_div_out[14]      ; pin_out          ;
; |speed_control|clk_div_out[15]      ; |speed_control|clk_div_out[15]      ; pin_out          ;
; |speed_control|clk_div_out[16]      ; |speed_control|clk_div_out[16]      ; pin_out          ;
; |speed_control|clk_div_out[17]      ; |speed_control|clk_div_out[17]      ; pin_out          ;
; |speed_control|clk_div_out[18]      ; |speed_control|clk_div_out[18]      ; pin_out          ;
; |speed_control|clk_div_out[19]      ; |speed_control|clk_div_out[19]      ; pin_out          ;
; |speed_control|clk_div_out[20]      ; |speed_control|clk_div_out[20]      ; pin_out          ;
; |speed_control|clk_div_out[21]      ; |speed_control|clk_div_out[21]      ; pin_out          ;
; |speed_control|clk_div_out[22]      ; |speed_control|clk_div_out[22]      ; pin_out          ;
; |speed_control|clk_div_out[23]      ; |speed_control|clk_div_out[23]      ; pin_out          ;
; |speed_control|clk_div_out[24]      ; |speed_control|clk_div_out[24]      ; pin_out          ;
; |speed_control|clk_div_out[25]      ; |speed_control|clk_div_out[25]      ; pin_out          ;
; |speed_control|clk_div_out[26]      ; |speed_control|clk_div_out[26]      ; pin_out          ;
; |speed_control|clk_div_out[27]      ; |speed_control|clk_div_out[27]      ; pin_out          ;
; |speed_control|clk_div_out[28]      ; |speed_control|clk_div_out[28]      ; pin_out          ;
; |speed_control|clk_div_out[29]      ; |speed_control|clk_div_out[29]      ; pin_out          ;
; |speed_control|clk_div_out[30]      ; |speed_control|clk_div_out[30]      ; pin_out          ;
; |speed_control|clk_div_out[31]      ; |speed_control|clk_div_out[31]      ; pin_out          ;
; |speed_control|Add0~7               ; |speed_control|Add0~7               ; out0             ;
; |speed_control|Add0~9               ; |speed_control|Add0~9               ; out0             ;
; |speed_control|Add0~10              ; |speed_control|Add0~10              ; out0             ;
; |speed_control|Add0~11              ; |speed_control|Add0~11              ; out0             ;
; |speed_control|Add0~12              ; |speed_control|Add0~12              ; out0             ;
; |speed_control|Add0~13              ; |speed_control|Add0~13              ; out0             ;
; |speed_control|Add0~14              ; |speed_control|Add0~14              ; out0             ;
; |speed_control|Add0~15              ; |speed_control|Add0~15              ; out0             ;
; |speed_control|Add0~16              ; |speed_control|Add0~16              ; out0             ;
; |speed_control|Add0~17              ; |speed_control|Add0~17              ; out0             ;
; |speed_control|Add0~18              ; |speed_control|Add0~18              ; out0             ;
; |speed_control|Add0~19              ; |speed_control|Add0~19              ; out0             ;
; |speed_control|Add0~20              ; |speed_control|Add0~20              ; out0             ;
; |speed_control|Add0~21              ; |speed_control|Add0~21              ; out0             ;
; |speed_control|Add0~22              ; |speed_control|Add0~22              ; out0             ;
; |speed_control|Add0~23              ; |speed_control|Add0~23              ; out0             ;
; |speed_control|Add0~24              ; |speed_control|Add0~24              ; out0             ;
; |speed_control|Add0~25              ; |speed_control|Add0~25              ; out0             ;
; |speed_control|Add0~26              ; |speed_control|Add0~26              ; out0             ;
; |speed_control|Add0~27              ; |speed_control|Add0~27              ; out0             ;
; |speed_control|Add0~28              ; |speed_control|Add0~28              ; out0             ;
; |speed_control|Add0~29              ; |speed_control|Add0~29              ; out0             ;
; |speed_control|Add0~30              ; |speed_control|Add0~30              ; out0             ;
; |speed_control|Add0~31              ; |speed_control|Add0~31              ; out0             ;
; |speed_control|Add0~32              ; |speed_control|Add0~32              ; out0             ;
; |speed_control|Add0~33              ; |speed_control|Add0~33              ; out0             ;
; |speed_control|Add0~34              ; |speed_control|Add0~34              ; out0             ;
; |speed_control|Add0~35              ; |speed_control|Add0~35              ; out0             ;
; |speed_control|Add0~36              ; |speed_control|Add0~36              ; out0             ;
; |speed_control|Add0~37              ; |speed_control|Add0~37              ; out0             ;
; |speed_control|Add0~38              ; |speed_control|Add0~38              ; out0             ;
; |speed_control|Add0~39              ; |speed_control|Add0~39              ; out0             ;
; |speed_control|Add0~40              ; |speed_control|Add0~40              ; out0             ;
; |speed_control|Add0~41              ; |speed_control|Add0~41              ; out0             ;
; |speed_control|Add0~42              ; |speed_control|Add0~42              ; out0             ;
; |speed_control|Add0~43              ; |speed_control|Add0~43              ; out0             ;
; |speed_control|Add0~44              ; |speed_control|Add0~44              ; out0             ;
; |speed_control|Add0~45              ; |speed_control|Add0~45              ; out0             ;
; |speed_control|Add0~46              ; |speed_control|Add0~46              ; out0             ;
; |speed_control|Add0~47              ; |speed_control|Add0~47              ; out0             ;
; |speed_control|Add0~48              ; |speed_control|Add0~48              ; out0             ;
; |speed_control|Add0~49              ; |speed_control|Add0~49              ; out0             ;
; |speed_control|Add0~50              ; |speed_control|Add0~50              ; out0             ;
; |speed_control|Add0~51              ; |speed_control|Add0~51              ; out0             ;
; |speed_control|Add0~52              ; |speed_control|Add0~52              ; out0             ;
; |speed_control|Add0~53              ; |speed_control|Add0~53              ; out0             ;
; |speed_control|Add0~54              ; |speed_control|Add0~54              ; out0             ;
; |speed_control|Add0~55              ; |speed_control|Add0~55              ; out0             ;
; |speed_control|Add0~56              ; |speed_control|Add0~56              ; out0             ;
; |speed_control|Add0~57              ; |speed_control|Add0~57              ; out0             ;
; |speed_control|Add0~58              ; |speed_control|Add0~58              ; out0             ;
; |speed_control|Add0~59              ; |speed_control|Add0~59              ; out0             ;
; |speed_control|Add0~60              ; |speed_control|Add0~60              ; out0             ;
; |speed_control|Add0~61              ; |speed_control|Add0~61              ; out0             ;
; |speed_control|Add0~62              ; |speed_control|Add0~62              ; out0             ;
; |speed_control|Add0~63              ; |speed_control|Add0~63              ; out0             ;
; |speed_control|Add0~64              ; |speed_control|Add0~64              ; out0             ;
; |speed_control|Add0~65              ; |speed_control|Add0~65              ; out0             ;
; |speed_control|Add0~66              ; |speed_control|Add0~66              ; out0             ;
; |speed_control|Add0~67              ; |speed_control|Add0~67              ; out0             ;
; |speed_control|Add0~68              ; |speed_control|Add0~68              ; out0             ;
; |speed_control|Add0~69              ; |speed_control|Add0~69              ; out0             ;
; |speed_control|Add0~70              ; |speed_control|Add0~70              ; out0             ;
; |speed_control|Add0~71              ; |speed_control|Add0~71              ; out0             ;
; |speed_control|Add0~72              ; |speed_control|Add0~72              ; out0             ;
; |speed_control|Add0~73              ; |speed_control|Add0~73              ; out0             ;
; |speed_control|Add0~74              ; |speed_control|Add0~74              ; out0             ;
; |speed_control|Add0~75              ; |speed_control|Add0~75              ; out0             ;
; |speed_control|Add0~76              ; |speed_control|Add0~76              ; out0             ;
; |speed_control|Add0~77              ; |speed_control|Add0~77              ; out0             ;
; |speed_control|Add0~78              ; |speed_control|Add0~78              ; out0             ;
; |speed_control|Add0~79              ; |speed_control|Add0~79              ; out0             ;
; |speed_control|Add0~80              ; |speed_control|Add0~80              ; out0             ;
; |speed_control|Add0~81              ; |speed_control|Add0~81              ; out0             ;
; |speed_control|Add0~82              ; |speed_control|Add0~82              ; out0             ;
; |speed_control|Add0~83              ; |speed_control|Add0~83              ; out0             ;
; |speed_control|Add0~84              ; |speed_control|Add0~84              ; out0             ;
; |speed_control|Add0~85              ; |speed_control|Add0~85              ; out0             ;
; |speed_control|Add0~86              ; |speed_control|Add0~86              ; out0             ;
; |speed_control|Add0~87              ; |speed_control|Add0~87              ; out0             ;
; |speed_control|Add0~88              ; |speed_control|Add0~88              ; out0             ;
; |speed_control|Add0~89              ; |speed_control|Add0~89              ; out0             ;
; |speed_control|Add0~90              ; |speed_control|Add0~90              ; out0             ;
; |speed_control|Add1~5               ; |speed_control|Add1~5               ; out0             ;
; |speed_control|Add1~6               ; |speed_control|Add1~6               ; out0             ;
; |speed_control|Add1~7               ; |speed_control|Add1~7               ; out0             ;
; |speed_control|Add1~8               ; |speed_control|Add1~8               ; out0             ;
; |speed_control|Add1~9               ; |speed_control|Add1~9               ; out0             ;
; |speed_control|Add1~10              ; |speed_control|Add1~10              ; out0             ;
; |speed_control|Add1~11              ; |speed_control|Add1~11              ; out0             ;
; |speed_control|Add1~12              ; |speed_control|Add1~12              ; out0             ;
; |speed_control|Add1~13              ; |speed_control|Add1~13              ; out0             ;
; |speed_control|Add1~14              ; |speed_control|Add1~14              ; out0             ;
; |speed_control|Add1~15              ; |speed_control|Add1~15              ; out0             ;
; |speed_control|Add1~16              ; |speed_control|Add1~16              ; out0             ;
; |speed_control|Add1~17              ; |speed_control|Add1~17              ; out0             ;
; |speed_control|Add1~18              ; |speed_control|Add1~18              ; out0             ;
; |speed_control|Add1~19              ; |speed_control|Add1~19              ; out0             ;
; |speed_control|Add1~20              ; |speed_control|Add1~20              ; out0             ;
; |speed_control|Add1~21              ; |speed_control|Add1~21              ; out0             ;
; |speed_control|Add1~22              ; |speed_control|Add1~22              ; out0             ;
; |speed_control|Add1~23              ; |speed_control|Add1~23              ; out0             ;
; |speed_control|Add1~24              ; |speed_control|Add1~24              ; out0             ;
; |speed_control|Add1~25              ; |speed_control|Add1~25              ; out0             ;
; |speed_control|Add1~26              ; |speed_control|Add1~26              ; out0             ;
; |speed_control|Add1~27              ; |speed_control|Add1~27              ; out0             ;
; |speed_control|Add1~28              ; |speed_control|Add1~28              ; out0             ;
; |speed_control|Add1~29              ; |speed_control|Add1~29              ; out0             ;
; |speed_control|Add1~30              ; |speed_control|Add1~30              ; out0             ;
; |speed_control|Add1~31              ; |speed_control|Add1~31              ; out0             ;
; |speed_control|Add1~32              ; |speed_control|Add1~32              ; out0             ;
; |speed_control|Add1~33              ; |speed_control|Add1~33              ; out0             ;
; |speed_control|Add1~34              ; |speed_control|Add1~34              ; out0             ;
; |speed_control|Add1~35              ; |speed_control|Add1~35              ; out0             ;
; |speed_control|Add1~36              ; |speed_control|Add1~36              ; out0             ;
; |speed_control|Add1~37              ; |speed_control|Add1~37              ; out0             ;
; |speed_control|Add1~38              ; |speed_control|Add1~38              ; out0             ;
; |speed_control|Add1~39              ; |speed_control|Add1~39              ; out0             ;
; |speed_control|Add1~40              ; |speed_control|Add1~40              ; out0             ;
; |speed_control|Add1~41              ; |speed_control|Add1~41              ; out0             ;
; |speed_control|Add1~42              ; |speed_control|Add1~42              ; out0             ;
; |speed_control|Add1~43              ; |speed_control|Add1~43              ; out0             ;
; |speed_control|Add1~44              ; |speed_control|Add1~44              ; out0             ;
; |speed_control|Add1~45              ; |speed_control|Add1~45              ; out0             ;
; |speed_control|Add1~46              ; |speed_control|Add1~46              ; out0             ;
; |speed_control|Add1~47              ; |speed_control|Add1~47              ; out0             ;
; |speed_control|Add1~48              ; |speed_control|Add1~48              ; out0             ;
; |speed_control|Add1~49              ; |speed_control|Add1~49              ; out0             ;
; |speed_control|Add1~50              ; |speed_control|Add1~50              ; out0             ;
; |speed_control|Add1~51              ; |speed_control|Add1~51              ; out0             ;
; |speed_control|Add1~52              ; |speed_control|Add1~52              ; out0             ;
; |speed_control|Add1~53              ; |speed_control|Add1~53              ; out0             ;
; |speed_control|Add1~54              ; |speed_control|Add1~54              ; out0             ;
; |speed_control|Add1~55              ; |speed_control|Add1~55              ; out0             ;
; |speed_control|Add1~56              ; |speed_control|Add1~56              ; out0             ;
; |speed_control|Add1~57              ; |speed_control|Add1~57              ; out0             ;
; |speed_control|Add1~58              ; |speed_control|Add1~58              ; out0             ;
; |speed_control|Add1~59              ; |speed_control|Add1~59              ; out0             ;
; |speed_control|Add1~60              ; |speed_control|Add1~60              ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                     ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |speed_control|clk_div_out~0        ; |speed_control|clk_div_out~0        ; out              ;
; |speed_control|clk_div_out~1        ; |speed_control|clk_div_out~1        ; out              ;
; |speed_control|clk_div_out~2        ; |speed_control|clk_div_out~2        ; out              ;
; |speed_control|clk_div_out~3        ; |speed_control|clk_div_out~3        ; out              ;
; |speed_control|clk_div_out~4        ; |speed_control|clk_div_out~4        ; out              ;
; |speed_control|clk_div_out~5        ; |speed_control|clk_div_out~5        ; out              ;
; |speed_control|clk_div_out~6        ; |speed_control|clk_div_out~6        ; out              ;
; |speed_control|clk_div_out~7        ; |speed_control|clk_div_out~7        ; out              ;
; |speed_control|clk_div_out~8        ; |speed_control|clk_div_out~8        ; out              ;
; |speed_control|clk_div_out~9        ; |speed_control|clk_div_out~9        ; out              ;
; |speed_control|clk_div_out~10       ; |speed_control|clk_div_out~10       ; out              ;
; |speed_control|clk_div_out~11       ; |speed_control|clk_div_out~11       ; out              ;
; |speed_control|clk_div_out~12       ; |speed_control|clk_div_out~12       ; out              ;
; |speed_control|clk_div_out~13       ; |speed_control|clk_div_out~13       ; out              ;
; |speed_control|clk_div_out~14       ; |speed_control|clk_div_out~14       ; out              ;
; |speed_control|clk_div_out~15       ; |speed_control|clk_div_out~15       ; out              ;
; |speed_control|clk_div_out~16       ; |speed_control|clk_div_out~16       ; out              ;
; |speed_control|clk_div_out~17       ; |speed_control|clk_div_out~17       ; out              ;
; |speed_control|clk_div_out~18       ; |speed_control|clk_div_out~18       ; out              ;
; |speed_control|clk_div_out~19       ; |speed_control|clk_div_out~19       ; out              ;
; |speed_control|clk_div_out~20       ; |speed_control|clk_div_out~20       ; out              ;
; |speed_control|clk_div_out~21       ; |speed_control|clk_div_out~21       ; out              ;
; |speed_control|clk_div_out~22       ; |speed_control|clk_div_out~22       ; out              ;
; |speed_control|clk_div_out~23       ; |speed_control|clk_div_out~23       ; out              ;
; |speed_control|clk_div_out~24       ; |speed_control|clk_div_out~24       ; out              ;
; |speed_control|clk_div_out~25       ; |speed_control|clk_div_out~25       ; out              ;
; |speed_control|clk_div_out~26       ; |speed_control|clk_div_out~26       ; out              ;
; |speed_control|clk_div_out~27       ; |speed_control|clk_div_out~27       ; out              ;
; |speed_control|clk_div_out~32       ; |speed_control|clk_div_out~32       ; out              ;
; |speed_control|clk_div_out~33       ; |speed_control|clk_div_out~33       ; out              ;
; |speed_control|clk_div_out~34       ; |speed_control|clk_div_out~34       ; out              ;
; |speed_control|clk_div_out~35       ; |speed_control|clk_div_out~35       ; out              ;
; |speed_control|clk_div_out~36       ; |speed_control|clk_div_out~36       ; out              ;
; |speed_control|clk_div_out~37       ; |speed_control|clk_div_out~37       ; out              ;
; |speed_control|clk_div_out~38       ; |speed_control|clk_div_out~38       ; out              ;
; |speed_control|clk_div_out~39       ; |speed_control|clk_div_out~39       ; out              ;
; |speed_control|clk_div_out~40       ; |speed_control|clk_div_out~40       ; out              ;
; |speed_control|clk_div_out~41       ; |speed_control|clk_div_out~41       ; out              ;
; |speed_control|clk_div_out~42       ; |speed_control|clk_div_out~42       ; out              ;
; |speed_control|clk_div_out~43       ; |speed_control|clk_div_out~43       ; out              ;
; |speed_control|clk_div_out~44       ; |speed_control|clk_div_out~44       ; out              ;
; |speed_control|clk_div_out~45       ; |speed_control|clk_div_out~45       ; out              ;
; |speed_control|clk_div_out~46       ; |speed_control|clk_div_out~46       ; out              ;
; |speed_control|clk_div_out~47       ; |speed_control|clk_div_out~47       ; out              ;
; |speed_control|clk_div_out~48       ; |speed_control|clk_div_out~48       ; out              ;
; |speed_control|clk_div_out~49       ; |speed_control|clk_div_out~49       ; out              ;
; |speed_control|clk_div_out~50       ; |speed_control|clk_div_out~50       ; out              ;
; |speed_control|clk_div_out~51       ; |speed_control|clk_div_out~51       ; out              ;
; |speed_control|clk_div_out~52       ; |speed_control|clk_div_out~52       ; out              ;
; |speed_control|clk_div_out~53       ; |speed_control|clk_div_out~53       ; out              ;
; |speed_control|clk_div_out~54       ; |speed_control|clk_div_out~54       ; out              ;
; |speed_control|clk_div_out~55       ; |speed_control|clk_div_out~55       ; out              ;
; |speed_control|clk_div_out~56       ; |speed_control|clk_div_out~56       ; out              ;
; |speed_control|clk_div_out~57       ; |speed_control|clk_div_out~57       ; out              ;
; |speed_control|clk_div_out~58       ; |speed_control|clk_div_out~58       ; out              ;
; |speed_control|clk_div_out~59       ; |speed_control|clk_div_out~59       ; out              ;
; |speed_control|clk_div_out~64       ; |speed_control|clk_div_out~64       ; out              ;
; |speed_control|clk_div_out~65       ; |speed_control|clk_div_out~65       ; out              ;
; |speed_control|clk_div_out~66       ; |speed_control|clk_div_out~66       ; out              ;
; |speed_control|clk_div_out~67       ; |speed_control|clk_div_out~67       ; out              ;
; |speed_control|clk_div_out~68       ; |speed_control|clk_div_out~68       ; out              ;
; |speed_control|clk_div_out~69       ; |speed_control|clk_div_out~69       ; out              ;
; |speed_control|clk_div_out~70       ; |speed_control|clk_div_out~70       ; out              ;
; |speed_control|clk_div_out~71       ; |speed_control|clk_div_out~71       ; out              ;
; |speed_control|clk_div_out~72       ; |speed_control|clk_div_out~72       ; out              ;
; |speed_control|clk_div_out~73       ; |speed_control|clk_div_out~73       ; out              ;
; |speed_control|clk_div_out~74       ; |speed_control|clk_div_out~74       ; out              ;
; |speed_control|clk_div_out~75       ; |speed_control|clk_div_out~75       ; out              ;
; |speed_control|clk_div_out~76       ; |speed_control|clk_div_out~76       ; out              ;
; |speed_control|clk_div_out~77       ; |speed_control|clk_div_out~77       ; out              ;
; |speed_control|clk_div_out~78       ; |speed_control|clk_div_out~78       ; out              ;
; |speed_control|clk_div_out~79       ; |speed_control|clk_div_out~79       ; out              ;
; |speed_control|clk_div_out~80       ; |speed_control|clk_div_out~80       ; out              ;
; |speed_control|clk_div_out~81       ; |speed_control|clk_div_out~81       ; out              ;
; |speed_control|clk_div_out~82       ; |speed_control|clk_div_out~82       ; out              ;
; |speed_control|clk_div_out~83       ; |speed_control|clk_div_out~83       ; out              ;
; |speed_control|clk_div_out~84       ; |speed_control|clk_div_out~84       ; out              ;
; |speed_control|clk_div_out~85       ; |speed_control|clk_div_out~85       ; out              ;
; |speed_control|clk_div_out~86       ; |speed_control|clk_div_out~86       ; out              ;
; |speed_control|clk_div_out~87       ; |speed_control|clk_div_out~87       ; out              ;
; |speed_control|clk_div_out~88       ; |speed_control|clk_div_out~88       ; out              ;
; |speed_control|clk_div_out~89       ; |speed_control|clk_div_out~89       ; out              ;
; |speed_control|clk_div_out~90       ; |speed_control|clk_div_out~90       ; out              ;
; |speed_control|clk_div_out~91       ; |speed_control|clk_div_out~91       ; out              ;
; |speed_control|clk_div_out[4]~reg0  ; |speed_control|clk_div_out[4]~reg0  ; regout           ;
; |speed_control|clk_div_out[5]~reg0  ; |speed_control|clk_div_out[5]~reg0  ; regout           ;
; |speed_control|clk_div_out[6]~reg0  ; |speed_control|clk_div_out[6]~reg0  ; regout           ;
; |speed_control|clk_div_out[7]~reg0  ; |speed_control|clk_div_out[7]~reg0  ; regout           ;
; |speed_control|clk_div_out[8]~reg0  ; |speed_control|clk_div_out[8]~reg0  ; regout           ;
; |speed_control|clk_div_out[9]~reg0  ; |speed_control|clk_div_out[9]~reg0  ; regout           ;
; |speed_control|clk_div_out[10]~reg0 ; |speed_control|clk_div_out[10]~reg0 ; regout           ;
; |speed_control|clk_div_out[11]~reg0 ; |speed_control|clk_div_out[11]~reg0 ; regout           ;
; |speed_control|clk_div_out[12]~reg0 ; |speed_control|clk_div_out[12]~reg0 ; regout           ;
; |speed_control|clk_div_out[13]~reg0 ; |speed_control|clk_div_out[13]~reg0 ; regout           ;
; |speed_control|clk_div_out[14]~reg0 ; |speed_control|clk_div_out[14]~reg0 ; regout           ;
; |speed_control|clk_div_out[15]~reg0 ; |speed_control|clk_div_out[15]~reg0 ; regout           ;
; |speed_control|clk_div_out[16]~reg0 ; |speed_control|clk_div_out[16]~reg0 ; regout           ;
; |speed_control|clk_div_out[17]~reg0 ; |speed_control|clk_div_out[17]~reg0 ; regout           ;
; |speed_control|clk_div_out[18]~reg0 ; |speed_control|clk_div_out[18]~reg0 ; regout           ;
; |speed_control|clk_div_out[19]~reg0 ; |speed_control|clk_div_out[19]~reg0 ; regout           ;
; |speed_control|clk_div_out[20]~reg0 ; |speed_control|clk_div_out[20]~reg0 ; regout           ;
; |speed_control|clk_div_out[21]~reg0 ; |speed_control|clk_div_out[21]~reg0 ; regout           ;
; |speed_control|clk_div_out[22]~reg0 ; |speed_control|clk_div_out[22]~reg0 ; regout           ;
; |speed_control|clk_div_out[23]~reg0 ; |speed_control|clk_div_out[23]~reg0 ; regout           ;
; |speed_control|clk_div_out[24]~reg0 ; |speed_control|clk_div_out[24]~reg0 ; regout           ;
; |speed_control|clk_div_out[25]~reg0 ; |speed_control|clk_div_out[25]~reg0 ; regout           ;
; |speed_control|clk_div_out[26]~reg0 ; |speed_control|clk_div_out[26]~reg0 ; regout           ;
; |speed_control|clk_div_out[27]~reg0 ; |speed_control|clk_div_out[27]~reg0 ; regout           ;
; |speed_control|clk_div_out[28]~reg0 ; |speed_control|clk_div_out[28]~reg0 ; regout           ;
; |speed_control|clk_div_out[29]~reg0 ; |speed_control|clk_div_out[29]~reg0 ; regout           ;
; |speed_control|clk_div_out[30]~reg0 ; |speed_control|clk_div_out[30]~reg0 ; regout           ;
; |speed_control|clk_div_out[31]~reg0 ; |speed_control|clk_div_out[31]~reg0 ; regout           ;
; |speed_control|clk_div_out[4]       ; |speed_control|clk_div_out[4]       ; pin_out          ;
; |speed_control|clk_div_out[5]       ; |speed_control|clk_div_out[5]       ; pin_out          ;
; |speed_control|clk_div_out[6]       ; |speed_control|clk_div_out[6]       ; pin_out          ;
; |speed_control|clk_div_out[7]       ; |speed_control|clk_div_out[7]       ; pin_out          ;
; |speed_control|clk_div_out[8]       ; |speed_control|clk_div_out[8]       ; pin_out          ;
; |speed_control|clk_div_out[9]       ; |speed_control|clk_div_out[9]       ; pin_out          ;
; |speed_control|clk_div_out[10]      ; |speed_control|clk_div_out[10]      ; pin_out          ;
; |speed_control|clk_div_out[11]      ; |speed_control|clk_div_out[11]      ; pin_out          ;
; |speed_control|clk_div_out[12]      ; |speed_control|clk_div_out[12]      ; pin_out          ;
; |speed_control|clk_div_out[13]      ; |speed_control|clk_div_out[13]      ; pin_out          ;
; |speed_control|clk_div_out[14]      ; |speed_control|clk_div_out[14]      ; pin_out          ;
; |speed_control|clk_div_out[15]      ; |speed_control|clk_div_out[15]      ; pin_out          ;
; |speed_control|clk_div_out[16]      ; |speed_control|clk_div_out[16]      ; pin_out          ;
; |speed_control|clk_div_out[17]      ; |speed_control|clk_div_out[17]      ; pin_out          ;
; |speed_control|clk_div_out[18]      ; |speed_control|clk_div_out[18]      ; pin_out          ;
; |speed_control|clk_div_out[19]      ; |speed_control|clk_div_out[19]      ; pin_out          ;
; |speed_control|clk_div_out[20]      ; |speed_control|clk_div_out[20]      ; pin_out          ;
; |speed_control|clk_div_out[21]      ; |speed_control|clk_div_out[21]      ; pin_out          ;
; |speed_control|clk_div_out[22]      ; |speed_control|clk_div_out[22]      ; pin_out          ;
; |speed_control|clk_div_out[23]      ; |speed_control|clk_div_out[23]      ; pin_out          ;
; |speed_control|clk_div_out[24]      ; |speed_control|clk_div_out[24]      ; pin_out          ;
; |speed_control|clk_div_out[25]      ; |speed_control|clk_div_out[25]      ; pin_out          ;
; |speed_control|clk_div_out[26]      ; |speed_control|clk_div_out[26]      ; pin_out          ;
; |speed_control|clk_div_out[27]      ; |speed_control|clk_div_out[27]      ; pin_out          ;
; |speed_control|clk_div_out[28]      ; |speed_control|clk_div_out[28]      ; pin_out          ;
; |speed_control|clk_div_out[29]      ; |speed_control|clk_div_out[29]      ; pin_out          ;
; |speed_control|clk_div_out[30]      ; |speed_control|clk_div_out[30]      ; pin_out          ;
; |speed_control|clk_div_out[31]      ; |speed_control|clk_div_out[31]      ; pin_out          ;
; |speed_control|Add0~7               ; |speed_control|Add0~7               ; out0             ;
; |speed_control|Add0~9               ; |speed_control|Add0~9               ; out0             ;
; |speed_control|Add0~10              ; |speed_control|Add0~10              ; out0             ;
; |speed_control|Add0~11              ; |speed_control|Add0~11              ; out0             ;
; |speed_control|Add0~12              ; |speed_control|Add0~12              ; out0             ;
; |speed_control|Add0~13              ; |speed_control|Add0~13              ; out0             ;
; |speed_control|Add0~14              ; |speed_control|Add0~14              ; out0             ;
; |speed_control|Add0~15              ; |speed_control|Add0~15              ; out0             ;
; |speed_control|Add0~16              ; |speed_control|Add0~16              ; out0             ;
; |speed_control|Add0~17              ; |speed_control|Add0~17              ; out0             ;
; |speed_control|Add0~18              ; |speed_control|Add0~18              ; out0             ;
; |speed_control|Add0~19              ; |speed_control|Add0~19              ; out0             ;
; |speed_control|Add0~20              ; |speed_control|Add0~20              ; out0             ;
; |speed_control|Add0~21              ; |speed_control|Add0~21              ; out0             ;
; |speed_control|Add0~22              ; |speed_control|Add0~22              ; out0             ;
; |speed_control|Add0~23              ; |speed_control|Add0~23              ; out0             ;
; |speed_control|Add0~24              ; |speed_control|Add0~24              ; out0             ;
; |speed_control|Add0~25              ; |speed_control|Add0~25              ; out0             ;
; |speed_control|Add0~26              ; |speed_control|Add0~26              ; out0             ;
; |speed_control|Add0~27              ; |speed_control|Add0~27              ; out0             ;
; |speed_control|Add0~28              ; |speed_control|Add0~28              ; out0             ;
; |speed_control|Add0~29              ; |speed_control|Add0~29              ; out0             ;
; |speed_control|Add0~30              ; |speed_control|Add0~30              ; out0             ;
; |speed_control|Add0~31              ; |speed_control|Add0~31              ; out0             ;
; |speed_control|Add0~32              ; |speed_control|Add0~32              ; out0             ;
; |speed_control|Add0~33              ; |speed_control|Add0~33              ; out0             ;
; |speed_control|Add0~34              ; |speed_control|Add0~34              ; out0             ;
; |speed_control|Add0~35              ; |speed_control|Add0~35              ; out0             ;
; |speed_control|Add0~36              ; |speed_control|Add0~36              ; out0             ;
; |speed_control|Add0~37              ; |speed_control|Add0~37              ; out0             ;
; |speed_control|Add0~38              ; |speed_control|Add0~38              ; out0             ;
; |speed_control|Add0~39              ; |speed_control|Add0~39              ; out0             ;
; |speed_control|Add0~40              ; |speed_control|Add0~40              ; out0             ;
; |speed_control|Add0~41              ; |speed_control|Add0~41              ; out0             ;
; |speed_control|Add0~42              ; |speed_control|Add0~42              ; out0             ;
; |speed_control|Add0~43              ; |speed_control|Add0~43              ; out0             ;
; |speed_control|Add0~44              ; |speed_control|Add0~44              ; out0             ;
; |speed_control|Add0~45              ; |speed_control|Add0~45              ; out0             ;
; |speed_control|Add0~46              ; |speed_control|Add0~46              ; out0             ;
; |speed_control|Add0~47              ; |speed_control|Add0~47              ; out0             ;
; |speed_control|Add0~48              ; |speed_control|Add0~48              ; out0             ;
; |speed_control|Add0~49              ; |speed_control|Add0~49              ; out0             ;
; |speed_control|Add0~50              ; |speed_control|Add0~50              ; out0             ;
; |speed_control|Add0~51              ; |speed_control|Add0~51              ; out0             ;
; |speed_control|Add0~52              ; |speed_control|Add0~52              ; out0             ;
; |speed_control|Add0~53              ; |speed_control|Add0~53              ; out0             ;
; |speed_control|Add0~54              ; |speed_control|Add0~54              ; out0             ;
; |speed_control|Add0~55              ; |speed_control|Add0~55              ; out0             ;
; |speed_control|Add0~56              ; |speed_control|Add0~56              ; out0             ;
; |speed_control|Add0~57              ; |speed_control|Add0~57              ; out0             ;
; |speed_control|Add0~58              ; |speed_control|Add0~58              ; out0             ;
; |speed_control|Add0~59              ; |speed_control|Add0~59              ; out0             ;
; |speed_control|Add0~60              ; |speed_control|Add0~60              ; out0             ;
; |speed_control|Add0~61              ; |speed_control|Add0~61              ; out0             ;
; |speed_control|Add0~62              ; |speed_control|Add0~62              ; out0             ;
; |speed_control|Add0~63              ; |speed_control|Add0~63              ; out0             ;
; |speed_control|Add0~64              ; |speed_control|Add0~64              ; out0             ;
; |speed_control|Add0~65              ; |speed_control|Add0~65              ; out0             ;
; |speed_control|Add0~66              ; |speed_control|Add0~66              ; out0             ;
; |speed_control|Add0~67              ; |speed_control|Add0~67              ; out0             ;
; |speed_control|Add0~68              ; |speed_control|Add0~68              ; out0             ;
; |speed_control|Add0~69              ; |speed_control|Add0~69              ; out0             ;
; |speed_control|Add0~70              ; |speed_control|Add0~70              ; out0             ;
; |speed_control|Add0~71              ; |speed_control|Add0~71              ; out0             ;
; |speed_control|Add0~72              ; |speed_control|Add0~72              ; out0             ;
; |speed_control|Add0~73              ; |speed_control|Add0~73              ; out0             ;
; |speed_control|Add0~74              ; |speed_control|Add0~74              ; out0             ;
; |speed_control|Add0~75              ; |speed_control|Add0~75              ; out0             ;
; |speed_control|Add0~76              ; |speed_control|Add0~76              ; out0             ;
; |speed_control|Add0~77              ; |speed_control|Add0~77              ; out0             ;
; |speed_control|Add0~78              ; |speed_control|Add0~78              ; out0             ;
; |speed_control|Add0~79              ; |speed_control|Add0~79              ; out0             ;
; |speed_control|Add0~80              ; |speed_control|Add0~80              ; out0             ;
; |speed_control|Add0~81              ; |speed_control|Add0~81              ; out0             ;
; |speed_control|Add0~82              ; |speed_control|Add0~82              ; out0             ;
; |speed_control|Add0~83              ; |speed_control|Add0~83              ; out0             ;
; |speed_control|Add0~84              ; |speed_control|Add0~84              ; out0             ;
; |speed_control|Add0~85              ; |speed_control|Add0~85              ; out0             ;
; |speed_control|Add0~86              ; |speed_control|Add0~86              ; out0             ;
; |speed_control|Add0~87              ; |speed_control|Add0~87              ; out0             ;
; |speed_control|Add0~88              ; |speed_control|Add0~88              ; out0             ;
; |speed_control|Add0~89              ; |speed_control|Add0~89              ; out0             ;
; |speed_control|Add0~90              ; |speed_control|Add0~90              ; out0             ;
; |speed_control|Add1~5               ; |speed_control|Add1~5               ; out0             ;
; |speed_control|Add1~6               ; |speed_control|Add1~6               ; out0             ;
; |speed_control|Add1~7               ; |speed_control|Add1~7               ; out0             ;
; |speed_control|Add1~8               ; |speed_control|Add1~8               ; out0             ;
; |speed_control|Add1~9               ; |speed_control|Add1~9               ; out0             ;
; |speed_control|Add1~10              ; |speed_control|Add1~10              ; out0             ;
; |speed_control|Add1~11              ; |speed_control|Add1~11              ; out0             ;
; |speed_control|Add1~12              ; |speed_control|Add1~12              ; out0             ;
; |speed_control|Add1~13              ; |speed_control|Add1~13              ; out0             ;
; |speed_control|Add1~14              ; |speed_control|Add1~14              ; out0             ;
; |speed_control|Add1~15              ; |speed_control|Add1~15              ; out0             ;
; |speed_control|Add1~16              ; |speed_control|Add1~16              ; out0             ;
; |speed_control|Add1~17              ; |speed_control|Add1~17              ; out0             ;
; |speed_control|Add1~18              ; |speed_control|Add1~18              ; out0             ;
; |speed_control|Add1~19              ; |speed_control|Add1~19              ; out0             ;
; |speed_control|Add1~20              ; |speed_control|Add1~20              ; out0             ;
; |speed_control|Add1~21              ; |speed_control|Add1~21              ; out0             ;
; |speed_control|Add1~22              ; |speed_control|Add1~22              ; out0             ;
; |speed_control|Add1~23              ; |speed_control|Add1~23              ; out0             ;
; |speed_control|Add1~24              ; |speed_control|Add1~24              ; out0             ;
; |speed_control|Add1~25              ; |speed_control|Add1~25              ; out0             ;
; |speed_control|Add1~26              ; |speed_control|Add1~26              ; out0             ;
; |speed_control|Add1~27              ; |speed_control|Add1~27              ; out0             ;
; |speed_control|Add1~28              ; |speed_control|Add1~28              ; out0             ;
; |speed_control|Add1~29              ; |speed_control|Add1~29              ; out0             ;
; |speed_control|Add1~30              ; |speed_control|Add1~30              ; out0             ;
; |speed_control|Add1~31              ; |speed_control|Add1~31              ; out0             ;
; |speed_control|Add1~32              ; |speed_control|Add1~32              ; out0             ;
; |speed_control|Add1~33              ; |speed_control|Add1~33              ; out0             ;
; |speed_control|Add1~34              ; |speed_control|Add1~34              ; out0             ;
; |speed_control|Add1~35              ; |speed_control|Add1~35              ; out0             ;
; |speed_control|Add1~36              ; |speed_control|Add1~36              ; out0             ;
; |speed_control|Add1~37              ; |speed_control|Add1~37              ; out0             ;
; |speed_control|Add1~38              ; |speed_control|Add1~38              ; out0             ;
; |speed_control|Add1~39              ; |speed_control|Add1~39              ; out0             ;
; |speed_control|Add1~40              ; |speed_control|Add1~40              ; out0             ;
; |speed_control|Add1~41              ; |speed_control|Add1~41              ; out0             ;
; |speed_control|Add1~42              ; |speed_control|Add1~42              ; out0             ;
; |speed_control|Add1~43              ; |speed_control|Add1~43              ; out0             ;
; |speed_control|Add1~44              ; |speed_control|Add1~44              ; out0             ;
; |speed_control|Add1~45              ; |speed_control|Add1~45              ; out0             ;
; |speed_control|Add1~46              ; |speed_control|Add1~46              ; out0             ;
; |speed_control|Add1~47              ; |speed_control|Add1~47              ; out0             ;
; |speed_control|Add1~48              ; |speed_control|Add1~48              ; out0             ;
; |speed_control|Add1~49              ; |speed_control|Add1~49              ; out0             ;
; |speed_control|Add1~50              ; |speed_control|Add1~50              ; out0             ;
; |speed_control|Add1~51              ; |speed_control|Add1~51              ; out0             ;
; |speed_control|Add1~52              ; |speed_control|Add1~52              ; out0             ;
; |speed_control|Add1~53              ; |speed_control|Add1~53              ; out0             ;
; |speed_control|Add1~54              ; |speed_control|Add1~54              ; out0             ;
; |speed_control|Add1~55              ; |speed_control|Add1~55              ; out0             ;
; |speed_control|Add1~56              ; |speed_control|Add1~56              ; out0             ;
; |speed_control|Add1~57              ; |speed_control|Add1~57              ; out0             ;
; |speed_control|Add1~58              ; |speed_control|Add1~58              ; out0             ;
; |speed_control|Add1~59              ; |speed_control|Add1~59              ; out0             ;
; |speed_control|Add1~60              ; |speed_control|Add1~60              ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 01 10:39:41 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off speed_control -c speed_control
Info: Using vector source file "C:/Users/Admin/Desktop/lab2/lab2_template_de1soc/template_de1soc/speed_control.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of speed_control.vwf called speed_control.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      11.39 %
Info: Number of transitions in simulation is 222
Info: Vector file speed_control.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sun Jun 01 10:39:42 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


