-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Fri Aug 24 16:22:59 2018
-- Host        : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_image_core_0_0_sim_netlist.vhdl
-- Design      : design_1_image_core_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat is
  port (
    real_start_status_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_control_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \tmp_reg_408_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2Mat_U0_img_data_stream_2_V_write : out STD_LOGIC;
    \index_reg[2]\ : out STD_LOGIC;
    sig_image_core_input_V_dest_V_read : out STD_LOGIC;
    img_data_stream_0_V_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    aclk : in STD_LOGIC;
    sig_image_core_input_V_last_V_dout : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    img_0_cols_V_channel_1_full_n : in STD_LOGIC;
    img_0_rows_V_channel_1_full_n : in STD_LOGIC;
    sig_image_core_input_V_user_V_dout : in STD_LOGIC;
    \AXI_video_strm_V_id_V0_status20_out__5\ : in STD_LOGIC;
    ap_condition_185 : in STD_LOGIC;
    AXIvideo2Mat_U0_ap_start : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \fifo_write__0\ : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_2_full_n : in STD_LOGIC;
    start_for_Sobel_U0_full_n : in STD_LOGIC;
    img_0_cols_V_channel_empty_n : in STD_LOGIC;
    img_0_rows_V_channel_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat is
  signal \^axivideo2mat_u0_img_data_stream_2_v_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_NS_fsm3__8\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal axi_data_V1_i_reg_185 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V1_i_reg_185[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_185[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_228 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_1_i_reg_228[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_228[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_288 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_i_reg_2880__0\ : STD_LOGIC;
  signal axi_last_V1_i_reg_175 : STD_LOGIC;
  signal \axi_last_V1_i_reg_175[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_276 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_276[0]_i_1_n_0\ : STD_LOGIC;
  signal eol_2_i_reg_300 : STD_LOGIC;
  signal \eol_2_i_reg_300[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_300_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_i_reg_239 : STD_LOGIC;
  signal \eol_i_reg_239_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_reg_217 : STD_LOGIC;
  signal \eol_reg_217[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_reg_217_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_n_0 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_n_1 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_n_2 : STD_LOGIC;
  signal exitcond5_i_fu_341_p2_carry_n_3 : STD_LOGIC;
  signal exitcond_i_fu_356_p2 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_n_1 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_n_2 : STD_LOGIC;
  signal exitcond_i_fu_356_p2_carry_n_3 : STD_LOGIC;
  signal \exitcond_i_reg_447[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_447_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_346_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_442 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_442[9]_i_2_n_0\ : STD_LOGIC;
  signal \index[3]_i_7_n_0\ : STD_LOGIC;
  signal \index[3]_i_8_n_0\ : STD_LOGIC;
  signal j_V_fu_361_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_4_i_reg_206 : STD_LOGIC;
  signal p_4_i_reg_2060 : STD_LOGIC;
  signal \p_4_i_reg_206[9]_i_4_n_0\ : STD_LOGIC;
  signal \p_4_i_reg_206_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_8_in : STD_LOGIC;
  signal p_i_reg_195 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^real_start_status_reg\ : STD_LOGIC;
  signal real_start_status_reg_i_1_n_0 : STD_LOGIC;
  signal sof_1_i_fu_104 : STD_LOGIC;
  signal \sof_1_i_fu_104[0]_i_1_n_0\ : STD_LOGIC;
  signal \^start_control_reg\ : STD_LOGIC;
  signal start_control_reg_i_1_n_0 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal tmp_88_reg_413 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_88_reg_413[10]_i_3_n_0\ : STD_LOGIC;
  signal tmp_data_V_reg_418 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_data_V_reg_4180 : STD_LOGIC;
  signal tmp_last_V_reg_426 : STD_LOGIC;
  signal tmp_reg_408 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^tmp_reg_408_reg[0]_0\ : STD_LOGIC;
  signal NLW_exitcond5_i_fu_341_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond_i_fu_356_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair65";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[13]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[14]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[16]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[18]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[19]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_185[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[18]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[21]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_288[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_175[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_last_V_3_i_reg_276[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \eol_2_i_reg_300[0]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \eol_i_reg_239[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \eol_reg_217[0]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \exitcond_i_reg_447[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_V_reg_442[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i_V_reg_442[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i_V_reg_442[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_V_reg_442[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_V_reg_442[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_V_reg_442[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_V_reg_442[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_V_reg_442[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \index[3]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \index[3]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \index[3]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_4_i_reg_206[9]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_88_reg_413[10]_i_3\ : label is "soft_lutpair68";
begin
  AXIvideo2Mat_U0_img_data_stream_2_V_write <= \^axivideo2mat_u0_img_data_stream_2_v_write\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  real_start_status_reg <= \^real_start_status_reg\;
  start_control_reg <= \^start_control_reg\;
  \tmp_reg_408_reg[0]_0\ <= \^tmp_reg_408_reg[0]_0\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(16),
      I1 => axi_data_V_1_i_reg_228(16),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(16)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(8),
      I1 => axi_data_V_1_i_reg_228(8),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(8)
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(0),
      I1 => axi_data_V_1_i_reg_228(0),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(17),
      I1 => axi_data_V_1_i_reg_228(17),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(17)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(9),
      I1 => axi_data_V_1_i_reg_228(9),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(9)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(1),
      I1 => axi_data_V_1_i_reg_228(1),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(18),
      I1 => axi_data_V_1_i_reg_228(18),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(18)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(10),
      I1 => axi_data_V_1_i_reg_228(10),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(10)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(2),
      I1 => axi_data_V_1_i_reg_228(2),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(19),
      I1 => axi_data_V_1_i_reg_228(19),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(19)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(11),
      I1 => axi_data_V_1_i_reg_228(11),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(11)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(3),
      I1 => axi_data_V_1_i_reg_228(3),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(20),
      I1 => axi_data_V_1_i_reg_228(20),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(20)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(12),
      I1 => axi_data_V_1_i_reg_228(12),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(12)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(4),
      I1 => axi_data_V_1_i_reg_228(4),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(21),
      I1 => axi_data_V_1_i_reg_228(21),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(21)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(13),
      I1 => axi_data_V_1_i_reg_228(13),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(13)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(5),
      I1 => axi_data_V_1_i_reg_228(5),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(22),
      I1 => axi_data_V_1_i_reg_228(22),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(22)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(14),
      I1 => axi_data_V_1_i_reg_228(14),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(14)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(6),
      I1 => axi_data_V_1_i_reg_228(6),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(6)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(23),
      I1 => axi_data_V_1_i_reg_228(23),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(23)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(15),
      I1 => axi_data_V_1_i_reg_228(15),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(15)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCA"
    )
        port map (
      I0 => \out\(7),
      I1 => axi_data_V_1_i_reg_228(7),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      O => img_data_stream_0_V_din(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_condition_185,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => exitcond5_i_fu_341_p2_carry_n_0,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^tmp_reg_408_reg[0]_0\,
      I1 => sig_image_core_input_V_user_V_dout,
      I2 => \AXI_video_strm_V_id_V0_status20_out__5\,
      I3 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44444FFF4444"
    )
        port map (
      I0 => exitcond5_i_fu_341_p2_carry_n_0,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_NS_fsm3__8\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => \ap_NS_fsm3__8\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FDF5"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => img_0_data_stream_1_full_n,
      I2 => \exitcond_i_reg_447_reg_n_0_[0]\,
      I3 => img_0_data_stream_0_full_n,
      I4 => \ap_CS_fsm[5]_i_3_n_0\,
      O => \ap_NS_fsm3__8\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000100FF"
    )
        port map (
      I0 => sof_1_i_fu_104,
      I1 => \eol_i_reg_239_reg_n_0_[0]\,
      I2 => \AXI_video_strm_V_id_V0_status20_out__5\,
      I3 => \exitcond_i_reg_447_reg_n_0_[0]\,
      I4 => img_0_data_stream_2_full_n,
      O => \ap_CS_fsm[5]_i_3_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \eol_2_i_reg_300_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state8,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \eol_2_i_reg_300_reg_n_0_[0]\,
      O => \ap_CS_fsm[7]_i_1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state3,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => \^ss\(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ap_CS_fsm[7]_i_1_n_0\,
      Q => ap_CS_fsm_state9,
      R => \^ss\(0)
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => exitcond5_i_fu_341_p2_carry_n_0,
      I3 => aresetn,
      I4 => exitcond_i_fu_356_p2,
      I5 => p_8_in,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A000A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => aresetn,
      I3 => exitcond5_i_fu_341_p2_carry_n_0,
      I4 => ap_CS_fsm_state4,
      I5 => p_8_in,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
\axi_data_V1_i_reg_185[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(0),
      I1 => axi_data_V_3_i_reg_288(0),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[0]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(10),
      I1 => axi_data_V_3_i_reg_288(10),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[10]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(11),
      I1 => axi_data_V_3_i_reg_288(11),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[11]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(12),
      I1 => axi_data_V_3_i_reg_288(12),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[12]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(13),
      I1 => axi_data_V_3_i_reg_288(13),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[13]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(14),
      I1 => axi_data_V_3_i_reg_288(14),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[14]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(15),
      I1 => axi_data_V_3_i_reg_288(15),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[15]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(16),
      I1 => axi_data_V_3_i_reg_288(16),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[16]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(17),
      I1 => axi_data_V_3_i_reg_288(17),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[17]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(18),
      I1 => axi_data_V_3_i_reg_288(18),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[18]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(19),
      I1 => axi_data_V_3_i_reg_288(19),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[19]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(1),
      I1 => axi_data_V_3_i_reg_288(1),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[1]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(20),
      I1 => axi_data_V_3_i_reg_288(20),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[20]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(21),
      I1 => axi_data_V_3_i_reg_288(21),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[21]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(22),
      I1 => axi_data_V_3_i_reg_288(22),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[22]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(23),
      I1 => axi_data_V_3_i_reg_288(23),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[23]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(2),
      I1 => axi_data_V_3_i_reg_288(2),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[2]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(3),
      I1 => axi_data_V_3_i_reg_288(3),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[3]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(4),
      I1 => axi_data_V_3_i_reg_288(4),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[4]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(5),
      I1 => axi_data_V_3_i_reg_288(5),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[5]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(6),
      I1 => axi_data_V_3_i_reg_288(6),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[6]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(7),
      I1 => axi_data_V_3_i_reg_288(7),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[7]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(8),
      I1 => axi_data_V_3_i_reg_288(8),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[8]_i_1_n_0\
    );
\axi_data_V1_i_reg_185[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_418(9),
      I1 => axi_data_V_3_i_reg_288(9),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_185[9]_i_1_n_0\
    );
\axi_data_V1_i_reg_185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[0]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(0),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[10]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(10),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[11]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(11),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[12]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(12),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[13]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(13),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[14]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(14),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[15]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(15),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[16]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(16),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[17]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(17),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[18]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(18),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[19]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(19),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[1]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(1),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[20]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(20),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[21]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(21),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[22]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(22),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[23]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(23),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[2]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(2),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[3]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(3),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[4]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(4),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[5]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(5),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[6]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(6),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[7]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(7),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[8]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(8),
      R => '0'
    );
\axi_data_V1_i_reg_185_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_185[9]_i_1_n_0\,
      Q => axi_data_V1_i_reg_185(9),
      R => '0'
    );
\axi_data_V_1_i_reg_228[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(0),
      I1 => axi_data_V_1_i_reg_228(0),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(0),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[0]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(10),
      I1 => axi_data_V_1_i_reg_228(10),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(10),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[10]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(11),
      I1 => axi_data_V_1_i_reg_228(11),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(11),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[11]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(12),
      I1 => axi_data_V_1_i_reg_228(12),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(12),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[12]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(13),
      I1 => axi_data_V_1_i_reg_228(13),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(13),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[13]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(14),
      I1 => axi_data_V_1_i_reg_228(14),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(14),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[14]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(15),
      I1 => axi_data_V_1_i_reg_228(15),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(15),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[15]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(16),
      I1 => axi_data_V_1_i_reg_228(16),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(16),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[16]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(17),
      I1 => axi_data_V_1_i_reg_228(17),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(17),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[17]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(18),
      I1 => axi_data_V_1_i_reg_228(18),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(18),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[18]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(19),
      I1 => axi_data_V_1_i_reg_228(19),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(19),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[19]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(1),
      I1 => axi_data_V_1_i_reg_228(1),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(1),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[1]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(20),
      I1 => axi_data_V_1_i_reg_228(20),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(20),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[20]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(21),
      I1 => axi_data_V_1_i_reg_228(21),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(21),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[21]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(22),
      I1 => axi_data_V_1_i_reg_228(22),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(22),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[22]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(23),
      I1 => axi_data_V_1_i_reg_228(23),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(23),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[23]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(2),
      I1 => axi_data_V_1_i_reg_228(2),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(2),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[2]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(3),
      I1 => axi_data_V_1_i_reg_228(3),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(3),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[3]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(4),
      I1 => axi_data_V_1_i_reg_228(4),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(4),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[4]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(5),
      I1 => axi_data_V_1_i_reg_228(5),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(5),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[5]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(6),
      I1 => axi_data_V_1_i_reg_228(6),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(6),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[6]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(7),
      I1 => axi_data_V_1_i_reg_228(7),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(7),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[7]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(8),
      I1 => axi_data_V_1_i_reg_228(8),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(8),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[8]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCAFFFF0000"
    )
        port map (
      I0 => \out\(9),
      I1 => axi_data_V_1_i_reg_228(9),
      I2 => sof_1_i_fu_104,
      I3 => \eol_i_reg_239_reg_n_0_[0]\,
      I4 => axi_data_V1_i_reg_185(9),
      I5 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \axi_data_V_1_i_reg_228[9]_i_1_n_0\
    );
\axi_data_V_1_i_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[0]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(0),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[10]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(10),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[11]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(11),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[12]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(12),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[13]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(13),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[14]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(14),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[15]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(15),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[16]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(16),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[17]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(17),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[18]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(18),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[19]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(19),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[1]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(1),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[20]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(20),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[21]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(21),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[22]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(22),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[23]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(23),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[2]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(2),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[3]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(3),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[4]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(4),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[5]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(5),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[6]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(6),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[7]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(7),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[8]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(8),
      R => '0'
    );
\axi_data_V_1_i_reg_228_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \axi_data_V_1_i_reg_228[9]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_228(9),
      R => '0'
    );
\axi_data_V_3_i_reg_288[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(0),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(0),
      O => p_1_in(0)
    );
\axi_data_V_3_i_reg_288[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(10),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(10),
      O => p_1_in(10)
    );
\axi_data_V_3_i_reg_288[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(11),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(11),
      O => p_1_in(11)
    );
\axi_data_V_3_i_reg_288[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(12),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(12),
      O => p_1_in(12)
    );
\axi_data_V_3_i_reg_288[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(13),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(13),
      O => p_1_in(13)
    );
\axi_data_V_3_i_reg_288[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(14),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(14),
      O => p_1_in(14)
    );
\axi_data_V_3_i_reg_288[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(15),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(15),
      O => p_1_in(15)
    );
\axi_data_V_3_i_reg_288[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(16),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(16),
      O => p_1_in(16)
    );
\axi_data_V_3_i_reg_288[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(17),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(17),
      O => p_1_in(17)
    );
\axi_data_V_3_i_reg_288[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(18),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(18),
      O => p_1_in(18)
    );
\axi_data_V_3_i_reg_288[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(19),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(19),
      O => p_1_in(19)
    );
\axi_data_V_3_i_reg_288[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(1),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(1),
      O => p_1_in(1)
    );
\axi_data_V_3_i_reg_288[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(20),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(20),
      O => p_1_in(20)
    );
\axi_data_V_3_i_reg_288[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(21),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(21),
      O => p_1_in(21)
    );
\axi_data_V_3_i_reg_288[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(22),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(22),
      O => p_1_in(22)
    );
\axi_data_V_3_i_reg_288[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(23),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(23),
      O => p_1_in(23)
    );
\axi_data_V_3_i_reg_288[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(2),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(2),
      O => p_1_in(2)
    );
\axi_data_V_3_i_reg_288[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(3),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(3),
      O => p_1_in(3)
    );
\axi_data_V_3_i_reg_288[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(4),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(4),
      O => p_1_in(4)
    );
\axi_data_V_3_i_reg_288[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(5),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(5),
      O => p_1_in(5)
    );
\axi_data_V_3_i_reg_288[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(6),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(6),
      O => p_1_in(6)
    );
\axi_data_V_3_i_reg_288[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(7),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(7),
      O => p_1_in(7)
    );
\axi_data_V_3_i_reg_288[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(8),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(8),
      O => p_1_in(8)
    );
\axi_data_V_3_i_reg_288[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_1_i_reg_228(9),
      I1 => ap_CS_fsm_state7,
      I2 => \out\(9),
      O => p_1_in(9)
    );
\axi_data_V_3_i_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(0),
      Q => axi_data_V_3_i_reg_288(0),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(10),
      Q => axi_data_V_3_i_reg_288(10),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(11),
      Q => axi_data_V_3_i_reg_288(11),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(12),
      Q => axi_data_V_3_i_reg_288(12),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(13),
      Q => axi_data_V_3_i_reg_288(13),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(14),
      Q => axi_data_V_3_i_reg_288(14),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(15),
      Q => axi_data_V_3_i_reg_288(15),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(16),
      Q => axi_data_V_3_i_reg_288(16),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(17),
      Q => axi_data_V_3_i_reg_288(17),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(18),
      Q => axi_data_V_3_i_reg_288(18),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(19),
      Q => axi_data_V_3_i_reg_288(19),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(1),
      Q => axi_data_V_3_i_reg_288(1),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(20),
      Q => axi_data_V_3_i_reg_288(20),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(21),
      Q => axi_data_V_3_i_reg_288(21),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(22),
      Q => axi_data_V_3_i_reg_288(22),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(23),
      Q => axi_data_V_3_i_reg_288(23),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(2),
      Q => axi_data_V_3_i_reg_288(2),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(3),
      Q => axi_data_V_3_i_reg_288(3),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(4),
      Q => axi_data_V_3_i_reg_288(4),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(5),
      Q => axi_data_V_3_i_reg_288(5),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(6),
      Q => axi_data_V_3_i_reg_288(6),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(7),
      Q => axi_data_V_3_i_reg_288(7),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(8),
      Q => axi_data_V_3_i_reg_288(8),
      R => '0'
    );
\axi_data_V_3_i_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => p_1_in(9),
      Q => axi_data_V_3_i_reg_288(9),
      R => '0'
    );
\axi_last_V1_i_reg_175[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_426,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_276,
      O => \axi_last_V1_i_reg_175[0]_i_1_n_0\
    );
\axi_last_V1_i_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_175[0]_i_1_n_0\,
      Q => axi_last_V1_i_reg_175,
      R => '0'
    );
\axi_last_V_3_i_reg_276[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eol_reg_217_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => sig_image_core_input_V_last_V_dout,
      O => \axi_last_V_3_i_reg_276[0]_i_1_n_0\
    );
\axi_last_V_3_i_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => \axi_last_V_3_i_reg_276[0]_i_1_n_0\,
      Q => axi_last_V_3_i_reg_276,
      R => '0'
    );
\eol_2_i_reg_300[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state8,
      I2 => \AXI_video_strm_V_id_V0_status20_out__5\,
      I3 => \eol_2_i_reg_300_reg_n_0_[0]\,
      O => eol_2_i_reg_300
    );
\eol_2_i_reg_300[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \eol_i_reg_239_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => sig_image_core_input_V_last_V_dout,
      O => \eol_2_i_reg_300[0]_i_2_n_0\
    );
\eol_2_i_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_2_i_reg_300,
      D => \eol_2_i_reg_300[0]_i_2_n_0\,
      Q => \eol_2_i_reg_300_reg_n_0_[0]\,
      R => '0'
    );
\eol_i_reg_239[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE020000"
    )
        port map (
      I0 => sig_image_core_input_V_last_V_dout,
      I1 => \eol_i_reg_239_reg_n_0_[0]\,
      I2 => sof_1_i_fu_104,
      I3 => \eol_reg_217_reg_n_0_[0]\,
      I4 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => eol_i_reg_239
    );
\eol_i_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => eol_i_reg_239,
      Q => \eol_i_reg_239_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_217[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      I1 => exitcond5_i_fu_341_p2_carry_n_0,
      I2 => ap_CS_fsm_state4,
      O => eol_reg_217
    );
\eol_reg_217[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \eol_reg_217_reg_n_0_[0]\,
      I1 => sof_1_i_fu_104,
      I2 => \eol_i_reg_239_reg_n_0_[0]\,
      I3 => sig_image_core_input_V_last_V_dout,
      I4 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      I5 => axi_last_V1_i_reg_175,
      O => \eol_reg_217[0]_i_2_n_0\
    );
\eol_reg_217[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \exitcond_i_reg_447_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \ap_NS_fsm3__8\,
      O => \^axivideo2mat_u0_img_data_stream_2_v_write\
    );
\eol_reg_217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => eol_reg_217,
      D => \eol_reg_217[0]_i_2_n_0\,
      Q => \eol_reg_217_reg_n_0_[0]\,
      R => '0'
    );
exitcond5_i_fu_341_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond5_i_fu_341_p2_carry_n_0,
      CO(2) => exitcond5_i_fu_341_p2_carry_n_1,
      CO(1) => exitcond5_i_fu_341_p2_carry_n_2,
      CO(0) => exitcond5_i_fu_341_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond5_i_fu_341_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond5_i_fu_341_p2_carry_i_1_n_0,
      S(2) => exitcond5_i_fu_341_p2_carry_i_2_n_0,
      S(1) => exitcond5_i_fu_341_p2_carry_i_3_n_0,
      S(0) => exitcond5_i_fu_341_p2_carry_i_4_n_0
    );
exitcond5_i_fu_341_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_i_reg_195(9),
      I1 => tmp_reg_408(9),
      I2 => tmp_reg_408(10),
      O => exitcond5_i_fu_341_p2_carry_i_1_n_0
    );
exitcond5_i_fu_341_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_reg_195(6),
      I1 => tmp_reg_408(6),
      I2 => tmp_reg_408(8),
      I3 => p_i_reg_195(8),
      I4 => tmp_reg_408(7),
      I5 => p_i_reg_195(7),
      O => exitcond5_i_fu_341_p2_carry_i_2_n_0
    );
exitcond5_i_fu_341_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_reg_195(3),
      I1 => tmp_reg_408(3),
      I2 => tmp_reg_408(5),
      I3 => p_i_reg_195(5),
      I4 => tmp_reg_408(4),
      I5 => p_i_reg_195(4),
      O => exitcond5_i_fu_341_p2_carry_i_3_n_0
    );
exitcond5_i_fu_341_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_reg_195(0),
      I1 => tmp_reg_408(0),
      I2 => tmp_reg_408(2),
      I3 => p_i_reg_195(2),
      I4 => tmp_reg_408(1),
      I5 => p_i_reg_195(1),
      O => exitcond5_i_fu_341_p2_carry_i_4_n_0
    );
exitcond_i_fu_356_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_i_fu_356_p2,
      CO(2) => exitcond_i_fu_356_p2_carry_n_1,
      CO(1) => exitcond_i_fu_356_p2_carry_n_2,
      CO(0) => exitcond_i_fu_356_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond_i_fu_356_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond_i_fu_356_p2_carry_i_1_n_0,
      S(2) => exitcond_i_fu_356_p2_carry_i_2_n_0,
      S(1) => exitcond_i_fu_356_p2_carry_i_3_n_0,
      S(0) => exitcond_i_fu_356_p2_carry_i_4_n_0
    );
exitcond_i_fu_356_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(9),
      I1 => tmp_88_reg_413(9),
      I2 => tmp_88_reg_413(10),
      O => exitcond_i_fu_356_p2_carry_i_1_n_0
    );
exitcond_i_fu_356_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(6),
      I1 => tmp_88_reg_413(6),
      I2 => tmp_88_reg_413(8),
      I3 => \p_4_i_reg_206_reg__0\(8),
      I4 => tmp_88_reg_413(7),
      I5 => \p_4_i_reg_206_reg__0\(7),
      O => exitcond_i_fu_356_p2_carry_i_2_n_0
    );
exitcond_i_fu_356_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(3),
      I1 => tmp_88_reg_413(3),
      I2 => tmp_88_reg_413(5),
      I3 => \p_4_i_reg_206_reg__0\(5),
      I4 => tmp_88_reg_413(4),
      I5 => \p_4_i_reg_206_reg__0\(4),
      O => exitcond_i_fu_356_p2_carry_i_3_n_0
    );
exitcond_i_fu_356_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(0),
      I1 => tmp_88_reg_413(0),
      I2 => tmp_88_reg_413(2),
      I3 => \p_4_i_reg_206_reg__0\(2),
      I4 => tmp_88_reg_413(1),
      I5 => \p_4_i_reg_206_reg__0\(1),
      O => exitcond_i_fu_356_p2_carry_i_4_n_0
    );
\exitcond_i_reg_447[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_i_fu_356_p2,
      I1 => p_8_in,
      I2 => \exitcond_i_reg_447_reg_n_0_[0]\,
      O => \exitcond_i_reg_447[0]_i_1_n_0\
    );
\exitcond_i_reg_447[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_NS_fsm3__8\,
      O => p_8_in
    );
\exitcond_i_reg_447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \exitcond_i_reg_447[0]_i_1_n_0\,
      Q => \exitcond_i_reg_447_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_442[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_reg_195(0),
      O => i_V_fu_346_p2(0)
    );
\i_V_reg_442[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_reg_195(0),
      I1 => p_i_reg_195(1),
      O => i_V_fu_346_p2(1)
    );
\i_V_reg_442[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_i_reg_195(0),
      I1 => p_i_reg_195(1),
      I2 => p_i_reg_195(2),
      O => i_V_fu_346_p2(2)
    );
\i_V_reg_442[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_reg_195(1),
      I1 => p_i_reg_195(0),
      I2 => p_i_reg_195(2),
      I3 => p_i_reg_195(3),
      O => i_V_fu_346_p2(3)
    );
\i_V_reg_442[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_reg_195(2),
      I1 => p_i_reg_195(0),
      I2 => p_i_reg_195(1),
      I3 => p_i_reg_195(3),
      I4 => p_i_reg_195(4),
      O => i_V_fu_346_p2(4)
    );
\i_V_reg_442[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_i_reg_195(3),
      I1 => p_i_reg_195(1),
      I2 => p_i_reg_195(0),
      I3 => p_i_reg_195(2),
      I4 => p_i_reg_195(4),
      I5 => p_i_reg_195(5),
      O => i_V_fu_346_p2(5)
    );
\i_V_reg_442[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_V_reg_442[9]_i_2_n_0\,
      I1 => p_i_reg_195(6),
      O => i_V_fu_346_p2(6)
    );
\i_V_reg_442[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_442[9]_i_2_n_0\,
      I1 => p_i_reg_195(6),
      I2 => p_i_reg_195(7),
      O => i_V_fu_346_p2(7)
    );
\i_V_reg_442[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_reg_195(6),
      I1 => \i_V_reg_442[9]_i_2_n_0\,
      I2 => p_i_reg_195(7),
      I3 => p_i_reg_195(8),
      O => i_V_fu_346_p2(8)
    );
\i_V_reg_442[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_reg_195(7),
      I1 => \i_V_reg_442[9]_i_2_n_0\,
      I2 => p_i_reg_195(6),
      I3 => p_i_reg_195(8),
      I4 => p_i_reg_195(9),
      O => i_V_fu_346_p2(9)
    );
\i_V_reg_442[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_i_reg_195(5),
      I1 => p_i_reg_195(3),
      I2 => p_i_reg_195(1),
      I3 => p_i_reg_195(0),
      I4 => p_i_reg_195(2),
      I5 => p_i_reg_195(4),
      O => \i_V_reg_442[9]_i_2_n_0\
    );
\i_V_reg_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(0),
      Q => i_V_reg_442(0),
      R => '0'
    );
\i_V_reg_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(1),
      Q => i_V_reg_442(1),
      R => '0'
    );
\i_V_reg_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(2),
      Q => i_V_reg_442(2),
      R => '0'
    );
\i_V_reg_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(3),
      Q => i_V_reg_442(3),
      R => '0'
    );
\i_V_reg_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(4),
      Q => i_V_reg_442(4),
      R => '0'
    );
\i_V_reg_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(5),
      Q => i_V_reg_442(5),
      R => '0'
    );
\i_V_reg_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(6),
      Q => i_V_reg_442(6),
      R => '0'
    );
\i_V_reg_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(7),
      Q => i_V_reg_442(7),
      R => '0'
    );
\i_V_reg_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(8),
      Q => i_V_reg_442(8),
      R => '0'
    );
\i_V_reg_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_346_p2(9),
      Q => i_V_reg_442(9),
      R => '0'
    );
\index[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => tmp_data_V_reg_4180,
      I1 => \axi_data_V_3_i_reg_2880__0\,
      I2 => \index[3]_i_7_n_0\,
      I3 => sof_1_i_fu_104,
      I4 => \eol_i_reg_239_reg_n_0_[0]\,
      I5 => \ap_NS_fsm3__8\,
      O => sig_image_core_input_V_dest_V_read
    );
\index[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF20"
    )
        port map (
      I0 => \ap_NS_fsm3__8\,
      I1 => \index[3]_i_8_n_0\,
      I2 => \index[3]_i_7_n_0\,
      I3 => \axi_data_V_3_i_reg_2880__0\,
      I4 => tmp_data_V_reg_4180,
      I5 => \fifo_write__0\,
      O => \index_reg[2]\
    );
\index[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \eol_2_i_reg_300_reg_n_0_[0]\,
      I1 => \AXI_video_strm_V_id_V0_status20_out__5\,
      I2 => ap_CS_fsm_state8,
      O => \axi_data_V_3_i_reg_2880__0\
    );
\index[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => \exitcond_i_reg_447_reg_n_0_[0]\,
      O => \index[3]_i_7_n_0\
    );
\index[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sof_1_i_fu_104,
      I1 => \eol_i_reg_239_reg_n_0_[0]\,
      O => \index[3]_i_8_n_0\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^tmp_reg_408_reg[0]_0\,
      I1 => img_0_cols_V_channel_1_full_n,
      O => internal_empty_n_reg
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^tmp_reg_408_reg[0]_0\,
      I1 => img_0_rows_V_channel_1_full_n,
      O => internal_empty_n_reg_0
    );
\p_4_i_reg_206[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(0),
      O => j_V_fu_361_p2(0)
    );
\p_4_i_reg_206[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(0),
      I1 => \p_4_i_reg_206_reg__0\(1),
      O => j_V_fu_361_p2(1)
    );
\p_4_i_reg_206[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(0),
      I1 => \p_4_i_reg_206_reg__0\(1),
      I2 => \p_4_i_reg_206_reg__0\(2),
      O => j_V_fu_361_p2(2)
    );
\p_4_i_reg_206[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(1),
      I1 => \p_4_i_reg_206_reg__0\(0),
      I2 => \p_4_i_reg_206_reg__0\(2),
      I3 => \p_4_i_reg_206_reg__0\(3),
      O => j_V_fu_361_p2(3)
    );
\p_4_i_reg_206[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(2),
      I1 => \p_4_i_reg_206_reg__0\(0),
      I2 => \p_4_i_reg_206_reg__0\(1),
      I3 => \p_4_i_reg_206_reg__0\(3),
      I4 => \p_4_i_reg_206_reg__0\(4),
      O => j_V_fu_361_p2(4)
    );
\p_4_i_reg_206[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(3),
      I1 => \p_4_i_reg_206_reg__0\(1),
      I2 => \p_4_i_reg_206_reg__0\(0),
      I3 => \p_4_i_reg_206_reg__0\(2),
      I4 => \p_4_i_reg_206_reg__0\(4),
      I5 => \p_4_i_reg_206_reg__0\(5),
      O => j_V_fu_361_p2(5)
    );
\p_4_i_reg_206[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_4_i_reg_206[9]_i_4_n_0\,
      I1 => \p_4_i_reg_206_reg__0\(6),
      O => j_V_fu_361_p2(6)
    );
\p_4_i_reg_206[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_4_i_reg_206[9]_i_4_n_0\,
      I1 => \p_4_i_reg_206_reg__0\(6),
      I2 => \p_4_i_reg_206_reg__0\(7),
      O => j_V_fu_361_p2(7)
    );
\p_4_i_reg_206[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(6),
      I1 => \p_4_i_reg_206[9]_i_4_n_0\,
      I2 => \p_4_i_reg_206_reg__0\(7),
      I3 => \p_4_i_reg_206_reg__0\(8),
      O => j_V_fu_361_p2(8)
    );
\p_4_i_reg_206[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => exitcond_i_fu_356_p2,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \ap_NS_fsm3__8\,
      I4 => exitcond5_i_fu_341_p2_carry_n_0,
      I5 => ap_CS_fsm_state4,
      O => p_4_i_reg_206
    );
\p_4_i_reg_206[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => exitcond_i_fu_356_p2,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \ap_NS_fsm3__8\,
      O => p_4_i_reg_2060
    );
\p_4_i_reg_206[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(7),
      I1 => \p_4_i_reg_206[9]_i_4_n_0\,
      I2 => \p_4_i_reg_206_reg__0\(6),
      I3 => \p_4_i_reg_206_reg__0\(8),
      I4 => \p_4_i_reg_206_reg__0\(9),
      O => j_V_fu_361_p2(9)
    );
\p_4_i_reg_206[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_4_i_reg_206_reg__0\(5),
      I1 => \p_4_i_reg_206_reg__0\(3),
      I2 => \p_4_i_reg_206_reg__0\(1),
      I3 => \p_4_i_reg_206_reg__0\(0),
      I4 => \p_4_i_reg_206_reg__0\(2),
      I5 => \p_4_i_reg_206_reg__0\(4),
      O => \p_4_i_reg_206[9]_i_4_n_0\
    );
\p_4_i_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(0),
      Q => \p_4_i_reg_206_reg__0\(0),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(1),
      Q => \p_4_i_reg_206_reg__0\(1),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(2),
      Q => \p_4_i_reg_206_reg__0\(2),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(3),
      Q => \p_4_i_reg_206_reg__0\(3),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(4),
      Q => \p_4_i_reg_206_reg__0\(4),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(5),
      Q => \p_4_i_reg_206_reg__0\(5),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(6),
      Q => \p_4_i_reg_206_reg__0\(6),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(7),
      Q => \p_4_i_reg_206_reg__0\(7),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(8),
      Q => \p_4_i_reg_206_reg__0\(8),
      R => p_4_i_reg_206
    );
\p_4_i_reg_206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_4_i_reg_2060,
      D => j_V_fu_361_p2(9),
      Q => \p_4_i_reg_206_reg__0\(9),
      R => p_4_i_reg_206
    );
\p_i_reg_195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(0),
      Q => p_i_reg_195(0),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(1),
      Q => p_i_reg_195(1),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(2),
      Q => p_i_reg_195(2),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(3),
      Q => p_i_reg_195(3),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(4),
      Q => p_i_reg_195(4),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(5),
      Q => p_i_reg_195(5),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(6),
      Q => p_i_reg_195(6),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(7),
      Q => p_i_reg_195(7),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(8),
      Q => p_i_reg_195(8),
      R => ap_CS_fsm_state3
    );
\p_i_reg_195_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_442(9),
      Q => p_i_reg_195(9),
      R => ap_CS_fsm_state3
    );
real_start_status_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^real_start_status_reg\,
      I1 => ap_CS_fsm_state4,
      I2 => exitcond5_i_fu_341_p2_carry_n_0,
      I3 => aresetn,
      I4 => start_for_Sobel_U0_full_n,
      O => real_start_status_reg_i_1_n_0
    );
real_start_status_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => real_start_status_reg_i_1_n_0,
      Q => \^real_start_status_reg\,
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^ss\(0)
    );
\sof_1_i_fu_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sof_1_i_fu_104,
      I1 => ap_CS_fsm_state3,
      I2 => \^axivideo2mat_u0_img_data_stream_2_v_write\,
      O => \sof_1_i_fu_104[0]_i_1_n_0\
    );
\sof_1_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \sof_1_i_fu_104[0]_i_1_n_0\,
      Q => sof_1_i_fu_104,
      R => '0'
    );
start_control_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA80AAFFFF80AA"
    )
        port map (
      I0 => \tmp_88_reg_413[10]_i_3_n_0\,
      I1 => exitcond5_i_fu_341_p2_carry_n_0,
      I2 => ap_CS_fsm_state4,
      I3 => start_once_reg,
      I4 => \^start_control_reg\,
      I5 => start_for_Sobel_U0_full_n,
      O => start_control_reg_i_1_n_0
    );
start_control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => start_control_reg_i_1_n_0,
      Q => \^start_control_reg\,
      R => \^ss\(0)
    );
start_once_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \^real_start_status_reg\,
      I1 => AXIvideo2Mat_U0_ap_start,
      I2 => start_once_reg,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => start_once_reg,
      R => \^ss\(0)
    );
\tmp_88_reg_413[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => img_0_cols_V_channel_empty_n,
      I2 => img_0_rows_V_channel_1_full_n,
      I3 => img_0_rows_V_channel_empty_n,
      I4 => \tmp_88_reg_413[10]_i_3_n_0\,
      I5 => img_0_cols_V_channel_1_full_n,
      O => \^tmp_reg_408_reg[0]_0\
    );
\tmp_88_reg_413[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AXIvideo2Mat_U0_ap_start,
      I1 => \^real_start_status_reg\,
      O => \tmp_88_reg_413[10]_i_3_n_0\
    );
\tmp_88_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(0),
      Q => tmp_88_reg_413(0),
      R => '0'
    );
\tmp_88_reg_413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(10),
      Q => tmp_88_reg_413(10),
      R => '0'
    );
\tmp_88_reg_413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(1),
      Q => tmp_88_reg_413(1),
      R => '0'
    );
\tmp_88_reg_413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(2),
      Q => tmp_88_reg_413(2),
      R => '0'
    );
\tmp_88_reg_413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(3),
      Q => tmp_88_reg_413(3),
      R => '0'
    );
\tmp_88_reg_413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(4),
      Q => tmp_88_reg_413(4),
      R => '0'
    );
\tmp_88_reg_413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(5),
      Q => tmp_88_reg_413(5),
      R => '0'
    );
\tmp_88_reg_413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(6),
      Q => tmp_88_reg_413(6),
      R => '0'
    );
\tmp_88_reg_413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(7),
      Q => tmp_88_reg_413(7),
      R => '0'
    );
\tmp_88_reg_413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(8),
      Q => tmp_88_reg_413(8),
      R => '0'
    );
\tmp_88_reg_413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => D(9),
      Q => tmp_88_reg_413(9),
      R => '0'
    );
\tmp_data_V_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(0),
      Q => tmp_data_V_reg_418(0),
      R => '0'
    );
\tmp_data_V_reg_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(10),
      Q => tmp_data_V_reg_418(10),
      R => '0'
    );
\tmp_data_V_reg_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(11),
      Q => tmp_data_V_reg_418(11),
      R => '0'
    );
\tmp_data_V_reg_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(12),
      Q => tmp_data_V_reg_418(12),
      R => '0'
    );
\tmp_data_V_reg_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(13),
      Q => tmp_data_V_reg_418(13),
      R => '0'
    );
\tmp_data_V_reg_418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(14),
      Q => tmp_data_V_reg_418(14),
      R => '0'
    );
\tmp_data_V_reg_418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(15),
      Q => tmp_data_V_reg_418(15),
      R => '0'
    );
\tmp_data_V_reg_418_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(16),
      Q => tmp_data_V_reg_418(16),
      R => '0'
    );
\tmp_data_V_reg_418_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(17),
      Q => tmp_data_V_reg_418(17),
      R => '0'
    );
\tmp_data_V_reg_418_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(18),
      Q => tmp_data_V_reg_418(18),
      R => '0'
    );
\tmp_data_V_reg_418_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(19),
      Q => tmp_data_V_reg_418(19),
      R => '0'
    );
\tmp_data_V_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(1),
      Q => tmp_data_V_reg_418(1),
      R => '0'
    );
\tmp_data_V_reg_418_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(20),
      Q => tmp_data_V_reg_418(20),
      R => '0'
    );
\tmp_data_V_reg_418_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(21),
      Q => tmp_data_V_reg_418(21),
      R => '0'
    );
\tmp_data_V_reg_418_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(22),
      Q => tmp_data_V_reg_418(22),
      R => '0'
    );
\tmp_data_V_reg_418_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(23),
      Q => tmp_data_V_reg_418(23),
      R => '0'
    );
\tmp_data_V_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(2),
      Q => tmp_data_V_reg_418(2),
      R => '0'
    );
\tmp_data_V_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(3),
      Q => tmp_data_V_reg_418(3),
      R => '0'
    );
\tmp_data_V_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(4),
      Q => tmp_data_V_reg_418(4),
      R => '0'
    );
\tmp_data_V_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(5),
      Q => tmp_data_V_reg_418(5),
      R => '0'
    );
\tmp_data_V_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(6),
      Q => tmp_data_V_reg_418(6),
      R => '0'
    );
\tmp_data_V_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(7),
      Q => tmp_data_V_reg_418(7),
      R => '0'
    );
\tmp_data_V_reg_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(8),
      Q => tmp_data_V_reg_418(8),
      R => '0'
    );
\tmp_data_V_reg_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => \out\(9),
      Q => tmp_data_V_reg_418(9),
      R => '0'
    );
\tmp_last_V_reg_426[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \AXI_video_strm_V_id_V0_status20_out__5\,
      O => tmp_data_V_reg_4180
    );
\tmp_last_V_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => tmp_data_V_reg_4180,
      D => sig_image_core_input_V_last_V_dout,
      Q => tmp_last_V_reg_426,
      R => '0'
    );
\tmp_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(0),
      Q => tmp_reg_408(0),
      R => '0'
    );
\tmp_reg_408_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(10),
      Q => tmp_reg_408(10),
      R => '0'
    );
\tmp_reg_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(1),
      Q => tmp_reg_408(1),
      R => '0'
    );
\tmp_reg_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(2),
      Q => tmp_reg_408(2),
      R => '0'
    );
\tmp_reg_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(3),
      Q => tmp_reg_408(3),
      R => '0'
    );
\tmp_reg_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(4),
      Q => tmp_reg_408(4),
      R => '0'
    );
\tmp_reg_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(5),
      Q => tmp_reg_408(5),
      R => '0'
    );
\tmp_reg_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(6),
      Q => tmp_reg_408(6),
      R => '0'
    );
\tmp_reg_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(7),
      Q => tmp_reg_408(7),
      R => '0'
    );
\tmp_reg_408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(8),
      Q => tmp_reg_408(8),
      R => '0'
    );
\tmp_reg_408_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^tmp_reg_408_reg[0]_0\,
      D => \SRL_SIG_reg[1][10]\(9),
      Q => tmp_reg_408(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit45_pro is
  port (
    start_once_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit45_pro;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit45_pro is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => internal_full_n_reg,
      Q => start_once_reg,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_18_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_2_va_2_fu_222_reg[0]\ : out STD_LOGIC;
    \src_kernel_win_2_va_2_fu_222_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_2_va_2_fu_222_reg[2]\ : out STD_LOGIC;
    \tmp_68_reg_2768_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_2_va_2_fu_222_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_2_va_2_fu_222_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_2_va_2_fu_222_reg[5]\ : out STD_LOGIC;
    \tmp_68_reg_2768_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_2_va_2_fu_222_reg[7]\ : out STD_LOGIC;
    \or_cond_i_i_reg_2637_reg[0]\ : out STD_LOGIC;
    \or_cond_i_i_reg_2637_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_2_0_fu_1759_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    \src_kernel_win_2_va_2_fu_222_reg[6]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_6_reg_2763_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_6_reg_2763_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ce1253_out__1\ : in STD_LOGIC;
    \tmp_13_reg_2582_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_NS_fsm3__18\ : in STD_LOGIC;
    \src_kernel_win_2_va_1_fu_218_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp67_fu_1953_p2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[7]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_18_reg_2279_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_027_0_i_reg_524_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_assign_2_fu_959_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    row_assign_9_1_0_t_reg_2622 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_2_val_0_0_fu_1723_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_9_0_1_t_reg_2608_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_2_1_fu_258_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_s_fu_246_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \row_assign_9_0_2_t_reg_2615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[6]\ : in STD_LOGIC;
    \row_assign_9_0_2_t_reg_2615_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_2_va_3_fu_226_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[4]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^col_buf_2_val_2_0_fu_1759_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^or_cond_i_i_reg_2637_reg[0]\ : STD_LOGIC;
  signal \^or_cond_i_i_reg_2637_reg[0]_0\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal \^p_18_in\ : STD_LOGIC;
  signal \^p_val2_6_reg_2763_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_val2_6_reg_2763_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_val2_6_reg_2763_reg[7]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_val2_6_reg_2763_reg[7]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_15_n_0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \^ram_reg_9\ : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal ram_reg_i_26_n_0 : STD_LOGIC;
  signal ram_reg_i_28_n_0 : STD_LOGIC;
  signal ram_reg_i_32_n_0 : STD_LOGIC;
  signal ram_reg_i_34_n_0 : STD_LOGIC;
  signal ram_reg_i_36_n_0 : STD_LOGIC;
  signal ram_reg_i_38_n_0 : STD_LOGIC;
  signal ram_reg_i_40_n_0 : STD_LOGIC;
  signal ram_reg_i_41_n_0 : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[1]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[4]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[6]\ : STD_LOGIC;
  signal \^src_kernel_win_2_va_2_fu_222_reg[7]\ : STD_LOGIC;
  signal \^tmp_68_reg_2768_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_2637[0]_i_1\ : label is "soft_lutpair113";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__1_carry__0_i_1\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__1_carry__0_i_5\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__1_carry_i_2\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__1_carry_i_7\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry__0_i_2\ : label is "lutpair17";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry__0_i_3\ : label is "lutpair16";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry__0_i_7\ : label is "lutpair17";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_1\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_2\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_3\ : label is "lutpair20";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_4\ : label is "lutpair16";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_5\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_6\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_6_fu_2001_p2__21_carry_i_7\ : label is "lutpair20";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_10\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_12\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_18\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_20\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_9\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry_i_11\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry_i_14\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry_i_15\ : label is "soft_lutpair111";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM of ram_reg_i_24 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of ram_reg_i_26 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ram_reg_i_31 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ram_reg_i_34 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ram_reg_i_35 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ram_reg_i_36 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ram_reg_i_37 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ram_reg_i_39 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of ram_reg_i_40 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ram_reg_i_41 : label is "soft_lutpair109";
begin
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  D(7 downto 0) <= \^d\(7 downto 0);
  DI(2 downto 0) <= \^di\(2 downto 0);
  WEA(0) <= \^wea\(0);
  col_buf_2_val_2_0_fu_1759_p3(7 downto 0) <= \^col_buf_2_val_2_0_fu_1759_p3\(7 downto 0);
  \or_cond_i_i_reg_2637_reg[0]\ <= \^or_cond_i_i_reg_2637_reg[0]\;
  \or_cond_i_i_reg_2637_reg[0]_0\ <= \^or_cond_i_i_reg_2637_reg[0]_0\;
  p_15_in <= \^p_15_in\;
  p_18_in <= \^p_18_in\;
  \p_Val2_6_reg_2763_reg[3]\(2 downto 0) <= \^p_val2_6_reg_2763_reg[3]\(2 downto 0);
  \p_Val2_6_reg_2763_reg[7]\(3 downto 0) <= \^p_val2_6_reg_2763_reg[7]\(3 downto 0);
  \p_Val2_6_reg_2763_reg[7]_1\(1 downto 0) <= \^p_val2_6_reg_2763_reg[7]_1\(1 downto 0);
  \p_Val2_6_reg_2763_reg[7]_3\(2 downto 0) <= \^p_val2_6_reg_2763_reg[7]_3\(2 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
  ram_reg_9 <= \^ram_reg_9\;
  \src_kernel_win_2_va_2_fu_222_reg[0]\ <= \^src_kernel_win_2_va_2_fu_222_reg[0]\;
  \src_kernel_win_2_va_2_fu_222_reg[1]\ <= \^src_kernel_win_2_va_2_fu_222_reg[1]\;
  \src_kernel_win_2_va_2_fu_222_reg[2]\ <= \^src_kernel_win_2_va_2_fu_222_reg[2]\;
  \src_kernel_win_2_va_2_fu_222_reg[3]\ <= \^src_kernel_win_2_va_2_fu_222_reg[3]\;
  \src_kernel_win_2_va_2_fu_222_reg[4]\ <= \^src_kernel_win_2_va_2_fu_222_reg[4]\;
  \src_kernel_win_2_va_2_fu_222_reg[5]\ <= \^src_kernel_win_2_va_2_fu_222_reg[5]\;
  \src_kernel_win_2_va_2_fu_222_reg[6]\ <= \^src_kernel_win_2_va_2_fu_222_reg[6]\;
  \src_kernel_win_2_va_2_fu_222_reg[7]\ <= \^src_kernel_win_2_va_2_fu_222_reg[7]\;
  \tmp_68_reg_2768_reg[0]\(3 downto 0) <= \^tmp_68_reg_2768_reg[0]\(3 downto 0);
\or_cond_i_i_reg_2637[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^or_cond_i_i_reg_2637_reg[0]\,
      I1 => \tmp_18_reg_2279_reg[10]\(0),
      O => \^or_cond_i_i_reg_2637_reg[0]_0\
    );
\p_Val2_6_fu_2001_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[4]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(4),
      O => \^p_val2_6_reg_2763_reg[7]_1\(1)
    );
\p_Val2_6_fu_2001_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[3]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(3),
      O => \^p_val2_6_reg_2763_reg[7]_1\(0)
    );
\p_Val2_6_fu_2001_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[7]\(5),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[5]\,
      I2 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[6]\,
      I4 => \row_assign_9_0_2_t_reg_2615_reg[1]\(3),
      I5 => \src_kernel_win_2_va_3_fu_226_reg[7]\(6),
      O => \p_Val2_6_reg_2763_reg[7]_0\(2)
    );
\p_Val2_6_fu_2001_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^p_val2_6_reg_2763_reg[7]_1\(1),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[5]\,
      I2 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      I3 => \src_kernel_win_2_va_3_fu_226_reg[7]\(5),
      O => \p_Val2_6_reg_2763_reg[7]_0\(1)
    );
\p_Val2_6_fu_2001_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[4]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(4),
      I3 => \^p_val2_6_reg_2763_reg[7]_1\(0),
      O => \p_Val2_6_reg_2763_reg[7]_0\(0)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => O(3),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[2]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(2),
      O => \^p_val2_6_reg_2763_reg[7]\(3)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => O(2),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      O => \^p_val2_6_reg_2763_reg[7]\(2)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I1 => O(2),
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      O => \^p_val2_6_reg_2763_reg[7]\(1)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      I1 => O(1),
      O => \^p_val2_6_reg_2763_reg[7]\(0)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[3]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(3),
      I3 => \^p_val2_6_reg_2763_reg[7]\(3),
      O => \p_Val2_6_reg_2763_reg[7]_4\(3)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => O(3),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[2]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(2),
      I3 => \^p_val2_6_reg_2763_reg[7]\(2),
      O => \p_Val2_6_reg_2763_reg[7]_4\(2)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => O(2),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      I4 => O(1),
      O => \p_Val2_6_reg_2763_reg[7]_4\(1)
    );
\p_Val2_6_fu_2001_p2__1_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => O(1),
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      O => \p_Val2_6_reg_2763_reg[7]_4\(0)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(5),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[4]_1\(0),
      I2 => \^d\(5),
      O => \^p_val2_6_reg_2763_reg[7]_3\(2)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(4),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(3),
      I2 => \^d\(4),
      O => \^p_val2_6_reg_2763_reg[7]_3\(1)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(3),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(2),
      I2 => \^d\(3),
      O => \^p_val2_6_reg_2763_reg[7]_3\(0)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^d\(6),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[4]_1\(1),
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(6),
      I3 => \src_kernel_win_2_va_1_fu_218_reg[7]\(7),
      I4 => \src_kernel_win_2_va_3_fu_226_reg[4]_1\(2),
      I5 => \^d\(7),
      O => \p_Val2_6_reg_2763_reg[7]_2\(3)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^p_val2_6_reg_2763_reg[7]_3\(2),
      I1 => \src_kernel_win_2_va_1_fu_218_reg[7]\(6),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[4]_1\(1),
      I3 => \^d\(6),
      O => \p_Val2_6_reg_2763_reg[7]_2\(2)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(5),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[4]_1\(0),
      I2 => \^d\(5),
      I3 => \^p_val2_6_reg_2763_reg[7]_3\(1),
      O => \p_Val2_6_reg_2763_reg[7]_2\(1)
    );
\p_Val2_6_fu_2001_p2__21_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(4),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(3),
      I2 => \^d\(4),
      I3 => \^p_val2_6_reg_2763_reg[7]_3\(0),
      O => \p_Val2_6_reg_2763_reg[7]_2\(0)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(2),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(1),
      I2 => \^d\(2),
      O => \^p_val2_6_reg_2763_reg[3]\(2)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(1),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(0),
      I2 => \^d\(1),
      O => \^p_val2_6_reg_2763_reg[3]\(1)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => O(0),
      I1 => \src_kernel_win_2_va_1_fu_218_reg[7]\(0),
      I2 => \^d\(0),
      O => \^p_val2_6_reg_2763_reg[3]\(0)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(3),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(2),
      I2 => \^d\(3),
      I3 => \^p_val2_6_reg_2763_reg[3]\(2),
      O => \p_Val2_6_reg_2763_reg[3]_0\(3)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(2),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(1),
      I2 => \^d\(2),
      I3 => \^p_val2_6_reg_2763_reg[3]\(1),
      O => \p_Val2_6_reg_2763_reg[3]_0\(2)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(1),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(0),
      I2 => \^d\(1),
      I3 => \^p_val2_6_reg_2763_reg[3]\(0),
      O => \p_Val2_6_reg_2763_reg[3]_0\(1)
    );
\p_Val2_6_fu_2001_p2__21_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => O(0),
      I1 => \src_kernel_win_2_va_1_fu_218_reg[7]\(0),
      I2 => \^d\(0),
      O => \p_Val2_6_reg_2763_reg[3]_0\(0)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(7),
      I1 => \p_Val2_s_fu_1969_p2__25_carry__0_i_9_n_0\,
      I2 => \p_Val2_s_fu_1969_p2__25_carry__0_i_10_n_0\,
      O => \^tmp_68_reg_2768_reg[0]\(3)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[4]_0\,
      I1 => tmp67_fu_1953_p2(6),
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[5]\,
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_10_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^src_kernel_win_2_va_2_fu_222_reg[5]\,
      I1 => tmp67_fu_1953_p2(6),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[4]_0\,
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_11_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[3]_0\,
      I1 => tmp67_fu_1953_p2(5),
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[4]\,
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_12_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[4]_2\,
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(6),
      I2 => tmp67_fu_1953_p2(7),
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[6]\,
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_18_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555655560000"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[7]\(3),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I3 => \src_kernel_win_2_va_3_fu_226_reg[7]\(2),
      I4 => tmp67_fu_1953_p2(4),
      I5 => \^src_kernel_win_2_va_2_fu_222_reg[3]\,
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_19_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(6),
      I1 => \p_Val2_s_fu_1969_p2__25_carry__0_i_11_n_0\,
      I2 => \p_Val2_s_fu_1969_p2__25_carry__0_i_12_n_0\,
      O => \^tmp_68_reg_2768_reg[0]\(2)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^src_kernel_win_2_va_2_fu_222_reg[4]\,
      I1 => tmp67_fu_1953_p2(5),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[3]_0\,
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_20_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(5),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[4]\,
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[4]\,
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[3]\,
      I4 => tmp67_fu_1953_p2(4),
      I5 => \src_kernel_win_2_va_3_fu_226_reg[2]_0\,
      O => \^tmp_68_reg_2768_reg[0]\(1)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(4),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[3]\,
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[3]\,
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[2]\,
      I4 => tmp67_fu_1953_p2(3),
      I5 => \src_kernel_win_2_va_3_fu_226_reg[1]\,
      O => \^tmp_68_reg_2768_reg[0]\(0)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^tmp_68_reg_2768_reg[0]\(3),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]_0\,
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[7]\,
      I3 => \p_Val2_s_fu_1969_p2__25_carry__0_i_18_n_0\,
      O => \tmp_68_reg_2768_reg[0]_1\(3)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry__0_i_12_n_0\,
      I1 => \p_Val2_s_fu_1969_p2__25_carry__0_i_11_n_0\,
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(6),
      I3 => \p_Val2_s_fu_1969_p2__25_carry__0_i_9_n_0\,
      I4 => \src_kernel_win_2_va_1_fu_218_reg[7]\(7),
      I5 => \p_Val2_s_fu_1969_p2__25_carry__0_i_10_n_0\,
      O => \tmp_68_reg_2768_reg[0]_1\(2)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry__0_i_19_n_0\,
      I1 => \p_Val2_s_fu_1969_p2__25_carry__0_i_20_n_0\,
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(5),
      I3 => \p_Val2_s_fu_1969_p2__25_carry__0_i_11_n_0\,
      I4 => \src_kernel_win_2_va_1_fu_218_reg[7]\(6),
      I5 => \p_Val2_s_fu_1969_p2__25_carry__0_i_12_n_0\,
      O => \tmp_68_reg_2768_reg[0]_1\(1)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry_i_14_n_0\,
      I1 => \p_Val2_s_fu_1969_p2__25_carry_i_13_n_0\,
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(4),
      I3 => \p_Val2_s_fu_1969_p2__25_carry__0_i_20_n_0\,
      I4 => \src_kernel_win_2_va_1_fu_218_reg[7]\(5),
      I5 => \p_Val2_s_fu_1969_p2__25_carry__0_i_19_n_0\,
      O => \tmp_68_reg_2768_reg[0]_1\(0)
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[4]_2\,
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(6),
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[6]\,
      I3 => tmp67_fu_1953_p2(7),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_9_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[7]_0\,
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[7]\,
      I2 => \p_Val2_s_fu_1969_p2__25_carry__0_i_18_n_0\,
      O => \tmp_68_reg_2768_reg[2]\(0)
    );
\p_Val2_s_fu_1969_p2__25_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1871E78E71E78E18"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry__0_i_18_n_0\,
      I1 => \^src_kernel_win_2_va_2_fu_222_reg[7]\,
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(7),
      I3 => \src_kernel_win_2_va_3_fu_226_reg[6]\,
      I4 => \row_assign_9_0_2_t_reg_2615_reg[1]_0\(0),
      I5 => tmp67_fu_1953_p2(8),
      O => \tmp_68_reg_2768_reg[2]_0\(0)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(3),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[2]\,
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[2]\,
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      I4 => tmp67_fu_1953_p2(2),
      I5 => \src_kernel_win_2_va_3_fu_226_reg[0]\,
      O => \^di\(2)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp67_fu_1953_p2(1),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I2 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      O => \p_Val2_s_fu_1969_p2__25_carry_i_10_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I2 => tmp67_fu_1953_p2(2),
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      O => \p_Val2_s_fu_1969_p2__25_carry_i_11_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699996"
    )
        port map (
      I0 => \^src_kernel_win_2_va_2_fu_222_reg[2]\,
      I1 => tmp67_fu_1953_p2(3),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I3 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I4 => \src_kernel_win_2_va_3_fu_226_reg[7]\(2),
      O => \p_Val2_s_fu_1969_p2__25_carry_i_12_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \^src_kernel_win_2_va_2_fu_222_reg[3]\,
      I1 => tmp67_fu_1953_p2(4),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(2),
      I3 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I4 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I5 => \src_kernel_win_2_va_3_fu_226_reg[7]\(3),
      O => \p_Val2_s_fu_1969_p2__25_carry_i_13_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF565600"
    )
        port map (
      I0 => \src_kernel_win_2_va_3_fu_226_reg[7]\(2),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I3 => tmp67_fu_1953_p2(3),
      I4 => \^src_kernel_win_2_va_2_fu_222_reg[2]\,
      O => \p_Val2_s_fu_1969_p2__25_carry_i_14_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      I1 => tmp67_fu_1953_p2(2),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I3 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      O => \p_Val2_s_fu_1969_p2__25_carry_i_15_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DD7D77D14414114"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(2),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(1),
      I2 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I3 => tmp67_fu_1953_p2(2),
      I4 => \^src_kernel_win_2_va_2_fu_222_reg[1]\,
      I5 => \p_Val2_s_fu_1969_p2__25_carry_i_10_n_0\,
      O => \^di\(1)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77DD77D4114D77D"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(1),
      I1 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I2 => tmp67_fu_1953_p2(1),
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      I4 => \src_kernel_win_2_va_1_fu_218_reg[7]\(0),
      I5 => tmp67_fu_1953_p2(0),
      O => \^di\(0)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry_i_11_n_0\,
      I1 => \p_Val2_s_fu_1969_p2__25_carry_i_12_n_0\,
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(3),
      I3 => \p_Val2_s_fu_1969_p2__25_carry_i_13_n_0\,
      I4 => \src_kernel_win_2_va_1_fu_218_reg[7]\(4),
      I5 => \p_Val2_s_fu_1969_p2__25_carry_i_14_n_0\,
      O => \tmp_68_reg_2768_reg[0]_2\(3)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry_i_10_n_0\,
      I1 => \p_Val2_s_fu_1969_p2__25_carry_i_15_n_0\,
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(2),
      I3 => \p_Val2_s_fu_1969_p2__25_carry_i_12_n_0\,
      I4 => \src_kernel_win_2_va_1_fu_218_reg[7]\(3),
      I5 => \p_Val2_s_fu_1969_p2__25_carry_i_11_n_0\,
      O => \tmp_68_reg_2768_reg[0]_2\(2)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \^di\(0),
      I1 => \p_Val2_s_fu_1969_p2__25_carry_i_15_n_0\,
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(2),
      I3 => tmp67_fu_1953_p2(1),
      I4 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      I5 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      O => \tmp_68_reg_2768_reg[0]_2\(1)
    );
\p_Val2_s_fu_1969_p2__25_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => \src_kernel_win_2_va_1_fu_218_reg[7]\(0),
      I1 => tmp67_fu_1953_p2(0),
      I2 => \src_kernel_win_2_va_1_fu_218_reg[7]\(1),
      I3 => \^src_kernel_win_2_va_2_fu_222_reg[0]\,
      I4 => tmp67_fu_1953_p2(1),
      I5 => \src_kernel_win_2_va_3_fu_226_reg[7]\(0),
      O => \tmp_68_reg_2768_reg[0]_2\(0)
    );
\p_Val2_s_fu_1969_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(7),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(3),
      O => \tmp_68_reg_2768_reg[0]_0\(3)
    );
\p_Val2_s_fu_1969_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      O => \tmp_68_reg_2768_reg[0]_0\(2)
    );
\p_Val2_s_fu_1969_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      O => \tmp_68_reg_2768_reg[0]_0\(1)
    );
\p_Val2_s_fu_1969_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      O => \tmp_68_reg_2768_reg[0]_0\(0)
    );
p_Val2_s_fu_1969_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => O(3),
      O => S(3)
    );
p_Val2_s_fu_1969_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => O(2),
      O => S(2)
    );
p_Val2_s_fu_1969_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => O(1),
      O => S(1)
    );
p_Val2_s_fu_1969_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => O(0),
      O => S(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => \^addrbwraddr\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_10(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_2_val_5_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^p_15_in\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => E(0),
      I1 => \ce1253_out__1\,
      I2 => \tmp_13_reg_2582_reg[0]\,
      O => \^wea\(0)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_9\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_38_n_0,
      I4 => p_assign_2_fu_959_p2(2),
      O => \^addrbwraddr\(2)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151FF5EA000AE0"
    )
        port map (
      I0 => CO(0),
      I1 => \tmp_18_reg_2279_reg[10]\(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]\,
      I3 => \p_027_0_i_reg_524_reg[9]\(1),
      I4 => \p_027_0_i_reg_524_reg[9]\(0),
      I5 => p_assign_2_fu_959_p2(1),
      O => \^addrbwraddr\(1)
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0E"
    )
        port map (
      I0 => CO(0),
      I1 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I2 => \p_027_0_i_reg_524_reg[9]\(0),
      I3 => p_assign_2_fu_959_p2(0),
      O => \^addrbwraddr\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_18_in\,
      I1 => ap_enable_reg_pp0_iter0,
      O => \^p_15_in\
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \ap_NS_fsm3__18\,
      O => \^p_18_in\
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFE0001"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(8),
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_3\,
      I3 => \p_027_0_i_reg_524_reg[9]\(7),
      I4 => \p_027_0_i_reg_524_reg[9]\(9),
      I5 => \^ram_reg_5\,
      O => \^ram_reg_7\
    );
ram_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(8),
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_3\,
      I3 => \p_027_0_i_reg_524_reg[9]\(7),
      I4 => \p_027_0_i_reg_524_reg[9]\(9),
      O => ram_reg_i_24_n_0
    );
ram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA8AAA9AAA9"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(8),
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_3\,
      I3 => \p_027_0_i_reg_524_reg[9]\(7),
      I4 => \p_027_0_i_reg_524_reg[9]\(9),
      I5 => \^ram_reg_5\,
      O => \^ram_reg_6\
    );
ram_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(7),
      I1 => \^ram_reg_3\,
      I2 => \p_027_0_i_reg_524_reg[9]\(6),
      I3 => \p_027_0_i_reg_524_reg[9]\(8),
      O => ram_reg_i_26_n_0
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC03FC02FC03FC03"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(8),
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_3\,
      I3 => \p_027_0_i_reg_524_reg[9]\(7),
      I4 => \p_027_0_i_reg_524_reg[9]\(9),
      I5 => \^ram_reg_5\,
      O => \^ram_reg_4\
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(6),
      I1 => \^ram_reg_3\,
      I2 => \p_027_0_i_reg_524_reg[9]\(7),
      O => ram_reg_i_28_n_0
    );
ram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(4),
      I1 => \p_027_0_i_reg_524_reg[9]\(2),
      I2 => \p_027_0_i_reg_524_reg[9]\(0),
      I3 => \p_027_0_i_reg_524_reg[9]\(1),
      I4 => \p_027_0_i_reg_524_reg[9]\(3),
      I5 => \p_027_0_i_reg_524_reg[9]\(5),
      O => \^ram_reg_3\
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C2C3C3C3C3"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(8),
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_3\,
      I3 => \p_027_0_i_reg_524_reg[9]\(7),
      I4 => \p_027_0_i_reg_524_reg[9]\(9),
      I5 => ram_reg_i_40_n_0,
      O => \^ram_reg_2\
    );
ram_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7447"
    )
        port map (
      I0 => ram_reg_i_32_n_0,
      I1 => \^or_cond_i_i_reg_2637_reg[0]\,
      I2 => ram_reg_i_41_n_0,
      I3 => \p_027_0_i_reg_524_reg[9]\(5),
      O => \^ram_reg_1\
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(4),
      I1 => \p_027_0_i_reg_524_reg[9]\(2),
      I2 => \p_027_0_i_reg_524_reg[9]\(0),
      I3 => \p_027_0_i_reg_524_reg[9]\(1),
      I4 => \p_027_0_i_reg_524_reg[9]\(3),
      I5 => \p_027_0_i_reg_524_reg[9]\(5),
      O => ram_reg_i_32_n_0
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCB33333334"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(0),
      I1 => \^or_cond_i_i_reg_2637_reg[0]\,
      I2 => \p_027_0_i_reg_524_reg[9]\(3),
      I3 => \p_027_0_i_reg_524_reg[9]\(1),
      I4 => \p_027_0_i_reg_524_reg[9]\(2),
      I5 => \p_027_0_i_reg_524_reg[9]\(4),
      O => \^ram_reg_0\
    );
ram_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(3),
      I1 => \p_027_0_i_reg_524_reg[9]\(1),
      I2 => \p_027_0_i_reg_524_reg[9]\(0),
      I3 => \p_027_0_i_reg_524_reg[9]\(2),
      I4 => \p_027_0_i_reg_524_reg[9]\(4),
      O => ram_reg_i_34_n_0
    );
ram_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCB3334"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(0),
      I1 => \^or_cond_i_i_reg_2637_reg[0]\,
      I2 => \p_027_0_i_reg_524_reg[9]\(2),
      I3 => \p_027_0_i_reg_524_reg[9]\(1),
      I4 => \p_027_0_i_reg_524_reg[9]\(3),
      O => \^ram_reg_8\
    );
ram_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(2),
      I1 => \p_027_0_i_reg_524_reg[9]\(0),
      I2 => \p_027_0_i_reg_524_reg[9]\(1),
      I3 => \p_027_0_i_reg_524_reg[9]\(3),
      O => ram_reg_i_36_n_0
    );
ram_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB34"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(0),
      I1 => \^or_cond_i_i_reg_2637_reg[0]\,
      I2 => \p_027_0_i_reg_524_reg[9]\(1),
      I3 => \p_027_0_i_reg_524_reg[9]\(2),
      O => \^ram_reg_9\
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(1),
      I1 => \p_027_0_i_reg_524_reg[9]\(0),
      I2 => \p_027_0_i_reg_524_reg[9]\(2),
      O => ram_reg_i_38_n_0
    );
ram_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(8),
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_3\,
      I3 => \p_027_0_i_reg_524_reg[9]\(7),
      I4 => \p_027_0_i_reg_524_reg[9]\(9),
      O => \^or_cond_i_i_reg_2637_reg[0]\
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_24_n_0,
      I4 => p_assign_2_fu_959_p2(9),
      O => \^addrbwraddr\(9)
    );
ram_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(4),
      I1 => \p_027_0_i_reg_524_reg[9]\(2),
      I2 => \p_027_0_i_reg_524_reg[9]\(1),
      I3 => \p_027_0_i_reg_524_reg[9]\(3),
      I4 => \p_027_0_i_reg_524_reg[9]\(5),
      O => ram_reg_i_40_n_0
    );
ram_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(3),
      I1 => \p_027_0_i_reg_524_reg[9]\(1),
      I2 => \p_027_0_i_reg_524_reg[9]\(2),
      I3 => \p_027_0_i_reg_524_reg[9]\(4),
      O => ram_reg_i_41_n_0
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_26_n_0,
      I4 => p_assign_2_fu_959_p2(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_28_n_0,
      I4 => p_assign_2_fu_959_p2(7),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999F0FF9999F000"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \p_027_0_i_reg_524_reg[9]\(6),
      I2 => \^ram_reg_2\,
      I3 => CO(0),
      I4 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I5 => p_assign_2_fu_959_p2(6),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_32_n_0,
      I4 => p_assign_2_fu_959_p2(5),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_34_n_0,
      I4 => p_assign_2_fu_959_p2(4),
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFB08F8"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => CO(0),
      I2 => \^or_cond_i_i_reg_2637_reg[0]_0\,
      I3 => ram_reg_i_36_n_0,
      I4 => p_assign_2_fu_959_p2(3),
      O => \^addrbwraddr\(3)
    );
\right_border_buf_2_1_fu_258[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(0)
    );
\right_border_buf_2_1_fu_258[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(1)
    );
\right_border_buf_2_1_fu_258[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(2)
    );
\right_border_buf_2_1_fu_258[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(3)
    );
\right_border_buf_2_1_fu_258[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(4)
    );
\right_border_buf_2_1_fu_258[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(5)
    );
\right_border_buf_2_1_fu_258[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(6)
    );
\right_border_buf_2_1_fu_258[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_2_val_5_q0(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_1_fu_258_reg[7]\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_s_fu_246_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_2_0_fu_1759_p3\(7)
    );
\src_kernel_win_2_va_2_fu_222[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(0),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(0),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(0),
      O => \^src_kernel_win_2_va_2_fu_222_reg[0]\
    );
\src_kernel_win_2_va_2_fu_222[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(1),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(1),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(1),
      O => \^src_kernel_win_2_va_2_fu_222_reg[1]\
    );
\src_kernel_win_2_va_2_fu_222[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(2),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(2),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(2),
      O => \^src_kernel_win_2_va_2_fu_222_reg[2]\
    );
\src_kernel_win_2_va_2_fu_222[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(3),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(3),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(3),
      O => \^src_kernel_win_2_va_2_fu_222_reg[3]\
    );
\src_kernel_win_2_va_2_fu_222[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(4),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(4),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(4),
      O => \^src_kernel_win_2_va_2_fu_222_reg[4]\
    );
\src_kernel_win_2_va_2_fu_222[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(5),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(5),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(5),
      O => \^src_kernel_win_2_va_2_fu_222_reg[5]\
    );
\src_kernel_win_2_va_2_fu_222[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(6),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(6),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(6),
      O => \^src_kernel_win_2_va_2_fu_222_reg[6]\
    );
\src_kernel_win_2_va_2_fu_222[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(7),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(7),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_11(7),
      O => \^src_kernel_win_2_va_2_fu_222_reg[7]\
    );
\src_kernel_win_2_va_fu_214[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(0),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(0),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(0),
      O => \^d\(0)
    );
\src_kernel_win_2_va_fu_214[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(1),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(1),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(1),
      O => \^d\(1)
    );
\src_kernel_win_2_va_fu_214[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(2),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(2),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(2),
      O => \^d\(2)
    );
\src_kernel_win_2_va_fu_214[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(3),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(3),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(3),
      O => \^d\(3)
    );
\src_kernel_win_2_va_fu_214[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(4),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(4),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(4),
      O => \^d\(4)
    );
\src_kernel_win_2_va_fu_214[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(5),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(5),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(5),
      O => \^d\(5)
    );
\src_kernel_win_2_va_fu_214[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(6),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(6),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(6),
      O => \^d\(6)
    );
\src_kernel_win_2_va_fu_214[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_2_val_2_0_fu_1759_p3\(7),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_11(7),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_0_0_fu_1723_p3(7),
      O => \^d\(7)
    );
\tmp_30_fu_954_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg[9]\(5),
      I1 => \p_027_0_i_reg_524_reg[9]\(3),
      I2 => \p_027_0_i_reg_524_reg[9]\(1),
      I3 => \p_027_0_i_reg_524_reg[9]\(2),
      I4 => \p_027_0_i_reg_524_reg[9]\(4),
      I5 => \p_027_0_i_reg_524_reg[9]\(6),
      O => \^ram_reg_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_10 is
  port (
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_1_va_2_fu_198_reg[0]\ : out STD_LOGIC;
    \src_kernel_win_1_va_2_fu_198_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_1_va_2_fu_198_reg[2]\ : out STD_LOGIC;
    \tmp_55_reg_2752_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_1_va_2_fu_198_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_1_va_2_fu_198_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_1_va_2_fu_198_reg[5]\ : out STD_LOGIC;
    \tmp_55_reg_2752_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_1_va_2_fu_198_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_2_0_fu_1436_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_2_fu_198_reg[6]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_3_reg_2747_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_3_reg_2747_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_1_fu_194_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp59_fu_1639_p2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[7]_0\ : in STD_LOGIC;
    row_assign_9_1_0_t_reg_2622 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_1_val_0_0_fu_1400_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_9_0_1_t_reg_2608_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_1_4_fu_298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_5_fu_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \row_assign_9_0_2_t_reg_2615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[6]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_1_va_3_fu_202_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_10 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_10 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^col_buf_1_val_2_0_fu_1436_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_val2_3_reg_2747_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_val2_3_reg_2747_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_val2_3_reg_2747_reg[7]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_val2_3_reg_2747_reg[7]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_15_n_0\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[1]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[4]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[6]\ : STD_LOGIC;
  signal \^src_kernel_win_1_va_2_fu_198_reg[7]\ : STD_LOGIC;
  signal \^tmp_55_reg_2752_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__1_carry__0_i_1\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__1_carry__0_i_5\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__1_carry_i_2\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__1_carry_i_7\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry__0_i_2\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry__0_i_3\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry__0_i_7\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_1\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_2\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_3\ : label is "lutpair19";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_4\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_5\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_6\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_3_fu_1687_p2__21_carry_i_7\ : label is "lutpair19";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_10\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_12\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_18\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_20\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_9\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry_i_11\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry_i_12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry_i_14\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry_i_15\ : label is "soft_lutpair101";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DI(2 downto 0) <= \^di\(2 downto 0);
  col_buf_1_val_2_0_fu_1436_p3(7 downto 0) <= \^col_buf_1_val_2_0_fu_1436_p3\(7 downto 0);
  \p_Val2_3_reg_2747_reg[3]\(2 downto 0) <= \^p_val2_3_reg_2747_reg[3]\(2 downto 0);
  \p_Val2_3_reg_2747_reg[7]\(3 downto 0) <= \^p_val2_3_reg_2747_reg[7]\(3 downto 0);
  \p_Val2_3_reg_2747_reg[7]_1\(1 downto 0) <= \^p_val2_3_reg_2747_reg[7]_1\(1 downto 0);
  \p_Val2_3_reg_2747_reg[7]_3\(2 downto 0) <= \^p_val2_3_reg_2747_reg[7]_3\(2 downto 0);
  \src_kernel_win_1_va_2_fu_198_reg[0]\ <= \^src_kernel_win_1_va_2_fu_198_reg[0]\;
  \src_kernel_win_1_va_2_fu_198_reg[1]\ <= \^src_kernel_win_1_va_2_fu_198_reg[1]\;
  \src_kernel_win_1_va_2_fu_198_reg[2]\ <= \^src_kernel_win_1_va_2_fu_198_reg[2]\;
  \src_kernel_win_1_va_2_fu_198_reg[3]\ <= \^src_kernel_win_1_va_2_fu_198_reg[3]\;
  \src_kernel_win_1_va_2_fu_198_reg[4]\ <= \^src_kernel_win_1_va_2_fu_198_reg[4]\;
  \src_kernel_win_1_va_2_fu_198_reg[5]\ <= \^src_kernel_win_1_va_2_fu_198_reg[5]\;
  \src_kernel_win_1_va_2_fu_198_reg[6]\ <= \^src_kernel_win_1_va_2_fu_198_reg[6]\;
  \src_kernel_win_1_va_2_fu_198_reg[7]\ <= \^src_kernel_win_1_va_2_fu_198_reg[7]\;
  \tmp_55_reg_2752_reg[0]\(3 downto 0) <= \^tmp_55_reg_2752_reg[0]\(3 downto 0);
\p_Val2_3_fu_1687_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[4]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(4),
      O => \^p_val2_3_reg_2747_reg[7]_1\(1)
    );
\p_Val2_3_fu_1687_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[3]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(3),
      O => \^p_val2_3_reg_2747_reg[7]_1\(0)
    );
\p_Val2_3_fu_1687_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[7]\(5),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[5]\,
      I2 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[6]\,
      I4 => \row_assign_9_0_2_t_reg_2615_reg[1]\(3),
      I5 => \src_kernel_win_1_va_3_fu_202_reg[7]\(6),
      O => \p_Val2_3_reg_2747_reg[7]_0\(2)
    );
\p_Val2_3_fu_1687_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^p_val2_3_reg_2747_reg[7]_1\(1),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[5]\,
      I2 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      I3 => \src_kernel_win_1_va_3_fu_202_reg[7]\(5),
      O => \p_Val2_3_reg_2747_reg[7]_0\(1)
    );
\p_Val2_3_fu_1687_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[4]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(4),
      I3 => \^p_val2_3_reg_2747_reg[7]_1\(0),
      O => \p_Val2_3_reg_2747_reg[7]_0\(0)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => O(3),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[2]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(2),
      O => \^p_val2_3_reg_2747_reg[7]\(3)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => O(2),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      O => \^p_val2_3_reg_2747_reg[7]\(2)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I1 => O(2),
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      O => \^p_val2_3_reg_2747_reg[7]\(1)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      I1 => O(1),
      O => \^p_val2_3_reg_2747_reg[7]\(0)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[3]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(3),
      I3 => \^p_val2_3_reg_2747_reg[7]\(3),
      O => \p_Val2_3_reg_2747_reg[7]_4\(3)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => O(3),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[2]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(2),
      I3 => \^p_val2_3_reg_2747_reg[7]\(2),
      O => \p_Val2_3_reg_2747_reg[7]_4\(2)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => O(2),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      I4 => O(1),
      O => \p_Val2_3_reg_2747_reg[7]_4\(1)
    );
\p_Val2_3_fu_1687_p2__1_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => O(1),
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      O => \p_Val2_3_reg_2747_reg[7]_4\(0)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(5),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[4]_1\(0),
      I2 => \^d\(5),
      O => \^p_val2_3_reg_2747_reg[7]_3\(2)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(4),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(3),
      I2 => \^d\(4),
      O => \^p_val2_3_reg_2747_reg[7]_3\(1)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(3),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(2),
      I2 => \^d\(3),
      O => \^p_val2_3_reg_2747_reg[7]_3\(0)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^d\(6),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[4]_1\(1),
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(6),
      I3 => \src_kernel_win_1_va_1_fu_194_reg[7]\(7),
      I4 => \src_kernel_win_1_va_3_fu_202_reg[4]_1\(2),
      I5 => \^d\(7),
      O => \p_Val2_3_reg_2747_reg[7]_2\(3)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^p_val2_3_reg_2747_reg[7]_3\(2),
      I1 => \src_kernel_win_1_va_1_fu_194_reg[7]\(6),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[4]_1\(1),
      I3 => \^d\(6),
      O => \p_Val2_3_reg_2747_reg[7]_2\(2)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(5),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[4]_1\(0),
      I2 => \^d\(5),
      I3 => \^p_val2_3_reg_2747_reg[7]_3\(1),
      O => \p_Val2_3_reg_2747_reg[7]_2\(1)
    );
\p_Val2_3_fu_1687_p2__21_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(4),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(3),
      I2 => \^d\(4),
      I3 => \^p_val2_3_reg_2747_reg[7]_3\(0),
      O => \p_Val2_3_reg_2747_reg[7]_2\(0)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(2),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(1),
      I2 => \^d\(2),
      O => \^p_val2_3_reg_2747_reg[3]\(2)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(1),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(0),
      I2 => \^d\(1),
      O => \^p_val2_3_reg_2747_reg[3]\(1)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => O(0),
      I1 => \src_kernel_win_1_va_1_fu_194_reg[7]\(0),
      I2 => \^d\(0),
      O => \^p_val2_3_reg_2747_reg[3]\(0)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(3),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(2),
      I2 => \^d\(3),
      I3 => \^p_val2_3_reg_2747_reg[3]\(2),
      O => \p_Val2_3_reg_2747_reg[3]_0\(3)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(2),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(1),
      I2 => \^d\(2),
      I3 => \^p_val2_3_reg_2747_reg[3]\(1),
      O => \p_Val2_3_reg_2747_reg[3]_0\(2)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(1),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(0),
      I2 => \^d\(1),
      I3 => \^p_val2_3_reg_2747_reg[3]\(0),
      O => \p_Val2_3_reg_2747_reg[3]_0\(1)
    );
\p_Val2_3_fu_1687_p2__21_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => O(0),
      I1 => \src_kernel_win_1_va_1_fu_194_reg[7]\(0),
      I2 => \^d\(0),
      O => \p_Val2_3_reg_2747_reg[3]_0\(0)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(7),
      I1 => \p_Val2_5_fu_1655_p2__25_carry__0_i_9_n_0\,
      I2 => \p_Val2_5_fu_1655_p2__25_carry__0_i_10_n_0\,
      O => \^tmp_55_reg_2752_reg[0]\(3)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[4]_0\,
      I1 => tmp59_fu_1639_p2(6),
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[5]\,
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_10_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^src_kernel_win_1_va_2_fu_198_reg[5]\,
      I1 => tmp59_fu_1639_p2(6),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[4]_0\,
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_11_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[3]_0\,
      I1 => tmp59_fu_1639_p2(5),
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[4]\,
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_12_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[4]_2\,
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(6),
      I2 => tmp59_fu_1639_p2(7),
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[6]\,
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_18_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555655560000"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[7]\(3),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I3 => \src_kernel_win_1_va_3_fu_202_reg[7]\(2),
      I4 => tmp59_fu_1639_p2(4),
      I5 => \^src_kernel_win_1_va_2_fu_198_reg[3]\,
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_19_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(6),
      I1 => \p_Val2_5_fu_1655_p2__25_carry__0_i_11_n_0\,
      I2 => \p_Val2_5_fu_1655_p2__25_carry__0_i_12_n_0\,
      O => \^tmp_55_reg_2752_reg[0]\(2)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^src_kernel_win_1_va_2_fu_198_reg[4]\,
      I1 => tmp59_fu_1639_p2(5),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[3]_0\,
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_20_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(5),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[4]\,
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[4]\,
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[3]\,
      I4 => tmp59_fu_1639_p2(4),
      I5 => \src_kernel_win_1_va_3_fu_202_reg[2]_0\,
      O => \^tmp_55_reg_2752_reg[0]\(1)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(4),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[3]\,
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[3]\,
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[2]\,
      I4 => tmp59_fu_1639_p2(3),
      I5 => \src_kernel_win_1_va_3_fu_202_reg[1]\,
      O => \^tmp_55_reg_2752_reg[0]\(0)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^tmp_55_reg_2752_reg[0]\(3),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]_0\,
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[7]\,
      I3 => \p_Val2_5_fu_1655_p2__25_carry__0_i_18_n_0\,
      O => \tmp_55_reg_2752_reg[0]_1\(3)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry__0_i_12_n_0\,
      I1 => \p_Val2_5_fu_1655_p2__25_carry__0_i_11_n_0\,
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(6),
      I3 => \p_Val2_5_fu_1655_p2__25_carry__0_i_9_n_0\,
      I4 => \src_kernel_win_1_va_1_fu_194_reg[7]\(7),
      I5 => \p_Val2_5_fu_1655_p2__25_carry__0_i_10_n_0\,
      O => \tmp_55_reg_2752_reg[0]_1\(2)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry__0_i_19_n_0\,
      I1 => \p_Val2_5_fu_1655_p2__25_carry__0_i_20_n_0\,
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(5),
      I3 => \p_Val2_5_fu_1655_p2__25_carry__0_i_11_n_0\,
      I4 => \src_kernel_win_1_va_1_fu_194_reg[7]\(6),
      I5 => \p_Val2_5_fu_1655_p2__25_carry__0_i_12_n_0\,
      O => \tmp_55_reg_2752_reg[0]_1\(1)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry_i_14_n_0\,
      I1 => \p_Val2_5_fu_1655_p2__25_carry_i_13_n_0\,
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(4),
      I3 => \p_Val2_5_fu_1655_p2__25_carry__0_i_20_n_0\,
      I4 => \src_kernel_win_1_va_1_fu_194_reg[7]\(5),
      I5 => \p_Val2_5_fu_1655_p2__25_carry__0_i_19_n_0\,
      O => \tmp_55_reg_2752_reg[0]_1\(0)
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[4]_2\,
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(6),
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[6]\,
      I3 => tmp59_fu_1639_p2(7),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_9_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[7]_0\,
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[7]\,
      I2 => \p_Val2_5_fu_1655_p2__25_carry__0_i_18_n_0\,
      O => \tmp_55_reg_2752_reg[2]\(0)
    );
\p_Val2_5_fu_1655_p2__25_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1871E78E71E78E18"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry__0_i_18_n_0\,
      I1 => \^src_kernel_win_1_va_2_fu_198_reg[7]\,
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(7),
      I3 => \src_kernel_win_1_va_3_fu_202_reg[6]\,
      I4 => CO(0),
      I5 => tmp59_fu_1639_p2(8),
      O => \tmp_55_reg_2752_reg[2]_0\(0)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(3),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[2]\,
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[2]\,
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      I4 => tmp59_fu_1639_p2(2),
      I5 => \src_kernel_win_1_va_3_fu_202_reg[0]\,
      O => \^di\(2)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp59_fu_1639_p2(1),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I2 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      O => \p_Val2_5_fu_1655_p2__25_carry_i_10_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I2 => tmp59_fu_1639_p2(2),
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      O => \p_Val2_5_fu_1655_p2__25_carry_i_11_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699996"
    )
        port map (
      I0 => \^src_kernel_win_1_va_2_fu_198_reg[2]\,
      I1 => tmp59_fu_1639_p2(3),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I3 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I4 => \src_kernel_win_1_va_3_fu_202_reg[7]\(2),
      O => \p_Val2_5_fu_1655_p2__25_carry_i_12_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \^src_kernel_win_1_va_2_fu_198_reg[3]\,
      I1 => tmp59_fu_1639_p2(4),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(2),
      I3 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I4 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I5 => \src_kernel_win_1_va_3_fu_202_reg[7]\(3),
      O => \p_Val2_5_fu_1655_p2__25_carry_i_13_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF565600"
    )
        port map (
      I0 => \src_kernel_win_1_va_3_fu_202_reg[7]\(2),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I3 => tmp59_fu_1639_p2(3),
      I4 => \^src_kernel_win_1_va_2_fu_198_reg[2]\,
      O => \p_Val2_5_fu_1655_p2__25_carry_i_14_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      I1 => tmp59_fu_1639_p2(2),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I3 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      O => \p_Val2_5_fu_1655_p2__25_carry_i_15_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DD7D77D14414114"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(2),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(1),
      I2 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I3 => tmp59_fu_1639_p2(2),
      I4 => \^src_kernel_win_1_va_2_fu_198_reg[1]\,
      I5 => \p_Val2_5_fu_1655_p2__25_carry_i_10_n_0\,
      O => \^di\(1)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77DD77D4114D77D"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(1),
      I1 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I2 => tmp59_fu_1639_p2(1),
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      I4 => \src_kernel_win_1_va_1_fu_194_reg[7]\(0),
      I5 => tmp59_fu_1639_p2(0),
      O => \^di\(0)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry_i_11_n_0\,
      I1 => \p_Val2_5_fu_1655_p2__25_carry_i_12_n_0\,
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(3),
      I3 => \p_Val2_5_fu_1655_p2__25_carry_i_13_n_0\,
      I4 => \src_kernel_win_1_va_1_fu_194_reg[7]\(4),
      I5 => \p_Val2_5_fu_1655_p2__25_carry_i_14_n_0\,
      O => \tmp_55_reg_2752_reg[0]_2\(3)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry_i_10_n_0\,
      I1 => \p_Val2_5_fu_1655_p2__25_carry_i_15_n_0\,
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(2),
      I3 => \p_Val2_5_fu_1655_p2__25_carry_i_12_n_0\,
      I4 => \src_kernel_win_1_va_1_fu_194_reg[7]\(3),
      I5 => \p_Val2_5_fu_1655_p2__25_carry_i_11_n_0\,
      O => \tmp_55_reg_2752_reg[0]_2\(2)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \^di\(0),
      I1 => \p_Val2_5_fu_1655_p2__25_carry_i_15_n_0\,
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(2),
      I3 => tmp59_fu_1639_p2(1),
      I4 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      I5 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      O => \tmp_55_reg_2752_reg[0]_2\(1)
    );
\p_Val2_5_fu_1655_p2__25_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => \src_kernel_win_1_va_1_fu_194_reg[7]\(0),
      I1 => tmp59_fu_1639_p2(0),
      I2 => \src_kernel_win_1_va_1_fu_194_reg[7]\(1),
      I3 => \^src_kernel_win_1_va_2_fu_198_reg[0]\,
      I4 => tmp59_fu_1639_p2(1),
      I5 => \src_kernel_win_1_va_3_fu_202_reg[7]\(0),
      O => \tmp_55_reg_2752_reg[0]_2\(0)
    );
\p_Val2_5_fu_1655_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(7),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(3),
      O => \tmp_55_reg_2752_reg[0]_0\(3)
    );
\p_Val2_5_fu_1655_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      O => \tmp_55_reg_2752_reg[0]_0\(2)
    );
\p_Val2_5_fu_1655_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      O => \tmp_55_reg_2752_reg[0]_0\(1)
    );
\p_Val2_5_fu_1655_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      O => \tmp_55_reg_2752_reg[0]_0\(0)
    );
p_Val2_5_fu_1655_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => O(3),
      O => S(3)
    );
p_Val2_5_fu_1655_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => O(2),
      O => S(2)
    );
p_Val2_5_fu_1655_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => O(1),
      O => S(1)
    );
p_Val2_5_fu_1655_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => O(0),
      O => S(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_1_val_5_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_4_fu_298[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(0)
    );
\right_border_buf_1_4_fu_298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(1)
    );
\right_border_buf_1_4_fu_298[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(2)
    );
\right_border_buf_1_4_fu_298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(3)
    );
\right_border_buf_1_4_fu_298[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(4)
    );
\right_border_buf_1_4_fu_298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(5)
    );
\right_border_buf_1_4_fu_298[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(6)
    );
\right_border_buf_1_4_fu_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_1_val_5_q0(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_4_fu_298_reg[7]\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_5_fu_302_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_2_0_fu_1436_p3\(7)
    );
\src_kernel_win_1_va_2_fu_198[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(0),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(0),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(0),
      O => \^src_kernel_win_1_va_2_fu_198_reg[0]\
    );
\src_kernel_win_1_va_2_fu_198[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(1),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(1),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(1),
      O => \^src_kernel_win_1_va_2_fu_198_reg[1]\
    );
\src_kernel_win_1_va_2_fu_198[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(2),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(2),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(2),
      O => \^src_kernel_win_1_va_2_fu_198_reg[2]\
    );
\src_kernel_win_1_va_2_fu_198[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(3),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(3),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(3),
      O => \^src_kernel_win_1_va_2_fu_198_reg[3]\
    );
\src_kernel_win_1_va_2_fu_198[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(4),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(4),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(4),
      O => \^src_kernel_win_1_va_2_fu_198_reg[4]\
    );
\src_kernel_win_1_va_2_fu_198[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(5),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(5),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(5),
      O => \^src_kernel_win_1_va_2_fu_198_reg[5]\
    );
\src_kernel_win_1_va_2_fu_198[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(6),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(6),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(6),
      O => \^src_kernel_win_1_va_2_fu_198_reg[6]\
    );
\src_kernel_win_1_va_2_fu_198[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(7),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(7),
      I4 => tmp_14_reg_2590,
      I5 => ram_reg_1(7),
      O => \^src_kernel_win_1_va_2_fu_198_reg[7]\
    );
\src_kernel_win_1_va_fu_190[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(0),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(0),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(0),
      O => \^d\(0)
    );
\src_kernel_win_1_va_fu_190[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(1),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(1),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(1),
      O => \^d\(1)
    );
\src_kernel_win_1_va_fu_190[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(2),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(2),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(2),
      O => \^d\(2)
    );
\src_kernel_win_1_va_fu_190[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(3),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(3),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(3),
      O => \^d\(3)
    );
\src_kernel_win_1_va_fu_190[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(4),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(4),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(4),
      O => \^d\(4)
    );
\src_kernel_win_1_va_fu_190[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(5),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(5),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(5),
      O => \^d\(5)
    );
\src_kernel_win_1_va_fu_190[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(6),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(6),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(6),
      O => \^d\(6)
    );
\src_kernel_win_1_va_fu_190[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_1_val_2_0_fu_1436_p3\(7),
      I1 => row_assign_9_1_0_t_reg_2622(0),
      I2 => ram_reg_1(7),
      I3 => row_assign_9_0_2_t_reg_2615(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_0_0_fu_1400_p3(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11 is
  port (
    \right_border_buf_1_2_fu_286_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_1_0_fu_1418_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_1_val_0_0_fu_1400_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_1_val_2_0_fu_1436_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_1_2_fu_286_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_3_fu_290_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_5_fu_210_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^col_buf_1_val_1_0_fu_1418_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_1_2_fu_286_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  col_buf_1_val_1_0_fu_1418_p3(7 downto 0) <= \^col_buf_1_val_1_0_fu_1418_p3\(7 downto 0);
  \right_border_buf_1_2_fu_286_reg[7]\(7 downto 0) <= \^right_border_buf_1_2_fu_286_reg[7]\(7 downto 0);
\p_Val2_5_1_0_2_fu_1553_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(7),
      O => S(3)
    );
\p_Val2_5_1_0_2_fu_1553_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(6),
      O => S(2)
    );
\p_Val2_5_1_0_2_fu_1553_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(5),
      O => S(1)
    );
\p_Val2_5_1_0_2_fu_1553_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(4),
      O => S(0)
    );
p_Val2_5_1_0_2_fu_1553_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(3),
      O => \p_Val2_3_reg_2747_reg[3]\(3)
    );
p_Val2_5_1_0_2_fu_1553_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(2),
      O => \p_Val2_3_reg_2747_reg[3]\(2)
    );
p_Val2_5_1_0_2_fu_1553_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(1),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(1),
      O => \p_Val2_3_reg_2747_reg[3]\(1)
    );
p_Val2_5_1_0_2_fu_1553_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(0),
      I1 => \src_kernel_win_1_va_5_fu_210_reg[7]\(0),
      O => \p_Val2_3_reg_2747_reg[3]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_1_2_fu_286_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_2_fu_286[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(0)
    );
\right_border_buf_1_2_fu_286[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(1)
    );
\right_border_buf_1_2_fu_286[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(2)
    );
\right_border_buf_1_2_fu_286[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(3)
    );
\right_border_buf_1_2_fu_286[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(4)
    );
\right_border_buf_1_2_fu_286[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(5)
    );
\right_border_buf_1_2_fu_286[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(6)
    );
\right_border_buf_1_2_fu_286[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_2_fu_286_reg[7]\(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_2_fu_286_reg[7]_0\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_3_fu_290_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_1_val_1_0_fu_1418_p3\(7)
    );
\src_kernel_win_1_va_4_fu_206[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(0),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(0),
      O => \^d\(0)
    );
\src_kernel_win_1_va_4_fu_206[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(1),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(1),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(1),
      O => \^d\(1)
    );
\src_kernel_win_1_va_4_fu_206[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(2),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(2),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(2),
      O => \^d\(2)
    );
\src_kernel_win_1_va_4_fu_206[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(3),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(3),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(3),
      O => \^d\(3)
    );
\src_kernel_win_1_va_4_fu_206[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(4),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(4),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(4),
      O => \^d\(4)
    );
\src_kernel_win_1_va_4_fu_206[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(5),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(5),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(5),
      O => \^d\(5)
    );
\src_kernel_win_1_va_4_fu_206[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(6),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(6),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(6),
      O => \^d\(6)
    );
\src_kernel_win_1_va_4_fu_206[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_1_val_1_0_fu_1418_p3\(7),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_1_val_0_0_fu_1400_p3(7),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_1_val_2_0_fu_1436_p3(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12 is
  port (
    \right_border_buf_1_s_fu_274_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_0_0_fu_1400_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_1_s_fu_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_1_fu_278_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12 is
  signal \^right_border_buf_1_s_fu_274_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  \right_border_buf_1_s_fu_274_reg[7]\(7 downto 0) <= \^right_border_buf_1_s_fu_274_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_1_s_fu_274_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_s_fu_274[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(0)
    );
\right_border_buf_1_s_fu_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(1)
    );
\right_border_buf_1_s_fu_274[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(2)
    );
\right_border_buf_1_s_fu_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(3)
    );
\right_border_buf_1_s_fu_274[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(4)
    );
\right_border_buf_1_s_fu_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(5)
    );
\right_border_buf_1_s_fu_274[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(6)
    );
\right_border_buf_1_s_fu_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_1_s_fu_274_reg[7]\(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_1_s_fu_274_reg[7]_0\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_1_1_fu_278_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_1_val_0_0_fu_1400_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_13 is
  port (
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_2_fu_174_reg[0]\ : out STD_LOGIC;
    \src_kernel_win_0_va_2_fu_174_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_2_fu_174_reg[2]\ : out STD_LOGIC;
    \tmp_40_reg_2736_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_2_fu_174_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_2_fu_174_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_2_fu_174_reg[5]\ : out STD_LOGIC;
    \tmp_40_reg_2736_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_2_fu_174_reg[7]\ : out STD_LOGIC;
    col_buf_0_val_2_0_fu_1104_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_fu_166_reg[0]\ : out STD_LOGIC;
    \src_kernel_win_0_va_fu_166_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_fu_166_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_fu_166_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_fu_166_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_fu_166_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_2_fu_174_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_fu_166_reg[6]\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_1_reg_2731_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_1_reg_2731_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_1_reg_2731_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_1_fu_170_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp51_cast_fu_1313_p1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[7]_0\ : in STD_LOGIC;
    \row_assign_9_0_1_t_reg_2608_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_1068_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_44_reg_2603_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_0_4_fu_262_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_5_fu_266_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \row_assign_9_0_2_t_reg_2615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[6]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_3_fu_178_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_13 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_13 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^col_buf_0_val_2_0_fu_1104_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_val2_1_reg_2731_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_val2_1_reg_2731_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_val2_1_reg_2731_reg[7]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_val2_1_reg_2731_reg[7]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_15_n_0\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[1]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[4]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[6]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_2_fu_174_reg[7]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[1]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[4]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_fu_166_reg[6]\ : STD_LOGIC;
  signal \^tmp_40_reg_2736_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__1_carry__0_i_1\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__1_carry__0_i_5\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__1_carry_i_2\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__1_carry_i_7\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry__0_i_2\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry__0_i_3\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry__0_i_7\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_1\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_2\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_3\ : label is "lutpair18";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_4\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_5\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_6\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_1_fu_1355_p2__21_carry_i_7\ : label is "lutpair18";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_18\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_20\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry_i_11\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry_i_12\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry_i_14\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry_i_15\ : label is "soft_lutpair96";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  col_buf_0_val_2_0_fu_1104_p3(7 downto 0) <= \^col_buf_0_val_2_0_fu_1104_p3\(7 downto 0);
  p_0_in1_in(0) <= \^p_0_in1_in\(0);
  \p_Val2_1_reg_2731_reg[3]\(2 downto 0) <= \^p_val2_1_reg_2731_reg[3]\(2 downto 0);
  \p_Val2_1_reg_2731_reg[7]\(3 downto 0) <= \^p_val2_1_reg_2731_reg[7]\(3 downto 0);
  \p_Val2_1_reg_2731_reg[7]_1\(1 downto 0) <= \^p_val2_1_reg_2731_reg[7]_1\(1 downto 0);
  \p_Val2_1_reg_2731_reg[7]_3\(2 downto 0) <= \^p_val2_1_reg_2731_reg[7]_3\(2 downto 0);
  \src_kernel_win_0_va_2_fu_174_reg[0]\ <= \^src_kernel_win_0_va_2_fu_174_reg[0]\;
  \src_kernel_win_0_va_2_fu_174_reg[1]\ <= \^src_kernel_win_0_va_2_fu_174_reg[1]\;
  \src_kernel_win_0_va_2_fu_174_reg[2]\ <= \^src_kernel_win_0_va_2_fu_174_reg[2]\;
  \src_kernel_win_0_va_2_fu_174_reg[3]\ <= \^src_kernel_win_0_va_2_fu_174_reg[3]\;
  \src_kernel_win_0_va_2_fu_174_reg[4]\ <= \^src_kernel_win_0_va_2_fu_174_reg[4]\;
  \src_kernel_win_0_va_2_fu_174_reg[5]\ <= \^src_kernel_win_0_va_2_fu_174_reg[5]\;
  \src_kernel_win_0_va_2_fu_174_reg[6]\ <= \^src_kernel_win_0_va_2_fu_174_reg[6]\;
  \src_kernel_win_0_va_2_fu_174_reg[7]\ <= \^src_kernel_win_0_va_2_fu_174_reg[7]\;
  \src_kernel_win_0_va_fu_166_reg[0]\ <= \^src_kernel_win_0_va_fu_166_reg[0]\;
  \src_kernel_win_0_va_fu_166_reg[1]\ <= \^src_kernel_win_0_va_fu_166_reg[1]\;
  \src_kernel_win_0_va_fu_166_reg[2]\ <= \^src_kernel_win_0_va_fu_166_reg[2]\;
  \src_kernel_win_0_va_fu_166_reg[3]\ <= \^src_kernel_win_0_va_fu_166_reg[3]\;
  \src_kernel_win_0_va_fu_166_reg[4]\ <= \^src_kernel_win_0_va_fu_166_reg[4]\;
  \src_kernel_win_0_va_fu_166_reg[5]\ <= \^src_kernel_win_0_va_fu_166_reg[5]\;
  \src_kernel_win_0_va_fu_166_reg[6]\ <= \^src_kernel_win_0_va_fu_166_reg[6]\;
  \tmp_40_reg_2736_reg[0]\(3 downto 0) <= \^tmp_40_reg_2736_reg[0]\(3 downto 0);
\p_Val2_1_fu_1355_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[4]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(4),
      O => \^p_val2_1_reg_2731_reg[7]_1\(1)
    );
\p_Val2_1_fu_1355_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[3]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(3),
      O => \^p_val2_1_reg_2731_reg[7]_1\(0)
    );
\p_Val2_1_fu_1355_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[7]\(5),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[5]\,
      I2 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[6]\,
      I4 => \row_assign_9_0_2_t_reg_2615_reg[1]\(3),
      I5 => \src_kernel_win_0_va_3_fu_178_reg[7]\(6),
      O => \p_Val2_1_reg_2731_reg[7]_0\(2)
    );
\p_Val2_1_fu_1355_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^p_val2_1_reg_2731_reg[7]_1\(1),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[5]\,
      I2 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      I3 => \src_kernel_win_0_va_3_fu_178_reg[7]\(5),
      O => \p_Val2_1_reg_2731_reg[7]_0\(1)
    );
\p_Val2_1_fu_1355_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[4]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(4),
      I3 => \^p_val2_1_reg_2731_reg[7]_1\(0),
      O => \p_Val2_1_reg_2731_reg[7]_0\(0)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => O(3),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[2]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(2),
      O => \^p_val2_1_reg_2731_reg[7]\(3)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => O(2),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      O => \^p_val2_1_reg_2731_reg[7]\(2)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I1 => O(2),
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      O => \^p_val2_1_reg_2731_reg[7]\(1)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      I1 => O(1),
      O => \^p_val2_1_reg_2731_reg[7]\(0)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[3]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(3),
      I3 => \^p_val2_1_reg_2731_reg[7]\(3),
      O => \p_Val2_1_reg_2731_reg[7]_4\(3)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => O(3),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[2]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(2),
      I3 => \^p_val2_1_reg_2731_reg[7]\(2),
      O => \p_Val2_1_reg_2731_reg[7]_4\(2)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => O(2),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      I4 => O(1),
      O => \p_Val2_1_reg_2731_reg[7]_4\(1)
    );
\p_Val2_1_fu_1355_p2__1_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => O(1),
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      O => \p_Val2_1_reg_2731_reg[7]_4\(0)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(5),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[4]_1\(0),
      I2 => \^src_kernel_win_0_va_fu_166_reg[5]\,
      O => \^p_val2_1_reg_2731_reg[7]_3\(2)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(4),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(3),
      I2 => \^src_kernel_win_0_va_fu_166_reg[4]\,
      O => \^p_val2_1_reg_2731_reg[7]_3\(1)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(3),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(2),
      I2 => \^src_kernel_win_0_va_fu_166_reg[3]\,
      O => \^p_val2_1_reg_2731_reg[7]_3\(0)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[6]\,
      I1 => \src_kernel_win_0_va_3_fu_178_reg[4]_1\(1),
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(6),
      I3 => \src_kernel_win_0_va_1_fu_170_reg[7]\(7),
      I4 => \src_kernel_win_0_va_3_fu_178_reg[4]_1\(2),
      I5 => \^p_0_in1_in\(0),
      O => \p_Val2_1_reg_2731_reg[7]_2\(3)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^p_val2_1_reg_2731_reg[7]_3\(2),
      I1 => \src_kernel_win_0_va_1_fu_170_reg[7]\(6),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[4]_1\(1),
      I3 => \^src_kernel_win_0_va_fu_166_reg[6]\,
      O => \p_Val2_1_reg_2731_reg[7]_2\(2)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(5),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[4]_1\(0),
      I2 => \^src_kernel_win_0_va_fu_166_reg[5]\,
      I3 => \^p_val2_1_reg_2731_reg[7]_3\(1),
      O => \p_Val2_1_reg_2731_reg[7]_2\(1)
    );
\p_Val2_1_fu_1355_p2__21_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(4),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(3),
      I2 => \^src_kernel_win_0_va_fu_166_reg[4]\,
      I3 => \^p_val2_1_reg_2731_reg[7]_3\(0),
      O => \p_Val2_1_reg_2731_reg[7]_2\(0)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(2),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(1),
      I2 => \^src_kernel_win_0_va_fu_166_reg[2]\,
      O => \^p_val2_1_reg_2731_reg[3]\(2)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(1),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(0),
      I2 => \^src_kernel_win_0_va_fu_166_reg[1]\,
      O => \^p_val2_1_reg_2731_reg[3]\(1)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => O(0),
      I1 => \src_kernel_win_0_va_1_fu_170_reg[7]\(0),
      I2 => \^src_kernel_win_0_va_fu_166_reg[0]\,
      O => \^p_val2_1_reg_2731_reg[3]\(0)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(3),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(2),
      I2 => \^src_kernel_win_0_va_fu_166_reg[3]\,
      I3 => \^p_val2_1_reg_2731_reg[3]\(2),
      O => \p_Val2_1_reg_2731_reg[3]_0\(3)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(2),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(1),
      I2 => \^src_kernel_win_0_va_fu_166_reg[2]\,
      I3 => \^p_val2_1_reg_2731_reg[3]\(1),
      O => \p_Val2_1_reg_2731_reg[3]_0\(2)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(1),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(0),
      I2 => \^src_kernel_win_0_va_fu_166_reg[1]\,
      I3 => \^p_val2_1_reg_2731_reg[3]\(0),
      O => \p_Val2_1_reg_2731_reg[3]_0\(1)
    );
\p_Val2_1_fu_1355_p2__21_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => O(0),
      I1 => \src_kernel_win_0_va_1_fu_170_reg[7]\(0),
      I2 => \^src_kernel_win_0_va_fu_166_reg[0]\,
      O => \p_Val2_1_reg_2731_reg[3]_0\(0)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(7),
      I1 => \p_Val2_2_fu_1323_p2__25_carry__0_i_9_n_0\,
      I2 => \p_Val2_2_fu_1323_p2__25_carry__0_i_10_n_0\,
      O => \^tmp_40_reg_2736_reg[0]\(3)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[4]_0\,
      I1 => tmp51_cast_fu_1313_p1(6),
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[5]\,
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_10_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^src_kernel_win_0_va_2_fu_174_reg[5]\,
      I1 => tmp51_cast_fu_1313_p1(6),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[4]_0\,
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_11_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[3]_0\,
      I1 => tmp51_cast_fu_1313_p1(5),
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[4]\,
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_12_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[4]_2\,
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(6),
      I2 => tmp51_cast_fu_1313_p1(7),
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[6]\,
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_18_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555655560000"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[7]\(3),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I3 => \src_kernel_win_0_va_3_fu_178_reg[7]\(2),
      I4 => tmp51_cast_fu_1313_p1(4),
      I5 => \^src_kernel_win_0_va_2_fu_174_reg[3]\,
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_19_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(6),
      I1 => \p_Val2_2_fu_1323_p2__25_carry__0_i_11_n_0\,
      I2 => \p_Val2_2_fu_1323_p2__25_carry__0_i_12_n_0\,
      O => \^tmp_40_reg_2736_reg[0]\(2)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^src_kernel_win_0_va_2_fu_174_reg[4]\,
      I1 => tmp51_cast_fu_1313_p1(5),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[3]_0\,
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_20_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(5),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[4]\,
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[4]\,
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[3]\,
      I4 => tmp51_cast_fu_1313_p1(4),
      I5 => \src_kernel_win_0_va_3_fu_178_reg[2]_0\,
      O => \^tmp_40_reg_2736_reg[0]\(1)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(4),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[3]\,
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[3]\,
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[2]\,
      I4 => tmp51_cast_fu_1313_p1(3),
      I5 => \src_kernel_win_0_va_3_fu_178_reg[1]\,
      O => \^tmp_40_reg_2736_reg[0]\(0)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^tmp_40_reg_2736_reg[0]\(3),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]_0\,
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[7]\,
      I3 => \p_Val2_2_fu_1323_p2__25_carry__0_i_18_n_0\,
      O => \tmp_40_reg_2736_reg[0]_1\(3)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry__0_i_12_n_0\,
      I1 => \p_Val2_2_fu_1323_p2__25_carry__0_i_11_n_0\,
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(6),
      I3 => \p_Val2_2_fu_1323_p2__25_carry__0_i_9_n_0\,
      I4 => \src_kernel_win_0_va_1_fu_170_reg[7]\(7),
      I5 => \p_Val2_2_fu_1323_p2__25_carry__0_i_10_n_0\,
      O => \tmp_40_reg_2736_reg[0]_1\(2)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry__0_i_19_n_0\,
      I1 => \p_Val2_2_fu_1323_p2__25_carry__0_i_20_n_0\,
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(5),
      I3 => \p_Val2_2_fu_1323_p2__25_carry__0_i_11_n_0\,
      I4 => \src_kernel_win_0_va_1_fu_170_reg[7]\(6),
      I5 => \p_Val2_2_fu_1323_p2__25_carry__0_i_12_n_0\,
      O => \tmp_40_reg_2736_reg[0]_1\(1)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry_i_14_n_0\,
      I1 => \p_Val2_2_fu_1323_p2__25_carry_i_13_n_0\,
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(4),
      I3 => \p_Val2_2_fu_1323_p2__25_carry__0_i_20_n_0\,
      I4 => \src_kernel_win_0_va_1_fu_170_reg[7]\(5),
      I5 => \p_Val2_2_fu_1323_p2__25_carry__0_i_19_n_0\,
      O => \tmp_40_reg_2736_reg[0]_1\(0)
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[4]_2\,
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(6),
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[6]\,
      I3 => tmp51_cast_fu_1313_p1(7),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_9_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[7]_0\,
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[7]\,
      I2 => \p_Val2_2_fu_1323_p2__25_carry__0_i_18_n_0\,
      O => \tmp_40_reg_2736_reg[2]\(0)
    );
\p_Val2_2_fu_1323_p2__25_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1871E78E71E78E18"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry__0_i_18_n_0\,
      I1 => \^src_kernel_win_0_va_2_fu_174_reg[7]\,
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(7),
      I3 => \src_kernel_win_0_va_3_fu_178_reg[6]\,
      I4 => CO(0),
      I5 => tmp51_cast_fu_1313_p1(8),
      O => \tmp_40_reg_2736_reg[2]_0\(0)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D1414147D7D7D14"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(3),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[2]\,
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[2]\,
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      I4 => tmp51_cast_fu_1313_p1(2),
      I5 => \src_kernel_win_0_va_3_fu_178_reg[0]\,
      O => \^di\(2)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp51_cast_fu_1313_p1(1),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I2 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      O => \p_Val2_2_fu_1323_p2__25_carry_i_10_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I2 => tmp51_cast_fu_1313_p1(2),
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      O => \p_Val2_2_fu_1323_p2__25_carry_i_11_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699996"
    )
        port map (
      I0 => \^src_kernel_win_0_va_2_fu_174_reg[2]\,
      I1 => tmp51_cast_fu_1313_p1(3),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I3 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I4 => \src_kernel_win_0_va_3_fu_178_reg[7]\(2),
      O => \p_Val2_2_fu_1323_p2__25_carry_i_12_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \^src_kernel_win_0_va_2_fu_174_reg[3]\,
      I1 => tmp51_cast_fu_1313_p1(4),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(2),
      I3 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I4 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I5 => \src_kernel_win_0_va_3_fu_178_reg[7]\(3),
      O => \p_Val2_2_fu_1323_p2__25_carry_i_13_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF565600"
    )
        port map (
      I0 => \src_kernel_win_0_va_3_fu_178_reg[7]\(2),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I3 => tmp51_cast_fu_1313_p1(3),
      I4 => \^src_kernel_win_0_va_2_fu_174_reg[2]\,
      O => \p_Val2_2_fu_1323_p2__25_carry_i_14_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      I1 => tmp51_cast_fu_1313_p1(2),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I3 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      O => \p_Val2_2_fu_1323_p2__25_carry_i_15_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DD7D77D14414114"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(2),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(1),
      I2 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I3 => tmp51_cast_fu_1313_p1(2),
      I4 => \^src_kernel_win_0_va_2_fu_174_reg[1]\,
      I5 => \p_Val2_2_fu_1323_p2__25_carry_i_10_n_0\,
      O => \^di\(1)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77DD77D4114D77D"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(1),
      I1 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I2 => tmp51_cast_fu_1313_p1(1),
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      I4 => \src_kernel_win_0_va_1_fu_170_reg[7]\(0),
      I5 => tmp51_cast_fu_1313_p1(0),
      O => \^di\(0)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry_i_11_n_0\,
      I1 => \p_Val2_2_fu_1323_p2__25_carry_i_12_n_0\,
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(3),
      I3 => \p_Val2_2_fu_1323_p2__25_carry_i_13_n_0\,
      I4 => \src_kernel_win_0_va_1_fu_170_reg[7]\(4),
      I5 => \p_Val2_2_fu_1323_p2__25_carry_i_14_n_0\,
      O => \tmp_40_reg_2736_reg[0]_2\(3)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry_i_10_n_0\,
      I1 => \p_Val2_2_fu_1323_p2__25_carry_i_15_n_0\,
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(2),
      I3 => \p_Val2_2_fu_1323_p2__25_carry_i_12_n_0\,
      I4 => \src_kernel_win_0_va_1_fu_170_reg[7]\(3),
      I5 => \p_Val2_2_fu_1323_p2__25_carry_i_11_n_0\,
      O => \tmp_40_reg_2736_reg[0]_2\(2)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \^di\(0),
      I1 => \p_Val2_2_fu_1323_p2__25_carry_i_15_n_0\,
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(2),
      I3 => tmp51_cast_fu_1313_p1(1),
      I4 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      I5 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      O => \tmp_40_reg_2736_reg[0]_2\(1)
    );
\p_Val2_2_fu_1323_p2__25_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => \src_kernel_win_0_va_1_fu_170_reg[7]\(0),
      I1 => tmp51_cast_fu_1313_p1(0),
      I2 => \src_kernel_win_0_va_1_fu_170_reg[7]\(1),
      I3 => \^src_kernel_win_0_va_2_fu_174_reg[0]\,
      I4 => tmp51_cast_fu_1313_p1(1),
      I5 => \src_kernel_win_0_va_3_fu_178_reg[7]\(0),
      O => \tmp_40_reg_2736_reg[0]_2\(0)
    );
\p_Val2_2_fu_1323_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(3),
      O => \tmp_40_reg_2736_reg[0]_0\(3)
    );
\p_Val2_2_fu_1323_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[6]\,
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(2),
      O => \tmp_40_reg_2736_reg[0]_0\(2)
    );
\p_Val2_2_fu_1323_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[5]\,
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(1),
      O => \tmp_40_reg_2736_reg[0]_0\(1)
    );
\p_Val2_2_fu_1323_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[4]\,
      I1 => \row_assign_9_0_2_t_reg_2615_reg[1]\(0),
      O => \tmp_40_reg_2736_reg[0]_0\(0)
    );
p_Val2_2_fu_1323_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[3]\,
      I1 => O(3),
      O => S(3)
    );
p_Val2_2_fu_1323_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[2]\,
      I1 => O(2),
      O => S(2)
    );
p_Val2_2_fu_1323_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[1]\,
      I1 => O(1),
      O => S(1)
    );
p_Val2_2_fu_1323_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^src_kernel_win_0_va_fu_166_reg[0]\,
      I1 => O(0),
      O => S(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_4_fu_262[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(0)
    );
\right_border_buf_0_4_fu_262[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(1)
    );
\right_border_buf_0_4_fu_262[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(2)
    );
\right_border_buf_0_4_fu_262[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(3)
    );
\right_border_buf_0_4_fu_262[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(4)
    );
\right_border_buf_0_4_fu_262[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(5)
    );
\right_border_buf_0_4_fu_262[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(6)
    );
\right_border_buf_0_4_fu_262[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_4_fu_262_reg[7]\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_5_fu_266_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_2_0_fu_1104_p3\(7)
    );
\src_kernel_win_0_va_2_fu_174[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(0),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(0),
      I4 => tmp_14_reg_2590,
      I5 => D(0),
      O => \^src_kernel_win_0_va_2_fu_174_reg[0]\
    );
\src_kernel_win_0_va_2_fu_174[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(1),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(1),
      I4 => tmp_14_reg_2590,
      I5 => D(1),
      O => \^src_kernel_win_0_va_2_fu_174_reg[1]\
    );
\src_kernel_win_0_va_2_fu_174[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(2),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(2),
      I4 => tmp_14_reg_2590,
      I5 => D(2),
      O => \^src_kernel_win_0_va_2_fu_174_reg[2]\
    );
\src_kernel_win_0_va_2_fu_174[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(3),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(3),
      I4 => tmp_14_reg_2590,
      I5 => D(3),
      O => \^src_kernel_win_0_va_2_fu_174_reg[3]\
    );
\src_kernel_win_0_va_2_fu_174[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(4),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(4),
      I4 => tmp_14_reg_2590,
      I5 => D(4),
      O => \^src_kernel_win_0_va_2_fu_174_reg[4]\
    );
\src_kernel_win_0_va_2_fu_174[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(5),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(5),
      I4 => tmp_14_reg_2590,
      I5 => D(5),
      O => \^src_kernel_win_0_va_2_fu_174_reg[5]\
    );
\src_kernel_win_0_va_2_fu_174[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(6),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(6),
      I4 => tmp_14_reg_2590,
      I5 => D(6),
      O => \^src_kernel_win_0_va_2_fu_174_reg[6]\
    );
\src_kernel_win_0_va_2_fu_174[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(7),
      I1 => \row_assign_9_0_1_t_reg_2608_reg[1]\(1),
      I2 => \row_assign_9_0_1_t_reg_2608_reg[1]\(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(7),
      I4 => tmp_14_reg_2590,
      I5 => D(7),
      O => \^src_kernel_win_0_va_2_fu_174_reg[7]\
    );
\src_kernel_win_0_va_fu_166[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(0),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(0),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(0),
      O => \^src_kernel_win_0_va_fu_166_reg[0]\
    );
\src_kernel_win_0_va_fu_166[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(1),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(1),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(1),
      O => \^src_kernel_win_0_va_fu_166_reg[1]\
    );
\src_kernel_win_0_va_fu_166[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(2),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(2),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(2),
      O => \^src_kernel_win_0_va_fu_166_reg[2]\
    );
\src_kernel_win_0_va_fu_166[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(3),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(3),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(3),
      O => \^src_kernel_win_0_va_fu_166_reg[3]\
    );
\src_kernel_win_0_va_fu_166[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(4),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(4),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(4),
      O => \^src_kernel_win_0_va_fu_166_reg[4]\
    );
\src_kernel_win_0_va_fu_166[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(5),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(5),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(5),
      O => \^src_kernel_win_0_va_fu_166_reg[5]\
    );
\src_kernel_win_0_va_fu_166[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(6),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(6),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(6),
      O => \^src_kernel_win_0_va_fu_166_reg[6]\
    );
\src_kernel_win_0_va_fu_166[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^col_buf_0_val_2_0_fu_1104_p3\(7),
      I1 => \tmp_44_reg_2603_reg[1]\(1),
      I2 => D(7),
      I3 => \tmp_44_reg_2603_reg[1]\(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_0_0_fu_1068_p3(7),
      O => \^p_0_in1_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_14 is
  port (
    \right_border_buf_0_2_fu_250_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_1_0_fu_1086_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_1068_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_0_val_2_0_fu_1104_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_0_2_fu_250_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_3_fu_254_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_5_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_14 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_14 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^col_buf_0_val_1_0_fu_1086_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_2_fu_250_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  col_buf_0_val_1_0_fu_1086_p3(7 downto 0) <= \^col_buf_0_val_1_0_fu_1086_p3\(7 downto 0);
  \right_border_buf_0_2_fu_250_reg[7]\(7 downto 0) <= \^right_border_buf_0_2_fu_250_reg[7]\(7 downto 0);
\p_Val2_5_0_0_2_fu_1221_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(7),
      O => \tmp_40_reg_2736_reg[0]\(3)
    );
\p_Val2_5_0_0_2_fu_1221_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(6),
      O => \tmp_40_reg_2736_reg[0]\(2)
    );
\p_Val2_5_0_0_2_fu_1221_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(5),
      O => \tmp_40_reg_2736_reg[0]\(1)
    );
\p_Val2_5_0_0_2_fu_1221_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(4),
      O => \tmp_40_reg_2736_reg[0]\(0)
    );
p_Val2_5_0_0_2_fu_1221_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(3),
      O => S(3)
    );
p_Val2_5_0_0_2_fu_1221_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(2),
      O => S(2)
    );
p_Val2_5_0_0_2_fu_1221_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(1),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(1),
      O => S(1)
    );
p_Val2_5_0_0_2_fu_1221_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(0),
      I1 => \src_kernel_win_0_va_5_fu_186_reg[7]\(0),
      O => S(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_0_2_fu_250_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_2_fu_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(0)
    );
\right_border_buf_0_2_fu_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(1)
    );
\right_border_buf_0_2_fu_250[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(2)
    );
\right_border_buf_0_2_fu_250[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(3)
    );
\right_border_buf_0_2_fu_250[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(4)
    );
\right_border_buf_0_2_fu_250[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(5)
    );
\right_border_buf_0_2_fu_250[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(6)
    );
\right_border_buf_0_2_fu_250[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_2_fu_250_reg[7]_0\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_3_fu_254_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_0_val_1_0_fu_1086_p3\(7)
    );
\src_kernel_win_0_va_4_fu_182[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(0),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(0),
      O => \^d\(0)
    );
\src_kernel_win_0_va_4_fu_182[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(1),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(1),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(1),
      O => \^d\(1)
    );
\src_kernel_win_0_va_4_fu_182[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(2),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(2),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(2),
      O => \^d\(2)
    );
\src_kernel_win_0_va_4_fu_182[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(3),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(3),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(3),
      O => \^d\(3)
    );
\src_kernel_win_0_va_4_fu_182[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(4),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(4),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(4),
      O => \^d\(4)
    );
\src_kernel_win_0_va_4_fu_182[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(5),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(5),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(5),
      O => \^d\(5)
    );
\src_kernel_win_0_va_4_fu_182[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(6),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(6),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(6),
      O => \^d\(6)
    );
\src_kernel_win_0_va_4_fu_182[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_0_val_1_0_fu_1086_p3\(7),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_0_val_0_0_fu_1068_p3(7),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_0_val_2_0_fu_1104_p3(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_15 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_0_0_fu_1068_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_0_s_fu_238_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_1_fu_242_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_15 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_15 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_s_fu_238[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(0)
    );
\right_border_buf_0_s_fu_238[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(1)
    );
\right_border_buf_0_s_fu_238[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(2)
    );
\right_border_buf_0_s_fu_238[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(3)
    );
\right_border_buf_0_s_fu_238[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(4)
    );
\right_border_buf_0_s_fu_238[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(5)
    );
\right_border_buf_0_s_fu_238[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(6)
    );
\right_border_buf_0_s_fu_238[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_0_s_fu_238_reg[7]\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_0_1_fu_242_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_0_val_0_0_fu_1068_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_8 is
  port (
    \right_border_buf_2_3_fu_282_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_2_fu_250_reg[7]\ : out STD_LOGIC;
    \ce1253_out__1\ : out STD_LOGIC;
    \ap_NS_fsm3__18\ : out STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_1_0_fu_1741_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2586_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2637 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_reg_2628_reg[0]\ : in STD_LOGIC;
    icmp_reg_2577 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685 : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    img_1_data_stream_2_full_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    tmp_12_reg_2568 : in STD_LOGIC;
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_2_val_0_0_fu_1723_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_2_val_2_0_fu_1759_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_2_3_fu_282_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_2_fu_270_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_5_fu_234_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_8 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_8 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_5_n_0\ : STD_LOGIC;
  signal \^ap_ns_fsm3__18\ : STD_LOGIC;
  signal ap_NS_fsm548_out : STD_LOGIC;
  signal \^ce1253_out__1\ : STD_LOGIC;
  signal \^col_buf_2_val_1_0_fu_1741_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k_buf_1_val_4_d11__0\ : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal \^right_border_buf_0_2_fu_250_reg[7]\ : STD_LOGIC;
  signal \^right_border_buf_2_3_fu_282_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_5\ : label is "soft_lutpair105";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  WEA(0) <= \^wea\(0);
  \ap_NS_fsm3__18\ <= \^ap_ns_fsm3__18\;
  \ce1253_out__1\ <= \^ce1253_out__1\;
  col_buf_2_val_1_0_fu_1741_p3(7 downto 0) <= \^col_buf_2_val_1_0_fu_1741_p3\(7 downto 0);
  \k_buf_1_val_4_d11__0\ <= \^k_buf_1_val_4_d11__0\;
  \right_border_buf_0_2_fu_250_reg[7]\ <= \^right_border_buf_0_2_fu_250_reg[7]\;
  \right_border_buf_2_3_fu_282_reg[7]\(7 downto 0) <= \^right_border_buf_2_3_fu_282_reg[7]\(7 downto 0);
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155115511551155"
    )
        port map (
      I0 => ap_NS_fsm548_out,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => img_1_data_stream_0_full_n,
      I3 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      I4 => img_1_data_stream_1_full_n,
      I5 => img_1_data_stream_2_full_n,
      O => \^ap_ns_fsm3__18\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F4CFFCC00000000"
    )
        port map (
      I0 => img_0_data_stream_2_empty_n,
      I1 => p_43_in,
      I2 => img_0_data_stream_0_empty_n,
      I3 => \ap_CS_fsm[4]_i_5_n_0\,
      I4 => img_0_data_stream_1_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => ap_NS_fsm548_out
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_reg_2577,
      I1 => tmp_12_reg_2568,
      I2 => \exitcond_reg_2628_reg[0]\,
      I3 => or_cond_i_i_reg_2637,
      O => p_43_in
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_reg_2628_reg[0]\,
      I1 => or_cond_i_i_reg_2637,
      I2 => icmp_reg_2577,
      O => \ap_CS_fsm[4]_i_5_n_0\
    );
\p_Val2_5_2_0_2_fu_1867_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(7),
      O => S(3)
    );
\p_Val2_5_2_0_2_fu_1867_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(6),
      O => S(2)
    );
\p_Val2_5_2_0_2_fu_1867_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(5),
      O => S(1)
    );
\p_Val2_5_2_0_2_fu_1867_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(4),
      O => S(0)
    );
p_Val2_5_2_0_2_fu_1867_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(3),
      O => \p_Val2_6_reg_2763_reg[3]\(3)
    );
p_Val2_5_2_0_2_fu_1867_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(2),
      O => \p_Val2_6_reg_2763_reg[3]\(2)
    );
p_Val2_5_2_0_2_fu_1867_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(1),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(1),
      O => \p_Val2_6_reg_2763_reg[3]\(1)
    );
p_Val2_5_2_0_2_fu_1867_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(0),
      I1 => \src_kernel_win_2_va_5_fu_234_reg[7]\(0),
      O => \p_Val2_6_reg_2763_reg[3]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_2_3_fu_282_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_12_reg_2568,
      I1 => icmp_reg_2577,
      O => \^k_buf_1_val_4_d11__0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^right_border_buf_0_2_fu_250_reg[7]\,
      I1 => \^ce1253_out__1\,
      I2 => \tmp_102_0_1_reg_2586_reg[0]\,
      O => \^wea\(0)
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => or_cond_i_i_reg_2637,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \exitcond_reg_2628_reg[0]\,
      I4 => icmp_reg_2577,
      I5 => \^ap_ns_fsm3__18\,
      O => \^ce1253_out__1\
    );
\right_border_buf_0_2_fu_250[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^k_buf_1_val_4_d11__0\,
      I1 => \^ap_ns_fsm3__18\,
      I2 => \exitcond_reg_2628_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[3]\(0),
      I5 => or_cond_i_i_reg_2637,
      O => \^right_border_buf_0_2_fu_250_reg[7]\
    );
\right_border_buf_2_3_fu_282[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(0)
    );
\right_border_buf_2_3_fu_282[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(1)
    );
\right_border_buf_2_3_fu_282[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(2)
    );
\right_border_buf_2_3_fu_282[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(3)
    );
\right_border_buf_2_3_fu_282[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(4)
    );
\right_border_buf_2_3_fu_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(5)
    );
\right_border_buf_2_3_fu_282[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(6)
    );
\right_border_buf_2_3_fu_282[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_3_fu_282_reg[7]\(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_3_fu_282_reg[7]_0\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_2_fu_270_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => \^col_buf_2_val_1_0_fu_1741_p3\(7)
    );
\src_kernel_win_2_va_4_fu_230[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(0),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(0),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(0),
      O => \^d\(0)
    );
\src_kernel_win_2_va_4_fu_230[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(1),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(1),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(1),
      O => \^d\(1)
    );
\src_kernel_win_2_va_4_fu_230[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(2),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(2),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(2),
      O => \^d\(2)
    );
\src_kernel_win_2_va_4_fu_230[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(3),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(3),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(3),
      O => \^d\(3)
    );
\src_kernel_win_2_va_4_fu_230[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(4),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(4),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(4),
      O => \^d\(4)
    );
\src_kernel_win_2_va_4_fu_230[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(5),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(5),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(5),
      O => \^d\(5)
    );
\src_kernel_win_2_va_4_fu_230[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(6),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(6),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(6),
      O => \^d\(6)
    );
\src_kernel_win_2_va_4_fu_230[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => row_assign_9_0_2_t_reg_2615(1),
      I1 => \^col_buf_2_val_1_0_fu_1741_p3\(7),
      I2 => row_assign_9_0_2_t_reg_2615(0),
      I3 => col_buf_2_val_0_0_fu_1723_p3(7),
      I4 => tmp_14_reg_2590,
      I5 => col_buf_2_val_2_0_fu_1759_p3(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_9 is
  port (
    \right_border_buf_2_5_fu_306_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_0_0_fu_1723_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_2_5_fu_306_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_4_fu_294_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_9 : entity is "Filter2D_k_buf_0_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_9 is
  signal \^right_border_buf_2_5_fu_306_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  \right_border_buf_2_5_fu_306_reg[7]\(7 downto 0) <= \^right_border_buf_2_5_fu_306_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_2_5_fu_306_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => p_15_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_2_5_fu_306[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(0),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(0),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(0),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(0)
    );
\right_border_buf_2_5_fu_306[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(1),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(1),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(1),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(1)
    );
\right_border_buf_2_5_fu_306[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(2),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(2),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(2),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(2)
    );
\right_border_buf_2_5_fu_306[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(3),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(3),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(3),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(3)
    );
\right_border_buf_2_5_fu_306[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(4),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(4),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(4),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(4)
    );
\right_border_buf_2_5_fu_306[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(5),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(5),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(5),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(5)
    );
\right_border_buf_2_5_fu_306[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(6),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(6),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(6),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(6)
    );
\right_border_buf_2_5_fu_306[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^right_border_buf_2_5_fu_306_reg[7]\(7),
      I1 => brmerge_reg_2641,
      I2 => \right_border_buf_2_5_fu_306_reg[7]_0\(7),
      I3 => \col_assign_2_0_t_reg_2660_reg[1]\(0),
      I4 => \right_border_buf_2_4_fu_294_reg[7]\(7),
      I5 => \col_assign_2_0_t_reg_2660_reg[1]\(1),
      O => col_buf_2_val_0_0_fu_1723_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_i_reg_286_reg[0]_0\ : out STD_LOGIC;
    sig_image_core_output_V_user_V_din : out STD_LOGIC;
    sig_image_core_output_V_last_V_din : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_user_V_fu_96_reg[0]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \data_p2_reg[31]\ : out STD_LOGIC;
    \data_p2_reg[30]\ : out STD_LOGIC;
    \data_p2_reg[26]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    Mat2AXIvideo_U0_img_cols_V_read : out STD_LOGIC;
    \index_reg[2]\ : out STD_LOGIC;
    \r_V_reg_272_reg[10]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_rows_V_channel_empty_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    img_1_cols_V_channel_empty_n : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_data_stream_2_empty_n : in STD_LOGIC;
    img_1_data_stream_1_empty_n : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mat2axivideo_u0_img_cols_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_NS_fsm3__7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal axi_last_V_fu_230_p2 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_i_1_n_0 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_i_2_n_0 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_i_3_n_0 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_i_4_n_0 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_n_1 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_n_2 : STD_LOGIC;
  signal axi_last_V_fu_230_p2_carry_n_3 : STD_LOGIC;
  signal \axi_last_V_reg_295[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_n_1 : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_n_2 : STD_LOGIC;
  signal exitcond4_i_fu_204_p2_carry_n_3 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_n_0 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_n_1 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_n_2 : STD_LOGIC;
  signal exitcond_i_fu_219_p2_carry_n_3 : STD_LOGIC;
  signal \exitcond_i_reg_286[0]_i_1_n_0\ : STD_LOGIC;
  signal \^exitcond_i_reg_286_reg[0]_0\ : STD_LOGIC;
  signal i_V_fu_209_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_281 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_281[9]_i_2_n_0\ : STD_LOGIC;
  signal j_V_fu_224_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_2_i_reg_170 : STD_LOGIC;
  signal \p_2_i_reg_170[9]_i_2_n_0\ : STD_LOGIC;
  signal \p_2_i_reg_170[9]_i_5_n_0\ : STD_LOGIC;
  signal \p_2_i_reg_170_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_i_reg_159 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_i_reg_159_0 : STD_LOGIC;
  signal r_V_fu_189_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_V_reg_272 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sig_image_core_output_v_last_v_din\ : STD_LOGIC;
  signal \^sig_image_core_output_v_user_v_din\ : STD_LOGIC;
  signal tmp_1_reg_267 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_reg_262 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_user_V_fu_96[0]_i_1_n_0\ : STD_LOGIC;
  signal \^tmp_user_v_fu_96_reg[0]_0\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_230_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond4_i_fu_204_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond_i_fu_219_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair87";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_last_V_reg_295[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \exitcond_i_reg_286[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i_V_reg_281[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i_V_reg_281[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i_V_reg_281[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_V_reg_281[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_V_reg_281[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i_V_reg_281[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i_V_reg_281[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i_V_reg_281[9]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \index[3]_i_3__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[9]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_2_i_reg_170[9]_i_4\ : label is "soft_lutpair87";
begin
  CO(0) <= \^co\(0);
  Mat2AXIvideo_U0_img_cols_V_read <= \^mat2axivideo_u0_img_cols_v_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \exitcond_i_reg_286_reg[0]_0\ <= \^exitcond_i_reg_286_reg[0]_0\;
  sig_image_core_output_V_last_V_din <= \^sig_image_core_output_v_last_v_din\;
  sig_image_core_output_V_user_V_din <= \^sig_image_core_output_v_user_v_din\;
  \tmp_user_V_fu_96_reg[0]_0\ <= \^tmp_user_v_fu_96_reg[0]_0\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => img_1_cols_V_channel_empty_n,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => img_1_rows_V_channel_empty_n,
      I3 => \^q\(0),
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => img_1_cols_V_channel_empty_n,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => img_1_rows_V_channel_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00FF0000"
    )
        port map (
      I0 => exitcond_i_fu_219_p2_carry_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_NS_fsm3__7\,
      I3 => \^co\(0),
      I4 => \^q\(1),
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => exitcond_i_fu_219_p2_carry_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_NS_fsm3__7\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ECFFFF"
    )
        port map (
      I0 => img_1_data_stream_2_empty_n,
      I1 => \^exitcond_i_reg_286_reg[0]_0\,
      I2 => img_1_data_stream_1_empty_n,
      I3 => internal_empty_n_reg,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_NS_fsm3__7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => aresetn,
      I4 => p_2_in,
      I5 => exitcond_i_fu_219_p2_carry_n_0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77272222"
    )
        port map (
      I0 => p_2_in,
      I1 => exitcond_i_fu_219_p2_carry_n_0,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
axi_last_V_fu_230_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_230_p2,
      CO(2) => axi_last_V_fu_230_p2_carry_n_1,
      CO(1) => axi_last_V_fu_230_p2_carry_n_2,
      CO(0) => axi_last_V_fu_230_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_V_fu_230_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_last_V_fu_230_p2_carry_i_1_n_0,
      S(2) => axi_last_V_fu_230_p2_carry_i_2_n_0,
      S(1) => axi_last_V_fu_230_p2_carry_i_3_n_0,
      S(0) => axi_last_V_fu_230_p2_carry_i_4_n_0
    );
axi_last_V_fu_230_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(9),
      I1 => r_V_reg_272(9),
      I2 => r_V_reg_272(10),
      O => axi_last_V_fu_230_p2_carry_i_1_n_0
    );
axi_last_V_fu_230_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(6),
      I1 => r_V_reg_272(6),
      I2 => r_V_reg_272(8),
      I3 => \p_2_i_reg_170_reg__0\(8),
      I4 => r_V_reg_272(7),
      I5 => \p_2_i_reg_170_reg__0\(7),
      O => axi_last_V_fu_230_p2_carry_i_2_n_0
    );
axi_last_V_fu_230_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(3),
      I1 => r_V_reg_272(3),
      I2 => r_V_reg_272(5),
      I3 => \p_2_i_reg_170_reg__0\(5),
      I4 => r_V_reg_272(4),
      I5 => \p_2_i_reg_170_reg__0\(4),
      O => axi_last_V_fu_230_p2_carry_i_3_n_0
    );
axi_last_V_fu_230_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(0),
      I1 => r_V_reg_272(0),
      I2 => r_V_reg_272(2),
      I3 => \p_2_i_reg_170_reg__0\(2),
      I4 => r_V_reg_272(1),
      I5 => \p_2_i_reg_170_reg__0\(1),
      O => axi_last_V_fu_230_p2_carry_i_4_n_0
    );
\axi_last_V_reg_295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_last_V_fu_230_p2,
      I1 => p_2_in,
      I2 => exitcond_i_fu_219_p2_carry_n_0,
      I3 => \^sig_image_core_output_v_last_v_din\,
      O => \axi_last_V_reg_295[0]_i_1_n_0\
    );
\axi_last_V_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \axi_last_V_reg_295[0]_i_1_n_0\,
      Q => \^sig_image_core_output_v_last_v_din\,
      R => '0'
    );
exitcond4_i_fu_204_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => exitcond4_i_fu_204_p2_carry_n_1,
      CO(1) => exitcond4_i_fu_204_p2_carry_n_2,
      CO(0) => exitcond4_i_fu_204_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond4_i_fu_204_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond4_i_fu_204_p2_carry_i_1_n_0,
      S(2) => exitcond4_i_fu_204_p2_carry_i_2_n_0,
      S(1) => exitcond4_i_fu_204_p2_carry_i_3_n_0,
      S(0) => exitcond4_i_fu_204_p2_carry_i_4_n_0
    );
exitcond4_i_fu_204_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_i_reg_159(9),
      I1 => tmp_reg_262(9),
      I2 => tmp_reg_262(10),
      O => exitcond4_i_fu_204_p2_carry_i_1_n_0
    );
exitcond4_i_fu_204_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_reg_159(6),
      I1 => tmp_reg_262(6),
      I2 => tmp_reg_262(8),
      I3 => p_i_reg_159(8),
      I4 => tmp_reg_262(7),
      I5 => p_i_reg_159(7),
      O => exitcond4_i_fu_204_p2_carry_i_2_n_0
    );
exitcond4_i_fu_204_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_reg_159(3),
      I1 => tmp_reg_262(3),
      I2 => tmp_reg_262(5),
      I3 => p_i_reg_159(5),
      I4 => tmp_reg_262(4),
      I5 => p_i_reg_159(4),
      O => exitcond4_i_fu_204_p2_carry_i_3_n_0
    );
exitcond4_i_fu_204_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_i_reg_159(0),
      I1 => tmp_reg_262(0),
      I2 => tmp_reg_262(2),
      I3 => p_i_reg_159(2),
      I4 => tmp_reg_262(1),
      I5 => p_i_reg_159(1),
      O => exitcond4_i_fu_204_p2_carry_i_4_n_0
    );
exitcond_i_fu_219_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_i_fu_219_p2_carry_n_0,
      CO(2) => exitcond_i_fu_219_p2_carry_n_1,
      CO(1) => exitcond_i_fu_219_p2_carry_n_2,
      CO(0) => exitcond_i_fu_219_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond_i_fu_219_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond_i_fu_219_p2_carry_i_1_n_0,
      S(2) => exitcond_i_fu_219_p2_carry_i_2_n_0,
      S(1) => exitcond_i_fu_219_p2_carry_i_3_n_0,
      S(0) => exitcond_i_fu_219_p2_carry_i_4_n_0
    );
exitcond_i_fu_219_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(9),
      I1 => tmp_1_reg_267(9),
      I2 => tmp_1_reg_267(10),
      O => exitcond_i_fu_219_p2_carry_i_1_n_0
    );
exitcond_i_fu_219_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(6),
      I1 => tmp_1_reg_267(6),
      I2 => tmp_1_reg_267(8),
      I3 => \p_2_i_reg_170_reg__0\(8),
      I4 => tmp_1_reg_267(7),
      I5 => \p_2_i_reg_170_reg__0\(7),
      O => exitcond_i_fu_219_p2_carry_i_2_n_0
    );
exitcond_i_fu_219_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(3),
      I1 => tmp_1_reg_267(3),
      I2 => tmp_1_reg_267(5),
      I3 => \p_2_i_reg_170_reg__0\(5),
      I4 => tmp_1_reg_267(4),
      I5 => \p_2_i_reg_170_reg__0\(4),
      O => exitcond_i_fu_219_p2_carry_i_3_n_0
    );
exitcond_i_fu_219_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(0),
      I1 => tmp_1_reg_267(0),
      I2 => tmp_1_reg_267(2),
      I3 => \p_2_i_reg_170_reg__0\(2),
      I4 => tmp_1_reg_267(1),
      I5 => \p_2_i_reg_170_reg__0\(1),
      O => exitcond_i_fu_219_p2_carry_i_4_n_0
    );
\exitcond_i_reg_286[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_i_fu_219_p2_carry_n_0,
      I1 => p_2_in,
      I2 => \^exitcond_i_reg_286_reg[0]_0\,
      O => \exitcond_i_reg_286[0]_i_1_n_0\
    );
\exitcond_i_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \exitcond_i_reg_286[0]_i_1_n_0\,
      Q => \^exitcond_i_reg_286_reg[0]_0\,
      R => '0'
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_user_v_fu_96_reg[0]_0\,
      I1 => full_reg,
      O => \data_p2_reg[31]\
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_user_v_fu_96_reg[0]_0\,
      I1 => full_reg_0,
      O => \data_p2_reg[30]\
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_user_v_fu_96_reg[0]_0\,
      I1 => full_reg_1,
      O => \data_p2_reg[26]\
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_user_v_fu_96_reg[0]_0\,
      I1 => full_reg_2,
      O => sel
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_2_in,
      I1 => \^exitcond_i_reg_286_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^tmp_user_v_fu_96_reg[0]_0\
    );
\i_V_reg_281[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_reg_159(0),
      O => i_V_fu_209_p2(0)
    );
\i_V_reg_281[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_reg_159(0),
      I1 => p_i_reg_159(1),
      O => i_V_fu_209_p2(1)
    );
\i_V_reg_281[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_i_reg_159(0),
      I1 => p_i_reg_159(1),
      I2 => p_i_reg_159(2),
      O => i_V_fu_209_p2(2)
    );
\i_V_reg_281[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_reg_159(1),
      I1 => p_i_reg_159(0),
      I2 => p_i_reg_159(2),
      I3 => p_i_reg_159(3),
      O => i_V_fu_209_p2(3)
    );
\i_V_reg_281[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_reg_159(2),
      I1 => p_i_reg_159(0),
      I2 => p_i_reg_159(1),
      I3 => p_i_reg_159(3),
      I4 => p_i_reg_159(4),
      O => i_V_fu_209_p2(4)
    );
\i_V_reg_281[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_i_reg_159(3),
      I1 => p_i_reg_159(1),
      I2 => p_i_reg_159(0),
      I3 => p_i_reg_159(2),
      I4 => p_i_reg_159(4),
      I5 => p_i_reg_159(5),
      O => i_V_fu_209_p2(5)
    );
\i_V_reg_281[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_V_reg_281[9]_i_2_n_0\,
      I1 => p_i_reg_159(6),
      O => i_V_fu_209_p2(6)
    );
\i_V_reg_281[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_281[9]_i_2_n_0\,
      I1 => p_i_reg_159(6),
      I2 => p_i_reg_159(7),
      O => i_V_fu_209_p2(7)
    );
\i_V_reg_281[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_i_reg_159(6),
      I1 => \i_V_reg_281[9]_i_2_n_0\,
      I2 => p_i_reg_159(7),
      I3 => p_i_reg_159(8),
      O => i_V_fu_209_p2(8)
    );
\i_V_reg_281[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_i_reg_159(7),
      I1 => \i_V_reg_281[9]_i_2_n_0\,
      I2 => p_i_reg_159(6),
      I3 => p_i_reg_159(8),
      I4 => p_i_reg_159(9),
      O => i_V_fu_209_p2(9)
    );
\i_V_reg_281[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_i_reg_159(5),
      I1 => p_i_reg_159(3),
      I2 => p_i_reg_159(1),
      I3 => p_i_reg_159(0),
      I4 => p_i_reg_159(2),
      I5 => p_i_reg_159(4),
      O => \i_V_reg_281[9]_i_2_n_0\
    );
\i_V_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(0),
      Q => i_V_reg_281(0),
      R => '0'
    );
\i_V_reg_281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(1),
      Q => i_V_reg_281(1),
      R => '0'
    );
\i_V_reg_281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(2),
      Q => i_V_reg_281(2),
      R => '0'
    );
\i_V_reg_281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(3),
      Q => i_V_reg_281(3),
      R => '0'
    );
\i_V_reg_281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(4),
      Q => i_V_reg_281(4),
      R => '0'
    );
\i_V_reg_281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(5),
      Q => i_V_reg_281(5),
      R => '0'
    );
\i_V_reg_281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(6),
      Q => i_V_reg_281(6),
      R => '0'
    );
\i_V_reg_281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(7),
      Q => i_V_reg_281(7),
      R => '0'
    );
\i_V_reg_281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(8),
      Q => i_V_reg_281(8),
      R => '0'
    );
\i_V_reg_281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^q\(1),
      D => i_V_fu_209_p2(9),
      Q => i_V_reg_281(9),
      R => '0'
    );
\index[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => p_0_in,
      I1 => s_ready,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^exitcond_i_reg_286_reg[0]_0\,
      I4 => p_2_in,
      O => \index_reg[2]\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => internal_full_n_reg,
      I4 => start_once_reg,
      I5 => start_for_Mat2AXIvideo_U0_full_n,
      O => mOutPtr110_out
    );
\p_2_i_reg_170[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(0),
      O => j_V_fu_224_p2(0)
    );
\p_2_i_reg_170[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(0),
      I1 => \p_2_i_reg_170_reg__0\(1),
      O => j_V_fu_224_p2(1)
    );
\p_2_i_reg_170[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(0),
      I1 => \p_2_i_reg_170_reg__0\(1),
      I2 => \p_2_i_reg_170_reg__0\(2),
      O => j_V_fu_224_p2(2)
    );
\p_2_i_reg_170[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(1),
      I1 => \p_2_i_reg_170_reg__0\(0),
      I2 => \p_2_i_reg_170_reg__0\(2),
      I3 => \p_2_i_reg_170_reg__0\(3),
      O => j_V_fu_224_p2(3)
    );
\p_2_i_reg_170[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(2),
      I1 => \p_2_i_reg_170_reg__0\(0),
      I2 => \p_2_i_reg_170_reg__0\(1),
      I3 => \p_2_i_reg_170_reg__0\(3),
      I4 => \p_2_i_reg_170_reg__0\(4),
      O => j_V_fu_224_p2(4)
    );
\p_2_i_reg_170[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(3),
      I1 => \p_2_i_reg_170_reg__0\(1),
      I2 => \p_2_i_reg_170_reg__0\(0),
      I3 => \p_2_i_reg_170_reg__0\(2),
      I4 => \p_2_i_reg_170_reg__0\(4),
      I5 => \p_2_i_reg_170_reg__0\(5),
      O => j_V_fu_224_p2(5)
    );
\p_2_i_reg_170[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_2_i_reg_170[9]_i_5_n_0\,
      I1 => \p_2_i_reg_170_reg__0\(6),
      O => j_V_fu_224_p2(6)
    );
\p_2_i_reg_170[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_2_i_reg_170[9]_i_5_n_0\,
      I1 => \p_2_i_reg_170_reg__0\(6),
      I2 => \p_2_i_reg_170_reg__0\(7),
      O => j_V_fu_224_p2(7)
    );
\p_2_i_reg_170[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(6),
      I1 => \p_2_i_reg_170[9]_i_5_n_0\,
      I2 => \p_2_i_reg_170_reg__0\(7),
      I3 => \p_2_i_reg_170_reg__0\(8),
      O => j_V_fu_224_p2(8)
    );
\p_2_i_reg_170[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_2_in,
      I2 => exitcond_i_fu_219_p2_carry_n_0,
      I3 => \^co\(0),
      I4 => \^q\(1),
      O => p_2_i_reg_170
    );
\p_2_i_reg_170[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_2_in,
      I2 => exitcond_i_fu_219_p2_carry_n_0,
      O => \p_2_i_reg_170[9]_i_2_n_0\
    );
\p_2_i_reg_170[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(7),
      I1 => \p_2_i_reg_170[9]_i_5_n_0\,
      I2 => \p_2_i_reg_170_reg__0\(6),
      I3 => \p_2_i_reg_170_reg__0\(8),
      I4 => \p_2_i_reg_170_reg__0\(9),
      O => j_V_fu_224_p2(9)
    );
\p_2_i_reg_170[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_NS_fsm3__7\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => p_2_in
    );
\p_2_i_reg_170[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_2_i_reg_170_reg__0\(5),
      I1 => \p_2_i_reg_170_reg__0\(3),
      I2 => \p_2_i_reg_170_reg__0\(1),
      I3 => \p_2_i_reg_170_reg__0\(0),
      I4 => \p_2_i_reg_170_reg__0\(2),
      I5 => \p_2_i_reg_170_reg__0\(4),
      O => \p_2_i_reg_170[9]_i_5_n_0\
    );
\p_2_i_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(0),
      Q => \p_2_i_reg_170_reg__0\(0),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(1),
      Q => \p_2_i_reg_170_reg__0\(1),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(2),
      Q => \p_2_i_reg_170_reg__0\(2),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(3),
      Q => \p_2_i_reg_170_reg__0\(3),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(4),
      Q => \p_2_i_reg_170_reg__0\(4),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(5),
      Q => \p_2_i_reg_170_reg__0\(5),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(6),
      Q => \p_2_i_reg_170_reg__0\(6),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(7),
      Q => \p_2_i_reg_170_reg__0\(7),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(8),
      Q => \p_2_i_reg_170_reg__0\(8),
      R => p_2_i_reg_170
    );
\p_2_i_reg_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_2_i_reg_170[9]_i_2_n_0\,
      D => j_V_fu_224_p2(9),
      Q => \p_2_i_reg_170_reg__0\(9),
      R => p_2_i_reg_170
    );
\p_i_reg_159[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => img_1_cols_V_channel_empty_n,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => img_1_rows_V_channel_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state5,
      O => p_i_reg_159_0
    );
\p_i_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(0),
      Q => p_i_reg_159(0),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(1),
      Q => p_i_reg_159(1),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(2),
      Q => p_i_reg_159(2),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(3),
      Q => p_i_reg_159(3),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(4),
      Q => p_i_reg_159(4),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(5),
      Q => p_i_reg_159(5),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(6),
      Q => p_i_reg_159(6),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(7),
      Q => p_i_reg_159(7),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(8),
      Q => p_i_reg_159(8),
      R => p_i_reg_159_0
    );
\p_i_reg_159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_281(9),
      Q => p_i_reg_159(9),
      R => p_i_reg_159_0
    );
\r_V_reg_272[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(0),
      O => r_V_fu_189_p2(0)
    );
\r_V_reg_272[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(3),
      I5 => \out\(5),
      O => \r_V_reg_272_reg[10]_0\
    );
\r_V_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_189_p2(0),
      Q => r_V_reg_272(0),
      R => '0'
    );
\r_V_reg_272_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(9),
      Q => r_V_reg_272(10),
      R => '0'
    );
\r_V_reg_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(0),
      Q => r_V_reg_272(1),
      R => '0'
    );
\r_V_reg_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(1),
      Q => r_V_reg_272(2),
      R => '0'
    );
\r_V_reg_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(2),
      Q => r_V_reg_272(3),
      R => '0'
    );
\r_V_reg_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(3),
      Q => r_V_reg_272(4),
      R => '0'
    );
\r_V_reg_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(4),
      Q => r_V_reg_272(5),
      R => '0'
    );
\r_V_reg_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(5),
      Q => r_V_reg_272(6),
      R => '0'
    );
\r_V_reg_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(6),
      Q => r_V_reg_272(7),
      R => '0'
    );
\r_V_reg_272_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(7),
      Q => r_V_reg_272(8),
      R => '0'
    );
\r_V_reg_272_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => D(8),
      Q => r_V_reg_272(9),
      R => '0'
    );
\tmp_1_reg_267[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_1_rows_V_channel_empty_n,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => img_1_cols_V_channel_empty_n,
      O => \^mat2axivideo_u0_img_cols_v_read\
    );
\tmp_1_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(0),
      Q => tmp_1_reg_267(0),
      R => '0'
    );
\tmp_1_reg_267_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(10),
      Q => tmp_1_reg_267(10),
      R => '0'
    );
\tmp_1_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(1),
      Q => tmp_1_reg_267(1),
      R => '0'
    );
\tmp_1_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(2),
      Q => tmp_1_reg_267(2),
      R => '0'
    );
\tmp_1_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(3),
      Q => tmp_1_reg_267(3),
      R => '0'
    );
\tmp_1_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(4),
      Q => tmp_1_reg_267(4),
      R => '0'
    );
\tmp_1_reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(5),
      Q => tmp_1_reg_267(5),
      R => '0'
    );
\tmp_1_reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(6),
      Q => tmp_1_reg_267(6),
      R => '0'
    );
\tmp_1_reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(7),
      Q => tmp_1_reg_267(7),
      R => '0'
    );
\tmp_1_reg_267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(8),
      Q => tmp_1_reg_267(8),
      R => '0'
    );
\tmp_1_reg_267_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(9),
      Q => tmp_1_reg_267(9),
      R => '0'
    );
\tmp_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(0),
      Q => tmp_reg_262(0),
      R => '0'
    );
\tmp_reg_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(10),
      Q => tmp_reg_262(10),
      R => '0'
    );
\tmp_reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(1),
      Q => tmp_reg_262(1),
      R => '0'
    );
\tmp_reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(2),
      Q => tmp_reg_262(2),
      R => '0'
    );
\tmp_reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(3),
      Q => tmp_reg_262(3),
      R => '0'
    );
\tmp_reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(4),
      Q => tmp_reg_262(4),
      R => '0'
    );
\tmp_reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(5),
      Q => tmp_reg_262(5),
      R => '0'
    );
\tmp_reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(6),
      Q => tmp_reg_262(6),
      R => '0'
    );
\tmp_reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(7),
      Q => tmp_reg_262(7),
      R => '0'
    );
\tmp_reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(8),
      Q => tmp_reg_262(8),
      R => '0'
    );
\tmp_reg_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => internal_full_n_reg_0(9),
      Q => tmp_reg_262(9),
      R => '0'
    );
\tmp_user_V_fu_96[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => \^sig_image_core_output_v_user_v_din\,
      I1 => \^q\(0),
      I2 => img_1_rows_V_channel_empty_n,
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => img_1_cols_V_channel_empty_n,
      I5 => \^tmp_user_v_fu_96_reg[0]_0\,
      O => \tmp_user_V_fu_96[0]_i_1_n_0\
    );
\tmp_user_V_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \tmp_user_V_fu_96[0]_i_1_n_0\,
      Q => \^sig_image_core_output_v_user_v_din\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo is
  port (
    full_reg_0 : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC;
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    sel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo is
  signal empty18_in : STD_LOGIC;
  signal empty_i_1_n_0 : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC;
  signal full14_in : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of full_i_2 : label is "soft_lutpair1";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][10]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][10]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][10]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][11]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][11]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][11]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][12]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][12]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][12]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][13]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][13]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][13]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][14]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][14]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][14]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][15]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][15]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][15]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][16]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][16]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][16]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][17]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][17]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][17]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][18]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][18]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][18]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][19]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][19]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][19]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][1]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][1]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][20]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][20]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][20]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][21]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][21]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][21]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][22]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][22]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][22]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][23]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][23]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][23]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][2]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][2]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][3]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][3]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][4]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][4]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][5]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][5]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][6]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][6]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][7]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][7]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][8]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][8]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][8]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][9]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][9]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_data_V_fifo/gen_sr[15].mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \index[2]_i_1__5\ : label is "soft_lutpair0";
begin
  empty_reg_0 <= \^empty_reg_0\;
  full_reg_0 <= \^full_reg_0\;
empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => \^empty_reg_0\,
      I3 => empty18_in,
      O => empty_i_1_n_0
    );
empty_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => empty18_in
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => empty_i_1_n_0,
      PRE => AS(0),
      Q => \^empty_reg_0\
    );
full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \state_reg[0]\,
      I2 => \^full_reg_0\,
      I3 => full14_in,
      O => full_i_1_n_0
    );
full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => full14_in
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => full_i_1_n_0,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(0),
      Q => \out\(0)
    );
\gen_sr[15].mem_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(10),
      Q => \out\(10)
    );
\gen_sr[15].mem_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(11),
      Q => \out\(11)
    );
\gen_sr[15].mem_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(12),
      Q => \out\(12)
    );
\gen_sr[15].mem_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(13),
      Q => \out\(13)
    );
\gen_sr[15].mem_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(14),
      Q => \out\(14)
    );
\gen_sr[15].mem_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(15),
      Q => \out\(15)
    );
\gen_sr[15].mem_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(16),
      Q => \out\(16)
    );
\gen_sr[15].mem_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(17),
      Q => \out\(17)
    );
\gen_sr[15].mem_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(18),
      Q => \out\(18)
    );
\gen_sr[15].mem_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(19),
      Q => \out\(19)
    );
\gen_sr[15].mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(1),
      Q => \out\(1)
    );
\gen_sr[15].mem_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(20),
      Q => \out\(20)
    );
\gen_sr[15].mem_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(21),
      Q => \out\(21)
    );
\gen_sr[15].mem_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(22),
      Q => \out\(22)
    );
\gen_sr[15].mem_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(23),
      Q => \out\(23)
    );
\gen_sr[15].mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(2),
      Q => \out\(2)
    );
\gen_sr[15].mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(3),
      Q => \out\(3)
    );
\gen_sr[15].mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(4),
      Q => \out\(4)
    );
\gen_sr[15].mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(5),
      Q => \out\(5)
    );
\gen_sr[15].mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(6),
      Q => \out\(6)
    );
\gen_sr[15].mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(7),
      Q => \out\(7)
    );
\gen_sr[15].mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(8),
      Q => \out\(8)
    );
\gen_sr[15].mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => Q(9),
      Q => \out\(9)
    );
\index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1_n_0\
    );
\index[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__5_n_0\
    );
\index[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__5_n_0\
    );
\index[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => \^full_reg_0\,
      I2 => \state_reg[0]\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1__5_n_0\
    );
\index[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__5_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__5_n_0\,
      D => \index[0]_i_1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__5_n_0\,
      D => \index[1]_i_1__5_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__5_n_0\,
      D => \index[2]_i_1__5_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__5_n_0\,
      D => \index[3]_i_2__5_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0\ is
  port (
    full_reg_0 : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC;
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0\ : entity is "image_core_INPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0\ is
  signal \empty18_in__0\ : STD_LOGIC;
  signal \empty_i_1__0_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC;
  signal \full14_in__0\ : STD_LOGIC;
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \full_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \index[1]_i_1__4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \index[2]_i_1__4\ : label is "soft_lutpair6";
begin
  empty_reg_0 <= \^empty_reg_0\;
  full_reg_0 <= \^full_reg_0\;
\empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => \^empty_reg_0\,
      I3 => \empty18_in__0\,
      O => \empty_i_1__0_n_0\
    );
\empty_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__0_n_0\,
      PRE => AS(0),
      Q => \^empty_reg_0\
    );
\full_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \state_reg[0]\,
      I2 => \^full_reg_0\,
      I3 => \full14_in__0\,
      O => \full_i_1__0_n_0\
    );
\full_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__0\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__0_n_0\,
      Q => \^full_reg_0\
    );
\index[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__0_n_0\
    );
\index[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__4_n_0\
    );
\index[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__4_n_0\
    );
\index[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => \^full_reg_0\,
      I2 => \state_reg[0]\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1__4_n_0\
    );
\index[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__4_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__4_n_0\,
      D => \index[0]_i_1__0_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__4_n_0\,
      D => \index[1]_i_1__4_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__4_n_0\,
      D => \index[2]_i_1__4_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__4_n_0\,
      D => \index[3]_i_2__4_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0_22\ is
  port (
    full_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC;
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    empty_reg_1 : in STD_LOGIC;
    empty_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0_22\ : entity is "image_core_INPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0_22\ is
  signal \empty18_in__1\ : STD_LOGIC;
  signal \empty_i_1__1_n_0\ : STD_LOGIC;
  signal empty_reg_n_0 : STD_LOGIC;
  signal \full14_in__1\ : STD_LOGIC;
  signal \full_i_1__1_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \full_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \index[1]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \index[2]_i_1__3\ : label is "soft_lutpair10";
begin
  full_reg_0 <= \^full_reg_0\;
\empty_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => empty_reg_n_0,
      I3 => \empty18_in__1\,
      O => \empty_i_1__1_n_0\
    );
\empty_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__1\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__1_n_0\,
      PRE => AS(0),
      Q => empty_reg_n_0
    );
\eol_2_i_reg_300[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => empty_reg_0,
      I2 => empty_reg_1,
      I3 => empty_reg_2,
      O => \ap_CS_fsm_reg[2]\
    );
\full_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \state_reg[0]\,
      I2 => \^full_reg_0\,
      I3 => \full14_in__1\,
      O => \full_i_1__1_n_0\
    );
\full_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__1\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__1_n_0\,
      Q => \^full_reg_0\
    );
\index[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__1_n_0\
    );
\index[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__3_n_0\
    );
\index[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__3_n_0\
    );
\index[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => \^full_reg_0\,
      I2 => \state_reg[0]\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1__3_n_0\
    );
\index[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__3_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__3_n_0\,
      D => \index[0]_i_1__1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__3_n_0\,
      D => \index[1]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__3_n_0\,
      D => \index[2]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__3_n_0\,
      D => \index[3]_i_2__3_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1\ is
  port (
    empty_reg_0 : out STD_LOGIC;
    \index_reg[3]_0\ : out STD_LOGIC;
    m_ready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1\ : entity is "image_core_INPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1\ is
  signal \empty18_in__5\ : STD_LOGIC;
  signal \empty_i_1__5_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC;
  signal \full14_in__5\ : STD_LOGIC;
  signal \full_i_1__5_n_0\ : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal \index[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \index[1]_i_1_n_0\ : STD_LOGIC;
  signal \index[2]_i_1_n_0\ : STD_LOGIC;
  signal \index[3]_i_1_n_0\ : STD_LOGIC;
  signal \index[3]_i_2_n_0\ : STD_LOGIC;
  signal \^index_reg[3]_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \full_i_2__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \index[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[2]_i_1\ : label is "soft_lutpair2";
begin
  empty_reg_0 <= \^empty_reg_0\;
  \index_reg[3]_0\ <= \^index_reg[3]_0\;
  m_ready <= \^m_ready\;
\empty_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \^index_reg[3]_0\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => \^empty_reg_0\,
      I3 => \empty18_in__5\,
      O => \empty_i_1__5_n_0\
    );
\empty_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__5\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__5_n_0\,
      PRE => AS(0),
      Q => \^empty_reg_0\
    );
\full_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \^index_reg[3]_0\,
      I2 => full_reg_n_0,
      I3 => \full14_in__5\,
      O => \full_i_1__5_n_0\
    );
\full_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__5\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__5_n_0\,
      Q => full_reg_n_0
    );
\index[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__5_n_0\
    );
\index[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1_n_0\
    );
\index[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1_n_0\
    );
\index[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => full_reg_n_0,
      I2 => \^index_reg[3]_0\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1_n_0\
    );
\index[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2_n_0\
    );
\index[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_ready\,
      I1 => Q(0),
      O => \^index_reg[3]_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1_n_0\,
      D => \index[0]_i_1__5_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1_n_0\,
      D => \index[1]_i_1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1_n_0\,
      D => \index[2]_i_1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1_n_0\,
      D => \index[3]_i_2_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
s_ready_t_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => full_reg_n_0,
      I1 => full_reg_0,
      I2 => full_reg_1,
      I3 => full_reg_2,
      O => \^m_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_20\ is
  port (
    full_reg_0 : out STD_LOGIC;
    \AXI_video_strm_V_id_V0_status20_out__5\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC;
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    empty_reg_1 : in STD_LOGIC;
    empty_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_20\ : entity is "image_core_INPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_20\ is
  signal \empty18_in__4\ : STD_LOGIC;
  signal \empty_i_1__4_n_0\ : STD_LOGIC;
  signal empty_reg_n_0 : STD_LOGIC;
  signal \full14_in__4\ : STD_LOGIC;
  signal \full_i_1__4_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \full_i_2__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \index[1]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index[2]_i_1__0\ : label is "soft_lutpair4";
begin
  full_reg_0 <= \^full_reg_0\;
\empty_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \state_reg[0]\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => empty_reg_n_0,
      I3 => \empty18_in__4\,
      O => \empty_i_1__4_n_0\
    );
\empty_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__4\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__4_n_0\,
      PRE => AS(0),
      Q => empty_reg_n_0
    );
\eol_2_i_reg_300[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => empty_reg_0,
      I2 => empty_reg_1,
      I3 => empty_reg_2,
      O => \AXI_video_strm_V_id_V0_status20_out__5\
    );
\full_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \state_reg[0]\,
      I2 => \^full_reg_0\,
      I3 => \full14_in__4\,
      O => \full_i_1__4_n_0\
    );
\full_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__4\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__4_n_0\,
      Q => \^full_reg_0\
    );
\index[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__4_n_0\
    );
\index[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__0_n_0\
    );
\index[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__0_n_0\
    );
\index[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => \^full_reg_0\,
      I2 => \state_reg[0]\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1__0_n_0\
    );
\index[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__0_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__0_n_0\,
      D => \index[0]_i_1__4_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__0_n_0\,
      D => \index[1]_i_1__0_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__0_n_0\,
      D => \index[2]_i_1__0_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__0_n_0\,
      D => \index[3]_i_2__0_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_21\ is
  port (
    sig_image_core_input_V_last_V_dout : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_21\ : entity is "image_core_INPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_21\ is
  signal \empty18_in__3\ : STD_LOGIC;
  signal \empty_i_1__3_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC;
  signal \full14_in__3\ : STD_LOGIC;
  signal \full_i_1__3_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \full_i_2__3\ : label is "soft_lutpair9";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_last_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_last_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \index[2]_i_1__1\ : label is "soft_lutpair8";
begin
  empty_reg_0 <= \^empty_reg_0\;
  full_reg_0 <= \^full_reg_0\;
\empty_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => \^empty_reg_0\,
      I3 => \empty18_in__3\,
      O => \empty_i_1__3_n_0\
    );
\empty_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__3\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__3_n_0\,
      PRE => AS(0),
      Q => \^empty_reg_0\
    );
\full_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \state_reg[0]_0\,
      I2 => \^full_reg_0\,
      I3 => \full14_in__3\,
      O => \full_i_1__3_n_0\
    );
\full_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__3\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__3_n_0\,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => \state_reg[0]\,
      CLK => aclk,
      D => Q(0),
      Q => sig_image_core_input_V_last_V_dout
    );
\index[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__3_n_0\
    );
\index[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__1_n_0\
    );
\index[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__1_n_0\
    );
\index[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => \^full_reg_0\,
      I2 => \state_reg[0]_0\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1__1_n_0\
    );
\index[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__1_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__1_n_0\,
      D => \index[0]_i_1__3_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__1_n_0\,
      D => \index[1]_i_1__1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__1_n_0\,
      D => \index[2]_i_1__1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__1_n_0\,
      D => \index[3]_i_2__1_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_23\ is
  port (
    sig_image_core_input_V_user_V_dout : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_video_strm_V_id_V0_status20_out__5\ : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    full_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_23\ : entity is "image_core_INPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_23\ is
  signal \empty18_in__2\ : STD_LOGIC;
  signal \empty_i_1__2_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC;
  signal \full14_in__2\ : STD_LOGIC;
  signal \full_i_1__2_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_image_core_input_v_user_v_dout\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \full_i_2__2\ : label is "soft_lutpair13";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_user_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_INPUT_STREAM_if_U/input_V_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \index[2]_i_1__2\ : label is "soft_lutpair12";
begin
  empty_reg_0 <= \^empty_reg_0\;
  full_reg_0 <= \^full_reg_0\;
  sig_image_core_input_V_user_V_dout <= \^sig_image_core_input_v_user_v_dout\;
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \^sig_image_core_input_v_user_v_dout\,
      I2 => \AXI_video_strm_V_id_V0_status20_out__5\,
      O => D(0)
    );
\empty_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => sig_image_core_input_V_dest_V_read,
      I2 => \^empty_reg_0\,
      I3 => \empty18_in__2\,
      O => \empty_i_1__2_n_0\
    );
\empty_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__2\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__2_n_0\,
      PRE => AS(0),
      Q => \^empty_reg_0\
    );
\full_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4D0"
    )
        port map (
      I0 => sig_image_core_input_V_dest_V_read,
      I1 => \state_reg[0]_0\,
      I2 => \^full_reg_0\,
      I3 => \full14_in__2\,
      O => \full_i_1__2_n_0\
    );
\full_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__2\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__2_n_0\,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => \state_reg[0]\,
      CLK => aclk,
      D => Q(0),
      Q => \^sig_image_core_input_v_user_v_dout\
    );
\index[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__2_n_0\
    );
\index[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__2_n_0\
    );
\index[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \^empty_reg_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__2_n_0\
    );
\index[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => \^full_reg_0\,
      I2 => \state_reg[0]_0\,
      I3 => sig_image_core_input_V_dest_V_read,
      O => \index[3]_i_1__2_n_0\
    );
\index[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^empty_reg_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__2_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__2_n_0\,
      D => \index[0]_i_1__2_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__2_n_0\,
      D => \index[1]_i_1__2_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__2_n_0\,
      D => \index[2]_i_1__2_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__2_n_0\,
      D => \index[3]_i_2__2_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
s_ready_t_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => full_reg_1,
      I2 => full_reg_2,
      I3 => full_reg_3,
      O => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_reg_slice is
  port (
    INPUT_STREAM_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_last_V_reg_426_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \tmp_last_V_reg_426_reg[0]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    m_ready : in STD_LOGIC;
    INPUT_STREAM_TVALID : in STD_LOGIC;
    \INPUT_STREAM_TLAST[0]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    full_reg : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_reg_slice is
  signal \^input_stream_tready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ready_t_i_2_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1__4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_sr[15].mem_reg[15][0]_srl16_i_1__5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair14";
begin
  INPUT_STREAM_TREADY <= \^input_stream_tready\;
  Q(0) <= \^q\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_ready,
      I3 => INPUT_STREAM_TVALID,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => m_ready,
      I2 => \state__0\(1),
      I3 => INPUT_STREAM_TVALID,
      I4 => \^input_stream_tready\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => AS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => AS(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(0),
      I1 => \INPUT_STREAM_TLAST[0]\(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => \INPUT_STREAM_TLAST[0]\(10),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(10)
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => \INPUT_STREAM_TLAST[0]\(11),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(11)
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => \INPUT_STREAM_TLAST[0]\(12),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(12)
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => \INPUT_STREAM_TLAST[0]\(13),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(13)
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => \INPUT_STREAM_TLAST[0]\(14),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(14)
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => \INPUT_STREAM_TLAST[0]\(15),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(15)
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => \INPUT_STREAM_TLAST[0]\(16),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(16)
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => \INPUT_STREAM_TLAST[0]\(17),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(17)
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => \INPUT_STREAM_TLAST[0]\(18),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(18)
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => \INPUT_STREAM_TLAST[0]\(19),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(19)
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => \INPUT_STREAM_TLAST[0]\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(1)
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => \INPUT_STREAM_TLAST[0]\(20),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(20)
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => \INPUT_STREAM_TLAST[0]\(21),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(21)
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => \INPUT_STREAM_TLAST[0]\(22),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => \INPUT_STREAM_TLAST[0]\(23),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(23)
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => \INPUT_STREAM_TLAST[0]\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(2)
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(30),
      I1 => \INPUT_STREAM_TLAST[0]\(24),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(30)
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => INPUT_STREAM_TVALID,
      I3 => m_ready,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(31),
      I1 => \INPUT_STREAM_TLAST[0]\(25),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(31)
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => \INPUT_STREAM_TLAST[0]\(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(3)
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => \INPUT_STREAM_TLAST[0]\(4),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(4)
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => \INPUT_STREAM_TLAST[0]\(5),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(5)
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => \INPUT_STREAM_TLAST[0]\(6),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(6)
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => \INPUT_STREAM_TLAST[0]\(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(7)
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => \INPUT_STREAM_TLAST[0]\(8),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(8)
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => \INPUT_STREAM_TLAST[0]\(9),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(0),
      Q => \tmp_last_V_reg_426_reg[0]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(10),
      Q => \tmp_last_V_reg_426_reg[0]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(11),
      Q => \tmp_last_V_reg_426_reg[0]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(12),
      Q => \tmp_last_V_reg_426_reg[0]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(13),
      Q => \tmp_last_V_reg_426_reg[0]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(14),
      Q => \tmp_last_V_reg_426_reg[0]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(15),
      Q => \tmp_last_V_reg_426_reg[0]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(16),
      Q => \tmp_last_V_reg_426_reg[0]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(17),
      Q => \tmp_last_V_reg_426_reg[0]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(18),
      Q => \tmp_last_V_reg_426_reg[0]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(19),
      Q => \tmp_last_V_reg_426_reg[0]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(1),
      Q => \tmp_last_V_reg_426_reg[0]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(20),
      Q => \tmp_last_V_reg_426_reg[0]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(21),
      Q => \tmp_last_V_reg_426_reg[0]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(22),
      Q => \tmp_last_V_reg_426_reg[0]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(23),
      Q => \tmp_last_V_reg_426_reg[0]_0\(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(2),
      Q => \tmp_last_V_reg_426_reg[0]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(30),
      Q => \tmp_last_V_reg_426_reg[0]_0\(24),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(31),
      Q => \tmp_last_V_reg_426_reg[0]_0\(25),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(3),
      Q => \tmp_last_V_reg_426_reg[0]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(4),
      Q => \tmp_last_V_reg_426_reg[0]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(5),
      Q => \tmp_last_V_reg_426_reg[0]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(6),
      Q => \tmp_last_V_reg_426_reg[0]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(7),
      Q => \tmp_last_V_reg_426_reg[0]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(8),
      Q => \tmp_last_V_reg_426_reg[0]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => p_0_in(9),
      Q => \tmp_last_V_reg_426_reg[0]_0\(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => INPUT_STREAM_TVALID,
      I1 => \^input_stream_tready\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(24),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(25),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p2,
      D => \INPUT_STREAM_TLAST[0]\(9),
      Q => data_p2(9),
      R => '0'
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_ready,
      I2 => full_reg,
      O => \tmp_last_V_reg_426_reg[0]\
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_ready,
      I2 => full_reg_0,
      O => \ap_CS_fsm_reg[2]\
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_ready,
      I2 => full_reg_1,
      O => sel
    );
s_ready_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => INPUT_STREAM_TVALID,
      I1 => m_ready,
      I2 => \^input_stream_tready\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_2_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_ready_t_i_2_n_0,
      Q => \^input_stream_tready\,
      R => AS(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC44CCCC"
    )
        port map (
      I0 => m_ready,
      I1 => \^q\(0),
      I2 => \^input_stream_tready\,
      I3 => INPUT_STREAM_TVALID,
      I4 => state(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => m_ready,
      I1 => state(1),
      I2 => INPUT_STREAM_TVALID,
      I3 => \^q\(0),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => AS(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo is
  port (
    full_reg_0 : out STD_LOGIC;
    \index_reg[1]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo is
  signal \empty18_in__6\ : STD_LOGIC;
  signal \empty_i_1__12_n_0\ : STD_LOGIC;
  signal \full14_in__6\ : STD_LOGIC;
  signal \full_i_1__12_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__12_n_0\ : STD_LOGIC;
  signal \^index_reg[1]_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \full_i_2__6\ : label is "soft_lutpair17";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][10]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][10]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][10]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][11]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][11]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][11]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][12]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][12]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][12]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][13]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][13]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][13]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][14]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][14]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][14]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][15]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][15]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][15]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][16]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][16]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][16]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][17]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][17]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][17]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][18]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][18]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][18]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][19]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][19]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][19]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][1]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][1]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][20]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][20]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][20]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][21]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][21]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][21]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][22]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][22]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][22]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][23]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][23]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][23]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][2]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][2]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][3]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][3]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][4]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][4]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][5]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][5]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][6]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][6]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][7]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][7]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][7]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][8]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][8]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][8]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][9]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][9]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_data_V_fifo/gen_sr[15].mem_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__12\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \index[2]_i_1__12\ : label is "soft_lutpair16";
begin
  full_reg_0 <= \^full_reg_0\;
  \index_reg[1]_0\ <= \^index_reg[1]_0\;
\empty_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^index_reg[1]_0\,
      I4 => \empty18_in__6\,
      O => \empty_i_1__12_n_0\
    );
\empty_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__6\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__12_n_0\,
      PRE => AS(0),
      Q => \^index_reg[1]_0\
    );
\full_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^full_reg_0\,
      I4 => \full14_in__6\,
      O => \full_i_1__12_n_0\
    );
\full_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__6\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__12_n_0\,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\gen_sr[15].mem_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\gen_sr[15].mem_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\gen_sr[15].mem_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\gen_sr[15].mem_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\gen_sr[15].mem_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\gen_sr[15].mem_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\gen_sr[15].mem_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\gen_sr[15].mem_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(17),
      Q => \out\(17)
    );
\gen_sr[15].mem_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(18),
      Q => \out\(18)
    );
\gen_sr[15].mem_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(19),
      Q => \out\(19)
    );
\gen_sr[15].mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\gen_sr[15].mem_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(20),
      Q => \out\(20)
    );
\gen_sr[15].mem_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(21),
      Q => \out\(21)
    );
\gen_sr[15].mem_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(22),
      Q => \out\(22)
    );
\gen_sr[15].mem_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(23),
      Q => \out\(23)
    );
\gen_sr[15].mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\gen_sr[15].mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\gen_sr[15].mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\gen_sr[15].mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\gen_sr[15].mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\gen_sr[15].mem_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\gen_sr[15].mem_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\gen_sr[15].mem_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => sel,
      CLK => aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\index[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__6_n_0\
    );
\index[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__12_n_0\
    );
\index[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__12_n_0\
    );
\index[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => \^index_reg[1]_0\,
      I3 => \^full_reg_0\,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__6_n_0\
    );
\index[3]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^index_reg[1]_0\,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__12_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__6_n_0\,
      D => \index[0]_i_1__6_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__6_n_0\,
      D => \index[1]_i_1__12_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__6_n_0\,
      D => \index[2]_i_1__12_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__6_n_0\,
      D => \index[3]_i_2__12_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0\ is
  port (
    full_reg_0 : out STD_LOGIC;
    \index_reg[1]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0\ : entity is "image_core_OUTPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0\ is
  signal \empty18_in__7\ : STD_LOGIC;
  signal \empty_i_1__11_n_0\ : STD_LOGIC;
  signal \full14_in__7\ : STD_LOGIC;
  signal \full_i_1__11_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \^index_reg[1]_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__7\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \full_i_2__7\ : label is "soft_lutpair24";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][1]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][1]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/gen_sr[15].mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][2]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name of \gen_sr[15].mem_reg[15][2]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/gen_sr[15].mem_reg[15][2]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__11\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \index[2]_i_1__11\ : label is "soft_lutpair23";
begin
  full_reg_0 <= \^full_reg_0\;
  \index_reg[1]_0\ <= \^index_reg[1]_0\;
\empty_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^index_reg[1]_0\,
      I4 => \empty18_in__7\,
      O => \empty_i_1__11_n_0\
    );
\empty_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__7\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__11_n_0\,
      PRE => AS(0),
      Q => \^index_reg[1]_0\
    );
\full_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^full_reg_0\,
      I4 => \full14_in__7\,
      O => \full_i_1__11_n_0\
    );
\full_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__7\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__11_n_0\,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => full_reg_1,
      CLK => aclk,
      D => '1',
      Q => \out\(0)
    );
\gen_sr[15].mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => full_reg_1,
      CLK => aclk,
      D => '1',
      Q => \out\(1)
    );
\gen_sr[15].mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => full_reg_1,
      CLK => aclk,
      D => '1',
      Q => \out\(2)
    );
\index[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__7_n_0\
    );
\index[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__11_n_0\
    );
\index[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__11_n_0\
    );
\index[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => \^index_reg[1]_0\,
      I3 => \^full_reg_0\,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__7_n_0\
    );
\index[3]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^index_reg[1]_0\,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__11_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__7_n_0\,
      D => \index[0]_i_1__7_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__7_n_0\,
      D => \index[1]_i_1__11_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__7_n_0\,
      D => \index[2]_i_1__11_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__7_n_0\,
      D => \index[3]_i_2__11_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0_18\ is
  port (
    \index_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0_18\ : entity is "image_core_OUTPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0_18\ is
  signal \empty18_in__8\ : STD_LOGIC;
  signal \empty_i_1__10_n_0\ : STD_LOGIC;
  signal \full14_in__8\ : STD_LOGIC;
  signal \full_i_1__10_n_0\ : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal \index[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \^index_reg[1]_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \full_i_2__8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \index[1]_i_1__10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \index[2]_i_1__10\ : label is "soft_lutpair27";
begin
  \index_reg[1]_0\ <= \^index_reg[1]_0\;
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => full_reg_n_0,
      I1 => full_reg_0,
      I2 => full_reg_1,
      I3 => full_reg_2,
      O => \ap_CS_fsm_reg[2]\
    );
\empty_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^index_reg[1]_0\,
      I4 => \empty18_in__8\,
      O => \empty_i_1__10_n_0\
    );
\empty_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__8\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__10_n_0\,
      PRE => AS(0),
      Q => \^index_reg[1]_0\
    );
\full_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => full_reg_n_0,
      I4 => \full14_in__8\,
      O => \full_i_1__10_n_0\
    );
\full_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__8\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__10_n_0\,
      Q => full_reg_n_0
    );
\index[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__8_n_0\
    );
\index[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__10_n_0\
    );
\index[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__10_n_0\
    );
\index[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => \^index_reg[1]_0\,
      I3 => full_reg_n_0,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__8_n_0\
    );
\index[3]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^index_reg[1]_0\,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__10_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__8_n_0\,
      D => \index[0]_i_1__8_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__8_n_0\,
      D => \index[1]_i_1__10_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__8_n_0\,
      D => \index[2]_i_1__10_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__8_n_0\,
      D => \index[3]_i_2__10_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    \exitcond_i_reg_286_reg[0]\ : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    full_reg_3 : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    empty_reg_1 : in STD_LOGIC;
    empty_reg_2 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1\ : entity is "image_core_OUTPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1\ is
  signal \empty18_in__12\ : STD_LOGIC;
  signal \empty_i_1__6_n_0\ : STD_LOGIC;
  signal empty_reg_n_0 : STD_LOGIC;
  signal \full14_in__12\ : STD_LOGIC;
  signal \full_i_1__6_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal \index[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[31]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \empty_i_2__12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \full_i_1__6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \full_i_2__12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \index[1]_i_1__6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \index[2]_i_1__6\ : label is "soft_lutpair18";
begin
  full_reg_0 <= \^full_reg_0\;
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333331"
    )
        port map (
      I0 => img_1_data_stream_0_empty_n,
      I1 => \exitcond_i_reg_286_reg[0]\,
      I2 => full_reg_n_0,
      I3 => full_reg_1,
      I4 => full_reg_2,
      I5 => full_reg_3,
      O => \ap_CS_fsm_reg[2]\
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => s_ready_t_reg_0,
      O => E(0)
    );
\empty_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => empty_reg_n_0,
      I4 => \empty18_in__12\,
      O => \empty_i_1__6_n_0\
    );
\empty_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__12\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__6_n_0\,
      PRE => AS(0),
      Q => empty_reg_n_0
    );
\full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => full_reg_n_0,
      I4 => \full14_in__12\,
      O => \full_i_1__6_n_0\
    );
\full_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__12\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__6_n_0\,
      Q => full_reg_n_0
    );
\index[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__12_n_0\
    );
\index[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__6_n_0\
    );
\index[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__6_n_0\
    );
\index[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => \^full_reg_0\,
      I1 => s_ready_t_reg_0,
      I2 => empty_reg_n_0,
      I3 => full_reg_n_0,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__12_n_0\
    );
\index[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__6_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__12_n_0\,
      D => \index[0]_i_1__12_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__12_n_0\,
      D => \index[1]_i_1__6_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__12_n_0\,
      D => \index[2]_i_1__6_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__12_n_0\,
      D => \index[3]_i_2__6_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => empty_reg_0,
      I2 => empty_reg_1,
      I3 => empty_reg_2,
      O => \^full_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_16\ is
  port (
    \index_reg[3]_0\ : out STD_LOGIC;
    \index_reg[1]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_16\ : entity is "image_core_OUTPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_16\ is
  signal \empty18_in__11\ : STD_LOGIC;
  signal \empty_i_1__7_n_0\ : STD_LOGIC;
  signal \full14_in__11\ : STD_LOGIC;
  signal \full_i_1__7_n_0\ : STD_LOGIC;
  signal \index[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \^index_reg[1]_0\ : STD_LOGIC;
  signal \^index_reg[3]_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \full_i_2__11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \index[1]_i_1__7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \index[2]_i_1__7\ : label is "soft_lutpair21";
begin
  \index_reg[1]_0\ <= \^index_reg[1]_0\;
  \index_reg[3]_0\ <= \^index_reg[3]_0\;
\empty_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^index_reg[1]_0\,
      I4 => \empty18_in__11\,
      O => \empty_i_1__7_n_0\
    );
\empty_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__11\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__7_n_0\,
      PRE => AS(0),
      Q => \^index_reg[1]_0\
    );
\full_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^index_reg[3]_0\,
      I4 => \full14_in__11\,
      O => \full_i_1__7_n_0\
    );
\full_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__11\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__7_n_0\,
      Q => \^index_reg[3]_0\
    );
\index[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__11_n_0\
    );
\index[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__7_n_0\
    );
\index[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__7_n_0\
    );
\index[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => \^index_reg[1]_0\,
      I3 => \^index_reg[3]_0\,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__11_n_0\
    );
\index[3]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^index_reg[1]_0\,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__7_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__11_n_0\,
      D => \index[0]_i_1__11_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__11_n_0\,
      D => \index[1]_i_1__7_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__11_n_0\,
      D => \index[2]_i_1__7_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__11_n_0\,
      D => \index[3]_i_2__7_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : out STD_LOGIC;
    \index_reg[1]_0\ : out STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    sig_image_core_output_V_last_V_din : in STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_17\ : entity is "image_core_OUTPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_17\ is
  signal \empty18_in__10\ : STD_LOGIC;
  signal \empty_i_1__8_n_0\ : STD_LOGIC;
  signal \full14_in__10\ : STD_LOGIC;
  signal \full_i_1__8_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \^index_reg[1]_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__10\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \full_i_2__10\ : label is "soft_lutpair26";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_last_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_last_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \index[2]_i_1__8\ : label is "soft_lutpair25";
begin
  full_reg_0 <= \^full_reg_0\;
  \index_reg[1]_0\ <= \^index_reg[1]_0\;
\empty_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^index_reg[1]_0\,
      I4 => \empty18_in__10\,
      O => \empty_i_1__8_n_0\
    );
\empty_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__10\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__8_n_0\,
      PRE => AS(0),
      Q => \^index_reg[1]_0\
    );
\full_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^full_reg_0\,
      I4 => \full14_in__10\,
      O => \full_i_1__8_n_0\
    );
\full_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__10\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__8_n_0\,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => full_reg_1,
      CLK => aclk,
      D => sig_image_core_output_V_last_V_din,
      Q => D(0)
    );
\index[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__10_n_0\
    );
\index[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__8_n_0\
    );
\index[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => \^index_reg[1]_0\,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__8_n_0\
    );
\index[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => empty_reg_0,
      I1 => s_ready_t_reg_0,
      I2 => \^index_reg[1]_0\,
      I3 => \^full_reg_0\,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__10_n_0\
    );
\index[3]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => \^index_reg[1]_0\,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__8_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__10_n_0\,
      D => \index[0]_i_1__10_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__10_n_0\,
      D => \index[1]_i_1__8_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__10_n_0\,
      D => \index[2]_i_1__8_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__10_n_0\,
      D => \index[3]_i_2__8_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg_0 : out STD_LOGIC;
    full_reg_1 : out STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    sig_image_core_output_V_user_V_din : in STD_LOGIC;
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    empty_reg_1 : in STD_LOGIC;
    empty_reg_2 : in STD_LOGIC;
    empty_reg_3 : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_19\ : entity is "image_core_OUTPUT_STREAM_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_19\ is
  signal \empty18_in__9\ : STD_LOGIC;
  signal \empty_i_1__9_n_0\ : STD_LOGIC;
  signal empty_reg_n_0 : STD_LOGIC;
  signal \full14_in__9\ : STD_LOGIC;
  signal \full_i_1__9_n_0\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \index[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \index[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \index_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \full_i_2__9\ : label is "soft_lutpair30";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_user_V_fifo/gen_sr[15].mem_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr[15].mem_reg[15][0]_srl16\ : label is "inst/\image_core_OUTPUT_STREAM_if_U/output_V_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \index[1]_i_1__9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \index[2]_i_1__9\ : label is "soft_lutpair29";
begin
  full_reg_0 <= \^full_reg_0\;
\empty_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F088F00"
    )
        port map (
      I0 => empty_reg_3,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => empty_reg_n_0,
      I4 => \empty18_in__9\,
      O => \empty_i_1__9_n_0\
    );
\empty_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \index_reg__0\(3),
      I1 => \index_reg__0\(2),
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      O => \empty18_in__9\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => '1',
      D => \empty_i_1__9_n_0\,
      PRE => AS(0),
      Q => empty_reg_n_0
    );
\full_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F770F700"
    )
        port map (
      I0 => empty_reg_3,
      I1 => s_ready_t_reg_0,
      I2 => sig_image_core_output_V_dest_V_write,
      I3 => \^full_reg_0\,
      I4 => \full14_in__9\,
      O => \full_i_1__9_n_0\
    );
\full_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \index_reg__0\(2),
      I1 => \index_reg__0\(0),
      I2 => \index_reg__0\(3),
      I3 => \index_reg__0\(1),
      O => \full14_in__9\
    );
full_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => AS(0),
      D => \full_i_1__9_n_0\,
      Q => \^full_reg_0\
    );
\gen_sr[15].mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \index_reg__0\(0),
      A1 => \index_reg__0\(1),
      A2 => \index_reg__0\(2),
      A3 => \index_reg__0\(3),
      CE => full_reg_2,
      CLK => aclk,
      D => sig_image_core_output_V_user_V_din,
      Q => D(0)
    );
\index[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg__0\(0),
      O => \index[0]_i_1__9_n_0\
    );
\index[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(1),
      O => \index[1]_i_1__9_n_0\
    );
\index[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => \index_reg__0\(0),
      I1 => s_ready_t_reg,
      I2 => empty_reg_n_0,
      I3 => \index_reg__0\(2),
      I4 => \index_reg__0\(1),
      O => \index[2]_i_1__9_n_0\
    );
\index[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00770808"
    )
        port map (
      I0 => empty_reg_3,
      I1 => s_ready_t_reg_0,
      I2 => empty_reg_n_0,
      I3 => \^full_reg_0\,
      I4 => sig_image_core_output_V_dest_V_write,
      O => \index[3]_i_1__9_n_0\
    );
\index[3]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000FFFB0004"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => s_ready_t_reg,
      I2 => \index_reg__0\(0),
      I3 => \index_reg__0\(1),
      I4 => \index_reg__0\(3),
      I5 => \index_reg__0\(2),
      O => \index[3]_i_2__9_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__9_n_0\,
      D => \index[0]_i_1__9_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(0)
    );
\index_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__9_n_0\,
      D => \index[1]_i_1__9_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(1)
    );
\index_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__9_n_0\,
      D => \index[2]_i_1__9_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(2)
    );
\index_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \index[3]_i_1__9_n_0\,
      D => \index[3]_i_2__9_n_0\,
      PRE => AS(0),
      Q => \index_reg__0\(3)
    );
\state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_reg_n_0,
      I1 => empty_reg_0,
      I2 => empty_reg_1,
      I3 => empty_reg_2,
      O => full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_reg_slice is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    OUTPUT_STREAM_TREADY : in STD_LOGIC;
    empty_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_reg_slice is
  signal \^output_stream_tvalid\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  OUTPUT_STREAM_TVALID <= \^output_stream_tvalid\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => OUTPUT_STREAM_TREADY,
      I3 => empty_reg,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D184818"
    )
        port map (
      I0 => \state__0\(0),
      I1 => OUTPUT_STREAM_TREADY,
      I2 => \state__0\(1),
      I3 => empty_reg,
      I4 => \^state_reg[0]_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => AS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => AS(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => D(10),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => D(11),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => D(12),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => D(13),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => D(14),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => D(15),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => D(16),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => D(17),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => D(18),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => D(19),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => D(20),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => D(21),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => D(22),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7210"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => empty_reg,
      I3 => OUTPUT_STREAM_TREADY,
      O => load_p1
    );
\data_p1[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => D(23),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[23]_i_2_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => D(24),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => D(25),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => D(26),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => D(27),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => D(28),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => D(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => D(4),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => D(5),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => D(6),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => D(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => D(8),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => D(9),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => Q(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => Q(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => Q(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => Q(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => Q(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => Q(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => Q(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => Q(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => Q(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => Q(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => Q(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => Q(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => Q(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => Q(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => Q(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[23]_i_2_n_0\,
      Q => Q(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => Q(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => Q(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => Q(26),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => Q(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => Q(27),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => Q(28),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => Q(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => Q(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => Q(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => Q(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => Q(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => Q(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => Q(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => empty_reg,
      I1 => OUTPUT_STREAM_TREADY,
      I2 => \^state_reg[0]_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^state_reg[0]_0\,
      R => AS(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDC0FF00"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => empty_reg,
      I2 => \^state_reg[0]_0\,
      I3 => \^output_stream_tvalid\,
      I4 => state(1),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => state(1),
      I2 => empty_reg,
      I3 => \^output_stream_tvalid\,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^output_stream_tvalid\,
      R => AS(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW_shiftReg is
  port (
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    img_1_rows_V_channel_full_n : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_cols_V_channel_full_n : in STD_LOGIC;
    rows : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW_shiftReg is
  signal \SRL_SIG_reg[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => img_1_rows_V_channel_full_n,
      I2 => img_0_cols_V_channel_full_n,
      I3 => start_for_Mat2AXIvideo_U0_full_n,
      I4 => img_1_cols_V_channel_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(0),
      Q => \SRL_SIG_reg[0]\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(10),
      Q => \SRL_SIG_reg[0]\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(1),
      Q => \SRL_SIG_reg[0]\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(2),
      Q => \SRL_SIG_reg[0]\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(3),
      Q => \SRL_SIG_reg[0]\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(4),
      Q => \SRL_SIG_reg[0]\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(5),
      Q => \SRL_SIG_reg[0]\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(6),
      Q => \SRL_SIG_reg[0]\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(7),
      Q => \SRL_SIG_reg[0]\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(8),
      Q => \SRL_SIG_reg[0]\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => rows(9),
      Q => \SRL_SIG_reg[0]\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(0),
      Q => \SRL_SIG_reg[1]\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(10),
      Q => \SRL_SIG_reg[1]\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(1),
      Q => \SRL_SIG_reg[1]\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(2),
      Q => \SRL_SIG_reg[1]\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(3),
      Q => \SRL_SIG_reg[1]\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(4),
      Q => \SRL_SIG_reg[1]\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(5),
      Q => \SRL_SIG_reg[1]\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(6),
      Q => \SRL_SIG_reg[1]\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(7),
      Q => \SRL_SIG_reg[1]\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(8),
      Q => \SRL_SIG_reg[1]\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]\(9),
      Q => \SRL_SIG_reg[1]\(9),
      R => '0'
    );
\tmp_reg_408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(0),
      I1 => \SRL_SIG_reg[0]\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(0)
    );
\tmp_reg_408[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(10),
      I1 => \SRL_SIG_reg[0]\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(10)
    );
\tmp_reg_408[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(1),
      I1 => \SRL_SIG_reg[0]\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(1)
    );
\tmp_reg_408[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(2),
      I1 => \SRL_SIG_reg[0]\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(2)
    );
\tmp_reg_408[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(3),
      I1 => \SRL_SIG_reg[0]\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(3)
    );
\tmp_reg_408[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(4),
      I1 => \SRL_SIG_reg[0]\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(4)
    );
\tmp_reg_408[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(5),
      I1 => \SRL_SIG_reg[0]\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(5)
    );
\tmp_reg_408[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(6),
      I1 => \SRL_SIG_reg[0]\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(6)
    );
\tmp_reg_408[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(7),
      I1 => \SRL_SIG_reg[0]\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(7)
    );
\tmp_reg_408[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(8),
      I1 => \SRL_SIG_reg[0]\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(8)
    );
\tmp_reg_408[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(9),
      I1 => \SRL_SIG_reg[0]\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    img_1_rows_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_cols_V_channel_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    cols : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => img_1_rows_V_channel_full_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => img_1_cols_V_channel_full_n,
      I4 => img_0_rows_V_channel_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => cols(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\tmp_88_reg_413[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \SRL_SIG_reg_n_0_[0][0]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\tmp_88_reg_413[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][10]\,
      I1 => \SRL_SIG_reg_n_0_[0][10]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\tmp_88_reg_413[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \SRL_SIG_reg_n_0_[0][1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\tmp_88_reg_413[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \SRL_SIG_reg_n_0_[0][2]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\tmp_88_reg_413[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \SRL_SIG_reg_n_0_[0][3]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\tmp_88_reg_413[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \SRL_SIG_reg_n_0_[0][4]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\tmp_88_reg_413[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \SRL_SIG_reg_n_0_[0][5]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\tmp_88_reg_413[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \SRL_SIG_reg_n_0_[0][6]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\tmp_88_reg_413[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \SRL_SIG_reg_n_0_[0][7]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\tmp_88_reg_413[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][8]\,
      I1 => \SRL_SIG_reg_n_0_[0][8]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\tmp_88_reg_413[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][9]\,
      I1 => \SRL_SIG_reg_n_0_[0][9]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA_shiftReg is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_2_V_write : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \SRL_SIG_reg_n_0_[0][7]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(7)
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \SRL_SIG_reg_n_0_[0][6]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(6)
    );
ram_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \SRL_SIG_reg_n_0_[0][5]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(5)
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \SRL_SIG_reg_n_0_[0][4]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(4)
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \SRL_SIG_reg_n_0_[0][3]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(3)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \SRL_SIG_reg_n_0_[0][2]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(2)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \SRL_SIG_reg_n_0_[0][1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(1)
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(7)
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \SRL_SIG_reg_n_0_[0][0]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(0)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(7)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(6)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(6)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(5)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(5)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(4)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(4)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(3)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(3)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(2)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(2)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(1)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(1)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(0)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK_shiftReg is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_2_V_write : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(7)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(7)
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \SRL_SIG_reg_n_0_[0][7]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(7)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(6)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(6)
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \SRL_SIG_reg_n_0_[0][6]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(6)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(5)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(5)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \SRL_SIG_reg_n_0_[0][5]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(5)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(4)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(4)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \SRL_SIG_reg_n_0_[0][4]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(4)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(3)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(3)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \SRL_SIG_reg_n_0_[0][3]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(3)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(2)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(2)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \SRL_SIG_reg_n_0_[0][2]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(2)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(1)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(1)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \SRL_SIG_reg_n_0_[0][1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(1)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(0)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(0)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \SRL_SIG_reg_n_0_[0][0]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU_shiftReg is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_2_V_write : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(7)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(7)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \SRL_SIG_reg_n_0_[0][7]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(7)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(6)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(6)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \SRL_SIG_reg_n_0_[0][6]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(6)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(5)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(5)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \SRL_SIG_reg_n_0_[0][5]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(4)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(4)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \SRL_SIG_reg_n_0_[0][4]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(4)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(3)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \SRL_SIG_reg_n_0_[0][3]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(2)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \SRL_SIG_reg_n_0_[0][2]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(1)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \SRL_SIG_reg_n_0_[0][1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg(0)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[0]\,
      I4 => \mOutPtr_reg[1]\,
      I5 => \k_buf_1_val_4_d11__0\,
      O => ram_reg_0(0)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \SRL_SIG_reg_n_0_[0][0]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => ram_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[0]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][10]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\p_src_rows_V_read_reg_64[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \SRL_SIG_reg_n_0_[0][0]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\p_src_rows_V_read_reg_64[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][10]\,
      I1 => \SRL_SIG_reg_n_0_[0][10]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\p_src_rows_V_read_reg_64[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \SRL_SIG_reg_n_0_[0][1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\p_src_rows_V_read_reg_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \SRL_SIG_reg_n_0_[0][2]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\p_src_rows_V_read_reg_64[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \SRL_SIG_reg_n_0_[0][3]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\p_src_rows_V_read_reg_64[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \SRL_SIG_reg_n_0_[0][4]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\p_src_rows_V_read_reg_64[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \SRL_SIG_reg_n_0_[0][5]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\p_src_rows_V_read_reg_64[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \SRL_SIG_reg_n_0_[0][6]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\p_src_rows_V_read_reg_64[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \SRL_SIG_reg_n_0_[0][7]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\p_src_rows_V_read_reg_64[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][8]\,
      I1 => \SRL_SIG_reg_n_0_[0][8]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\p_src_rows_V_read_reg_64[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][9]\,
      I1 => \SRL_SIG_reg_n_0_[0][9]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde_shiftReg is
  port (
    \p_src_cols_V_read_reg_69_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[0]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\p_src_cols_V_read_reg_69[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \SRL_SIG_reg_n_0_[0][0]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(0)
    );
\p_src_cols_V_read_reg_69[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][10]\,
      I1 => \SRL_SIG_reg_n_0_[0][10]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(10)
    );
\p_src_cols_V_read_reg_69[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \SRL_SIG_reg_n_0_[0][1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(1)
    );
\p_src_cols_V_read_reg_69[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \SRL_SIG_reg_n_0_[0][2]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(2)
    );
\p_src_cols_V_read_reg_69[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \SRL_SIG_reg_n_0_[0][3]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(3)
    );
\p_src_cols_V_read_reg_69[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \SRL_SIG_reg_n_0_[0][4]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(4)
    );
\p_src_cols_V_read_reg_69[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \SRL_SIG_reg_n_0_[0][5]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(5)
    );
\p_src_cols_V_read_reg_69[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \SRL_SIG_reg_n_0_[0][6]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(6)
    );
\p_src_cols_V_read_reg_69[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \SRL_SIG_reg_n_0_[0][7]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(7)
    );
\p_src_cols_V_read_reg_69[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][8]\,
      I1 => \SRL_SIG_reg_n_0_[0][8]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(8)
    );
\p_src_cols_V_read_reg_69[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][9]\,
      I1 => \SRL_SIG_reg_n_0_[0][9]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \p_src_cols_V_read_reg_69_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_cols_V_channel_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rows : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair183";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\image_core_U/img_1_rows_V_channel_U/U_image_core_img_1_ncg_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => img_0_cols_V_channel_full_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => img_1_cols_V_channel_full_n,
      I4 => img_0_rows_V_channel_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => rows(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    img_1_rows_V_channel_full_n : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    cols : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq_shiftReg is
  signal \^out\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair179";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\image_core_U/img_1_cols_V_channel_U/U_image_core_img_1_ocq_ram/SRL_SIG_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM of \r_V_reg_272[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \r_V_reg_272[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \r_V_reg_272[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \r_V_reg_272[4]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \r_V_reg_272[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \r_V_reg_272[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \r_V_reg_272[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \r_V_reg_272[9]_i_1\ : label is "soft_lutpair175";
begin
  \out\(10 downto 0) <= \^out\(10 downto 0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => img_1_rows_V_channel_full_n,
      I2 => img_0_cols_V_channel_full_n,
      I3 => start_for_Mat2AXIvideo_U0_full_n,
      I4 => img_0_rows_V_channel_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => aclk,
      D => cols(9),
      Q => \^out\(9)
    );
\r_V_reg_272[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^out\(9),
      I1 => \^out\(7),
      I2 => internal_full_n_reg_0,
      I3 => \^out\(6),
      I4 => \^out\(8),
      I5 => \^out\(10),
      O => D(9)
    );
\r_V_reg_272[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => D(0)
    );
\r_V_reg_272[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      O => D(1)
    );
\r_V_reg_272[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \^out\(3),
      O => D(2)
    );
\r_V_reg_272[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^out\(2),
      I4 => \^out\(4),
      O => D(3)
    );
\r_V_reg_272[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \^out\(3),
      I5 => \^out\(5),
      O => D(4)
    );
\r_V_reg_272[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \^out\(6),
      O => D(5)
    );
\r_V_reg_272[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^out\(6),
      I1 => internal_full_n_reg_0,
      I2 => \^out\(7),
      O => D(6)
    );
\r_V_reg_272[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^out\(7),
      I1 => internal_full_n_reg_0,
      I2 => \^out\(6),
      I3 => \^out\(8),
      O => D(7)
    );
\r_V_reg_272[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(6),
      I2 => internal_full_n_reg_0,
      I3 => \^out\(7),
      I4 => \^out\(9),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \tmp_40_reg_2736_reg[2]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[7]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[6]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[5]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[4]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[3]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[2]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[1]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[0]\,
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[1]\,
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[2]\,
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[3]\,
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[4]\,
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[5]\,
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[6]\,
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_1_reg_2731_reg[7]\,
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      S => \tmp_40_reg_2736_reg[2]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\gen_sr[15].mem_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][0]\,
      O => \in\(0)
    );
\gen_sr[15].mem_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][1]\,
      O => \in\(1)
    );
\gen_sr[15].mem_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][2]\,
      O => \in\(2)
    );
\gen_sr[15].mem_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][3]\,
      O => \in\(3)
    );
\gen_sr[15].mem_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][4]\,
      O => \in\(4)
    );
\gen_sr[15].mem_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][5]\,
      O => \in\(5)
    );
\gen_sr[15].mem_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][6]\,
      O => \in\(6)
    );
\gen_sr[15].mem_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][7]\,
      O => \in\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \tmp_55_reg_2752_reg[2]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[7]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[6]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[5]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[4]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[3]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[2]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[1]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[0]\,
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[1]\,
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[2]\,
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[3]\,
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[4]\,
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[5]\,
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[6]\,
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_3_reg_2747_reg[7]\,
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      S => \tmp_55_reg_2752_reg[2]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\gen_sr[15].mem_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][2]\,
      O => \in\(2)
    );
\gen_sr[15].mem_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][3]\,
      O => \in\(3)
    );
\gen_sr[15].mem_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][4]\,
      O => \in\(4)
    );
\gen_sr[15].mem_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][5]\,
      O => \in\(5)
    );
\gen_sr[15].mem_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][6]\,
      O => \in\(6)
    );
\gen_sr[15].mem_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][7]\,
      O => \in\(7)
    );
\gen_sr[15].mem_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][0]\,
      O => \in\(0)
    );
\gen_sr[15].mem_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][1]\,
      O => \in\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \tmp_68_reg_2768_reg[2]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[7]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[6]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[5]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[4]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[3]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[2]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[1]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[0]\,
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[1]\,
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[2]\,
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[3]\,
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[4]\,
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[5]\,
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[6]\,
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \p_Val2_6_reg_2763_reg[7]\,
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      S => \tmp_68_reg_2768_reg[2]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\gen_sr[15].mem_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][0]\,
      O => \in\(0)
    );
\gen_sr[15].mem_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][1]\,
      O => \in\(1)
    );
\gen_sr[15].mem_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][2]\,
      O => \in\(2)
    );
\gen_sr[15].mem_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][3]\,
      O => \in\(3)
    );
\gen_sr[15].mem_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][4]\,
      O => \in\(4)
    );
\gen_sr[15].mem_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][5]\,
      O => \in\(5)
    );
\gen_sr[15].mem_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][6]\,
      O => \in\(6)
    );
\gen_sr[15].mem_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \SRL_SIG_reg_n_0_[0][7]\,
      O => \in\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIxdS is
  port (
    Mat2AXIvideo_U0_ap_start : out STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIxdS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIxdS is
  signal \^mat2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal internal_empty_n_i_3_n_0 : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair184";
begin
  Mat2AXIvideo_U0_ap_start <= \^mat2axivideo_u0_ap_start\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \internal_empty_n_i_2__1_n_0\,
      I2 => aresetn,
      I3 => mOutPtr110_out,
      I4 => internal_empty_n_i_3_n_0,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__12_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F007F007F00"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^start_for_mat2axivideo_u0_full_n\,
      I4 => start_once_reg,
      I5 => internal_full_n_reg_0,
      O => \internal_empty_n_i_2__1_n_0\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => internal_empty_n_i_3_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^mat2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_0\,
      I1 => internal_empty_n_i_3_n_0,
      I2 => mOutPtr(1),
      I3 => \^start_for_mat2axivideo_u0_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__12_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[2]_i_3__0_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_full_n_reg_1,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^mat2axivideo_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr[2]_i_3__0_n_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F70707070707070"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => start_once_reg,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^mat2axivideo_u0_ap_start\,
      O => \mOutPtr[2]_i_3__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_full_n\,
      I1 => start_once_reg,
      O => start_once_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Sobel_U0 is
  port (
    Sobel_U0_ap_start : out STD_LOGIC;
    start_for_Sobel_U0_full_n : out STD_LOGIC;
    aclk : in STD_LOGIC;
    start_control_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_ap_start : in STD_LOGIC;
    \grp_Filter2D_fu_44_ap_done__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Sobel_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Sobel_U0 is
  signal \^sobel_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_0\ : STD_LOGIC;
  signal \^start_for_sobel_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair185";
begin
  Sobel_U0_ap_start <= \^sobel_u0_ap_start\;
  start_for_Sobel_U0_full_n <= \^start_for_sobel_u0_full_n\;
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \internal_empty_n_i_2__4_n_0\,
      I1 => aresetn,
      I2 => mOutPtr110_out,
      I3 => mOutPtr(2),
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__6_n_0\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => start_control_reg,
      I1 => AXIvideo2Mat_U0_ap_start,
      I2 => \^start_for_sobel_u0_full_n\,
      I3 => \^sobel_u0_ap_start\,
      O => \internal_empty_n_i_2__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^sobel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__9_n_0\,
      I1 => \internal_full_n__1\,
      I2 => \^start_for_sobel_u0_full_n\,
      I3 => aresetn,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__6_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00000000000000"
    )
        port map (
      I0 => \^sobel_u0_ap_start\,
      I1 => Q(0),
      I2 => \grp_Filter2D_fu_44_ap_done__0\,
      I3 => \^start_for_sobel_u0_full_n\,
      I4 => AXIvideo2Mat_U0_ap_start,
      I5 => start_control_reg,
      O => \internal_full_n_i_2__9_n_0\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^start_for_sobel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[2]_i_3_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[2]_i_3_n_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr[2]_i_3_n_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80808080808080"
    )
        port map (
      I0 => start_control_reg,
      I1 => AXIvideo2Mat_U0_ap_start,
      I2 => \^start_for_sobel_u0_full_n\,
      I3 => \grp_Filter2D_fu_44_ap_done__0\,
      I4 => Q(0),
      I5 => \^sobel_u0_ap_start\,
      O => \mOutPtr[2]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_0_0_fu_1068_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_0_s_fu_238_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_1_fu_242_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_15
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_0_val_0_0_fu_1068_p3(7 downto 0) => col_buf_0_val_0_0_fu_1068_p3(7 downto 0),
      p_15_in => p_15_in,
      \right_border_buf_0_1_fu_242_reg[7]\(7 downto 0) => \right_border_buf_0_1_fu_242_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_238_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_238_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_0 is
  port (
    \right_border_buf_0_2_fu_250_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_1_0_fu_1086_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_1068_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_0_val_2_0_fu_1104_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_0_2_fu_250_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_3_fu_254_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_5_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_0 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_0 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_14
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_0_val_0_0_fu_1068_p3(7 downto 0) => col_buf_0_val_0_0_fu_1068_p3(7 downto 0),
      col_buf_0_val_1_0_fu_1086_p3(7 downto 0) => col_buf_0_val_1_0_fu_1086_p3(7 downto 0),
      col_buf_0_val_2_0_fu_1104_p3(7 downto 0) => col_buf_0_val_2_0_fu_1104_p3(7 downto 0),
      p_15_in => p_15_in,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]\(7 downto 0) => \right_border_buf_0_2_fu_250_reg[7]\(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]_0\(7 downto 0) => \right_border_buf_0_2_fu_250_reg[7]_0\(7 downto 0),
      \right_border_buf_0_3_fu_254_reg[7]\(7 downto 0) => \right_border_buf_0_3_fu_254_reg[7]\(7 downto 0),
      row_assign_9_0_2_t_reg_2615(1 downto 0) => row_assign_9_0_2_t_reg_2615(1 downto 0),
      \src_kernel_win_0_va_5_fu_186_reg[7]\(7 downto 0) => \src_kernel_win_0_va_5_fu_186_reg[7]\(7 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_40_reg_2736_reg[0]\(3 downto 0) => \tmp_40_reg_2736_reg[0]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_1 is
  port (
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    src_kernel_win_0_va_7_fu_1179_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_40_reg_2736_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_2_0_fu_1104_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_1_reg_2731_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_1_reg_2731_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_1_reg_2731_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_1_reg_2731_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_40_reg_2736_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_1_fu_170_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp51_cast_fu_1313_p1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_3_fu_178_reg[7]_0\ : in STD_LOGIC;
    \row_assign_9_0_1_t_reg_2608_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_1068_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_44_reg_2603_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_0_4_fu_262_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_5_fu_266_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \row_assign_9_0_2_t_reg_2615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[6]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_3_fu_178_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_3_fu_178_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_1 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_1 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_13
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_0_val_0_0_fu_1068_p3(7 downto 0) => col_buf_0_val_0_0_fu_1068_p3(7 downto 0),
      col_buf_0_val_2_0_fu_1104_p3(7 downto 0) => col_buf_0_val_2_0_fu_1104_p3(7 downto 0),
      p_0_in1_in(0) => p_0_in1_in(7),
      p_15_in => p_15_in,
      \p_Val2_1_reg_2731_reg[3]\(2 downto 0) => \p_Val2_1_reg_2731_reg[3]\(2 downto 0),
      \p_Val2_1_reg_2731_reg[3]_0\(3 downto 0) => \p_Val2_1_reg_2731_reg[3]_0\(3 downto 0),
      \p_Val2_1_reg_2731_reg[7]\(3 downto 0) => \p_Val2_1_reg_2731_reg[7]\(3 downto 0),
      \p_Val2_1_reg_2731_reg[7]_0\(2 downto 0) => \p_Val2_1_reg_2731_reg[7]_0\(2 downto 0),
      \p_Val2_1_reg_2731_reg[7]_1\(1 downto 0) => \p_Val2_1_reg_2731_reg[7]_1\(1 downto 0),
      \p_Val2_1_reg_2731_reg[7]_2\(3 downto 0) => \p_Val2_1_reg_2731_reg[7]_2\(3 downto 0),
      \p_Val2_1_reg_2731_reg[7]_3\(2 downto 0) => \p_Val2_1_reg_2731_reg[7]_3\(2 downto 0),
      \p_Val2_1_reg_2731_reg[7]_4\(3 downto 0) => \p_Val2_1_reg_2731_reg[7]_4\(3 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_0_4_fu_262_reg[7]\(7 downto 0) => \right_border_buf_0_4_fu_262_reg[7]\(7 downto 0),
      \right_border_buf_0_5_fu_266_reg[7]\(7 downto 0) => \right_border_buf_0_5_fu_266_reg[7]\(7 downto 0),
      \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0) => \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0),
      \row_assign_9_0_2_t_reg_2615_reg[1]\(3 downto 0) => \row_assign_9_0_2_t_reg_2615_reg[1]\(3 downto 0),
      \src_kernel_win_0_va_1_fu_170_reg[7]\(7 downto 0) => \src_kernel_win_0_va_1_fu_170_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_2_fu_174_reg[0]\ => src_kernel_win_0_va_7_fu_1179_p3(0),
      \src_kernel_win_0_va_2_fu_174_reg[1]\ => src_kernel_win_0_va_7_fu_1179_p3(1),
      \src_kernel_win_0_va_2_fu_174_reg[2]\ => src_kernel_win_0_va_7_fu_1179_p3(2),
      \src_kernel_win_0_va_2_fu_174_reg[3]\ => src_kernel_win_0_va_7_fu_1179_p3(3),
      \src_kernel_win_0_va_2_fu_174_reg[4]\ => src_kernel_win_0_va_7_fu_1179_p3(4),
      \src_kernel_win_0_va_2_fu_174_reg[5]\ => src_kernel_win_0_va_7_fu_1179_p3(5),
      \src_kernel_win_0_va_2_fu_174_reg[6]\ => src_kernel_win_0_va_7_fu_1179_p3(6),
      \src_kernel_win_0_va_2_fu_174_reg[7]\ => src_kernel_win_0_va_7_fu_1179_p3(7),
      \src_kernel_win_0_va_3_fu_178_reg[0]\ => \src_kernel_win_0_va_3_fu_178_reg[0]\,
      \src_kernel_win_0_va_3_fu_178_reg[1]\ => \src_kernel_win_0_va_3_fu_178_reg[1]\,
      \src_kernel_win_0_va_3_fu_178_reg[2]\ => \src_kernel_win_0_va_3_fu_178_reg[2]\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_0\ => \src_kernel_win_0_va_3_fu_178_reg[2]_0\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_1\(3 downto 0) => \src_kernel_win_0_va_3_fu_178_reg[2]_1\(3 downto 0),
      \src_kernel_win_0_va_3_fu_178_reg[3]\ => \src_kernel_win_0_va_3_fu_178_reg[3]\,
      \src_kernel_win_0_va_3_fu_178_reg[3]_0\ => \src_kernel_win_0_va_3_fu_178_reg[3]_0\,
      \src_kernel_win_0_va_3_fu_178_reg[4]\ => \src_kernel_win_0_va_3_fu_178_reg[4]\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_0\ => \src_kernel_win_0_va_3_fu_178_reg[4]_0\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_1\(2 downto 0) => \src_kernel_win_0_va_3_fu_178_reg[4]_1\(2 downto 0),
      \src_kernel_win_0_va_3_fu_178_reg[4]_2\ => \src_kernel_win_0_va_3_fu_178_reg[4]_2\,
      \src_kernel_win_0_va_3_fu_178_reg[6]\ => \src_kernel_win_0_va_3_fu_178_reg[6]\,
      \src_kernel_win_0_va_3_fu_178_reg[7]\(7 downto 0) => \src_kernel_win_0_va_3_fu_178_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_3_fu_178_reg[7]_0\ => \src_kernel_win_0_va_3_fu_178_reg[7]_0\,
      \src_kernel_win_0_va_fu_166_reg[0]\ => p_0_in1_in(0),
      \src_kernel_win_0_va_fu_166_reg[1]\ => p_0_in1_in(1),
      \src_kernel_win_0_va_fu_166_reg[2]\ => p_0_in1_in(2),
      \src_kernel_win_0_va_fu_166_reg[3]\ => p_0_in1_in(3),
      \src_kernel_win_0_va_fu_166_reg[4]\ => p_0_in1_in(4),
      \src_kernel_win_0_va_fu_166_reg[5]\ => p_0_in1_in(5),
      \src_kernel_win_0_va_fu_166_reg[6]\ => p_0_in1_in(6),
      tmp51_cast_fu_1313_p1(8 downto 0) => tmp51_cast_fu_1313_p1(8 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_40_reg_2736_reg[0]\(3 downto 0) => \tmp_40_reg_2736_reg[0]\(3 downto 0),
      \tmp_40_reg_2736_reg[0]_0\(3 downto 0) => \tmp_40_reg_2736_reg[0]_0\(3 downto 0),
      \tmp_40_reg_2736_reg[0]_1\(3 downto 0) => \tmp_40_reg_2736_reg[0]_1\(3 downto 0),
      \tmp_40_reg_2736_reg[0]_2\(3 downto 0) => \tmp_40_reg_2736_reg[0]_2\(3 downto 0),
      \tmp_40_reg_2736_reg[2]\(0) => \tmp_40_reg_2736_reg[2]\(0),
      \tmp_40_reg_2736_reg[2]_0\(0) => \tmp_40_reg_2736_reg[2]_0\(0),
      \tmp_44_reg_2603_reg[1]\(1 downto 0) => \tmp_44_reg_2603_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_2 is
  port (
    \right_border_buf_1_s_fu_274_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_0_0_fu_1400_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_1_s_fu_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_1_fu_278_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_2 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_2 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_1_val_0_0_fu_1400_p3(7 downto 0) => col_buf_1_val_0_0_fu_1400_p3(7 downto 0),
      p_15_in => p_15_in,
      \right_border_buf_1_1_fu_278_reg[7]\(7 downto 0) => \right_border_buf_1_1_fu_278_reg[7]\(7 downto 0),
      \right_border_buf_1_s_fu_274_reg[7]\(7 downto 0) => \right_border_buf_1_s_fu_274_reg[7]\(7 downto 0),
      \right_border_buf_1_s_fu_274_reg[7]_0\(7 downto 0) => \right_border_buf_1_s_fu_274_reg[7]_0\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_3 is
  port (
    \right_border_buf_1_2_fu_286_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_1_0_fu_1418_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_1_val_0_0_fu_1400_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_1_val_2_0_fu_1436_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_1_2_fu_286_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_3_fu_290_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_5_fu_210_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_3 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_3 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_1_val_0_0_fu_1400_p3(7 downto 0) => col_buf_1_val_0_0_fu_1400_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1418_p3(7 downto 0) => col_buf_1_val_1_0_fu_1418_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1436_p3(7 downto 0) => col_buf_1_val_2_0_fu_1436_p3(7 downto 0),
      p_15_in => p_15_in,
      \p_Val2_3_reg_2747_reg[3]\(3 downto 0) => \p_Val2_3_reg_2747_reg[3]\(3 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_1_2_fu_286_reg[7]\(7 downto 0) => \right_border_buf_1_2_fu_286_reg[7]\(7 downto 0),
      \right_border_buf_1_2_fu_286_reg[7]_0\(7 downto 0) => \right_border_buf_1_2_fu_286_reg[7]_0\(7 downto 0),
      \right_border_buf_1_3_fu_290_reg[7]\(7 downto 0) => \right_border_buf_1_3_fu_290_reg[7]\(7 downto 0),
      row_assign_9_0_2_t_reg_2615(1 downto 0) => row_assign_9_0_2_t_reg_2615(1 downto 0),
      \src_kernel_win_1_va_5_fu_210_reg[7]\(7 downto 0) => \src_kernel_win_1_va_5_fu_210_reg[7]\(7 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_4 is
  port (
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    src_kernel_win_1_va_7_fu_1511_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_55_reg_2752_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_2_0_fu_1436_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_3_reg_2747_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_3_reg_2747_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_3_reg_2747_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_3_reg_2747_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_2752_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_1_fu_194_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp59_fu_1639_p2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_3_fu_202_reg[7]_0\ : in STD_LOGIC;
    row_assign_9_1_0_t_reg_2622 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_1_val_0_0_fu_1400_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_9_0_1_t_reg_2608_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_1_4_fu_298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_5_fu_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \row_assign_9_0_2_t_reg_2615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[6]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_1_va_3_fu_202_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_1_va_3_fu_202_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_4 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_4 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_10
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_1_val_0_0_fu_1400_p3(7 downto 0) => col_buf_1_val_0_0_fu_1400_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1436_p3(7 downto 0) => col_buf_1_val_2_0_fu_1436_p3(7 downto 0),
      p_15_in => p_15_in,
      \p_Val2_3_reg_2747_reg[3]\(2 downto 0) => \p_Val2_3_reg_2747_reg[3]\(2 downto 0),
      \p_Val2_3_reg_2747_reg[3]_0\(3 downto 0) => \p_Val2_3_reg_2747_reg[3]_0\(3 downto 0),
      \p_Val2_3_reg_2747_reg[7]\(3 downto 0) => \p_Val2_3_reg_2747_reg[7]\(3 downto 0),
      \p_Val2_3_reg_2747_reg[7]_0\(2 downto 0) => \p_Val2_3_reg_2747_reg[7]_0\(2 downto 0),
      \p_Val2_3_reg_2747_reg[7]_1\(1 downto 0) => \p_Val2_3_reg_2747_reg[7]_1\(1 downto 0),
      \p_Val2_3_reg_2747_reg[7]_2\(3 downto 0) => \p_Val2_3_reg_2747_reg[7]_2\(3 downto 0),
      \p_Val2_3_reg_2747_reg[7]_3\(2 downto 0) => \p_Val2_3_reg_2747_reg[7]_3\(2 downto 0),
      \p_Val2_3_reg_2747_reg[7]_4\(3 downto 0) => \p_Val2_3_reg_2747_reg[7]_4\(3 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      \right_border_buf_1_4_fu_298_reg[7]\(7 downto 0) => \right_border_buf_1_4_fu_298_reg[7]\(7 downto 0),
      \right_border_buf_1_5_fu_302_reg[7]\(7 downto 0) => \right_border_buf_1_5_fu_302_reg[7]\(7 downto 0),
      \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0) => \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0),
      row_assign_9_0_2_t_reg_2615(0) => row_assign_9_0_2_t_reg_2615(0),
      \row_assign_9_0_2_t_reg_2615_reg[1]\(3 downto 0) => \row_assign_9_0_2_t_reg_2615_reg[1]\(3 downto 0),
      row_assign_9_1_0_t_reg_2622(0) => row_assign_9_1_0_t_reg_2622(0),
      \src_kernel_win_1_va_1_fu_194_reg[7]\(7 downto 0) => \src_kernel_win_1_va_1_fu_194_reg[7]\(7 downto 0),
      \src_kernel_win_1_va_2_fu_198_reg[0]\ => src_kernel_win_1_va_7_fu_1511_p3(0),
      \src_kernel_win_1_va_2_fu_198_reg[1]\ => src_kernel_win_1_va_7_fu_1511_p3(1),
      \src_kernel_win_1_va_2_fu_198_reg[2]\ => src_kernel_win_1_va_7_fu_1511_p3(2),
      \src_kernel_win_1_va_2_fu_198_reg[3]\ => src_kernel_win_1_va_7_fu_1511_p3(3),
      \src_kernel_win_1_va_2_fu_198_reg[4]\ => src_kernel_win_1_va_7_fu_1511_p3(4),
      \src_kernel_win_1_va_2_fu_198_reg[5]\ => src_kernel_win_1_va_7_fu_1511_p3(5),
      \src_kernel_win_1_va_2_fu_198_reg[6]\ => src_kernel_win_1_va_7_fu_1511_p3(6),
      \src_kernel_win_1_va_2_fu_198_reg[7]\ => src_kernel_win_1_va_7_fu_1511_p3(7),
      \src_kernel_win_1_va_3_fu_202_reg[0]\ => \src_kernel_win_1_va_3_fu_202_reg[0]\,
      \src_kernel_win_1_va_3_fu_202_reg[1]\ => \src_kernel_win_1_va_3_fu_202_reg[1]\,
      \src_kernel_win_1_va_3_fu_202_reg[2]\ => \src_kernel_win_1_va_3_fu_202_reg[2]\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_0\ => \src_kernel_win_1_va_3_fu_202_reg[2]_0\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_1\(3 downto 0) => \src_kernel_win_1_va_3_fu_202_reg[2]_1\(3 downto 0),
      \src_kernel_win_1_va_3_fu_202_reg[3]\ => \src_kernel_win_1_va_3_fu_202_reg[3]\,
      \src_kernel_win_1_va_3_fu_202_reg[3]_0\ => \src_kernel_win_1_va_3_fu_202_reg[3]_0\,
      \src_kernel_win_1_va_3_fu_202_reg[4]\ => \src_kernel_win_1_va_3_fu_202_reg[4]\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_0\ => \src_kernel_win_1_va_3_fu_202_reg[4]_0\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_1\(2 downto 0) => \src_kernel_win_1_va_3_fu_202_reg[4]_1\(2 downto 0),
      \src_kernel_win_1_va_3_fu_202_reg[4]_2\ => \src_kernel_win_1_va_3_fu_202_reg[4]_2\,
      \src_kernel_win_1_va_3_fu_202_reg[6]\ => \src_kernel_win_1_va_3_fu_202_reg[6]\,
      \src_kernel_win_1_va_3_fu_202_reg[7]\(7 downto 0) => \src_kernel_win_1_va_3_fu_202_reg[7]\(7 downto 0),
      \src_kernel_win_1_va_3_fu_202_reg[7]_0\ => \src_kernel_win_1_va_3_fu_202_reg[7]_0\,
      tmp59_fu_1639_p2(8 downto 0) => tmp59_fu_1639_p2(8 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_55_reg_2752_reg[0]\(3 downto 0) => \tmp_55_reg_2752_reg[0]\(3 downto 0),
      \tmp_55_reg_2752_reg[0]_0\(3 downto 0) => \tmp_55_reg_2752_reg[0]_0\(3 downto 0),
      \tmp_55_reg_2752_reg[0]_1\(3 downto 0) => \tmp_55_reg_2752_reg[0]_1\(3 downto 0),
      \tmp_55_reg_2752_reg[0]_2\(3 downto 0) => \tmp_55_reg_2752_reg[0]_2\(3 downto 0),
      \tmp_55_reg_2752_reg[2]\(0) => \tmp_55_reg_2752_reg[2]\(0),
      \tmp_55_reg_2752_reg[2]_0\(0) => \tmp_55_reg_2752_reg[2]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_5 is
  port (
    \right_border_buf_2_5_fu_306_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_0_0_fu_1723_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_2_5_fu_306_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_4_fu_294_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_5 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_5 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_9
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_2_val_0_0_fu_1723_p3(7 downto 0) => col_buf_2_val_0_0_fu_1723_p3(7 downto 0),
      p_15_in => p_15_in,
      \right_border_buf_2_4_fu_294_reg[7]\(7 downto 0) => \right_border_buf_2_4_fu_294_reg[7]\(7 downto 0),
      \right_border_buf_2_5_fu_306_reg[7]\(7 downto 0) => \right_border_buf_2_5_fu_306_reg[7]\(7 downto 0),
      \right_border_buf_2_5_fu_306_reg[7]_0\(7 downto 0) => \right_border_buf_2_5_fu_306_reg[7]_0\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_6 is
  port (
    \right_border_buf_2_3_fu_282_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \right_border_buf_0_2_fu_250_reg[7]\ : out STD_LOGIC;
    \ce1253_out__1\ : out STD_LOGIC;
    \ap_NS_fsm3__18\ : out STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_1_0_fu_1741_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2586_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2637 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_reg_2628_reg[0]\ : in STD_LOGIC;
    icmp_reg_2577 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685 : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    img_1_data_stream_2_full_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    tmp_12_reg_2568 : in STD_LOGIC;
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_2_val_0_0_fu_1723_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_2_val_2_0_fu_1759_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_2_3_fu_282_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_2_fu_270_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_5_fu_234_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_6 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_6 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_8
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      \ap_NS_fsm3__18\ => \ap_NS_fsm3__18\,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      brmerge_reg_2641 => brmerge_reg_2641,
      \ce1253_out__1\ => \ce1253_out__1\,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_2_val_0_0_fu_1723_p3(7 downto 0) => col_buf_2_val_0_0_fu_1723_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1741_p3(7 downto 0) => col_buf_2_val_1_0_fu_1741_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1759_p3(7 downto 0) => col_buf_2_val_2_0_fu_1759_p3(7 downto 0),
      \exitcond_reg_2628_reg[0]\ => \exitcond_reg_2628_reg[0]\,
      icmp_reg_2577 => icmp_reg_2577,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      img_1_data_stream_2_full_n => img_1_data_stream_2_full_n,
      \k_buf_1_val_4_d11__0\ => \k_buf_1_val_4_d11__0\,
      or_cond_i_i_reg_2637 => or_cond_i_i_reg_2637,
      p_15_in => p_15_in,
      \p_Val2_6_reg_2763_reg[3]\(3 downto 0) => \p_Val2_6_reg_2763_reg[3]\(3 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]\ => \right_border_buf_0_2_fu_250_reg[7]\,
      \right_border_buf_2_2_fu_270_reg[7]\(7 downto 0) => \right_border_buf_2_2_fu_270_reg[7]\(7 downto 0),
      \right_border_buf_2_3_fu_282_reg[7]\(7 downto 0) => \right_border_buf_2_3_fu_282_reg[7]\(7 downto 0),
      \right_border_buf_2_3_fu_282_reg[7]_0\(7 downto 0) => \right_border_buf_2_3_fu_282_reg[7]_0\(7 downto 0),
      row_assign_9_0_2_t_reg_2615(1 downto 0) => row_assign_9_0_2_t_reg_2615(1 downto 0),
      \src_kernel_win_2_va_5_fu_234_reg[7]\(7 downto 0) => \src_kernel_win_2_va_5_fu_234_reg[7]\(7 downto 0),
      \tmp_102_0_1_reg_2586_reg[0]\ => \tmp_102_0_1_reg_2586_reg[0]\,
      tmp_12_reg_2568 => tmp_12_reg_2568,
      tmp_14_reg_2590 => tmp_14_reg_2590
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_7 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_18_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    src_kernel_win_2_va_10_fu_1825_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_68_reg_2768_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond_i_i_reg_2637_reg[0]\ : out STD_LOGIC;
    \or_cond_i_i_reg_2637_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_2_0_fu_1759_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_6_reg_2763_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_6_reg_2763_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_6_reg_2763_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_6_reg_2763_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_68_reg_2768_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ce1253_out__1\ : in STD_LOGIC;
    \tmp_13_reg_2582_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_NS_fsm3__18\ : in STD_LOGIC;
    \src_kernel_win_2_va_1_fu_218_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp67_fu_1953_p2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_3_fu_226_reg[7]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_18_reg_2279_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_027_0_i_reg_524_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_assign_2_fu_959_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    row_assign_9_1_0_t_reg_2622 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_9_0_2_t_reg_2615 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_14_reg_2590 : in STD_LOGIC;
    col_buf_2_val_0_0_fu_1723_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_9_0_1_t_reg_2608_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2641 : in STD_LOGIC;
    \right_border_buf_2_1_fu_258_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_assign_2_0_t_reg_2660_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_s_fu_246_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \row_assign_9_0_2_t_reg_2615_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[6]\ : in STD_LOGIC;
    \row_assign_9_0_2_t_reg_2615_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_2_va_3_fu_226_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_2_va_3_fu_226_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_7 : entity is "Filter2D_k_buf_0_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_7 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      aclk => aclk,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      \ap_NS_fsm3__18\ => \ap_NS_fsm3__18\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      brmerge_reg_2641 => brmerge_reg_2641,
      \ce1253_out__1\ => \ce1253_out__1\,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0),
      col_buf_2_val_0_0_fu_1723_p3(7 downto 0) => col_buf_2_val_0_0_fu_1723_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1759_p3(7 downto 0) => col_buf_2_val_2_0_fu_1759_p3(7 downto 0),
      \or_cond_i_i_reg_2637_reg[0]\ => \or_cond_i_i_reg_2637_reg[0]\,
      \or_cond_i_i_reg_2637_reg[0]_0\ => \or_cond_i_i_reg_2637_reg[0]_0\,
      \p_027_0_i_reg_524_reg[9]\(9 downto 0) => \p_027_0_i_reg_524_reg[9]\(9 downto 0),
      p_15_in => p_15_in,
      p_18_in => p_18_in,
      \p_Val2_6_reg_2763_reg[3]\(2 downto 0) => \p_Val2_6_reg_2763_reg[3]\(2 downto 0),
      \p_Val2_6_reg_2763_reg[3]_0\(3 downto 0) => \p_Val2_6_reg_2763_reg[3]_0\(3 downto 0),
      \p_Val2_6_reg_2763_reg[7]\(3 downto 0) => \p_Val2_6_reg_2763_reg[7]\(3 downto 0),
      \p_Val2_6_reg_2763_reg[7]_0\(2 downto 0) => \p_Val2_6_reg_2763_reg[7]_0\(2 downto 0),
      \p_Val2_6_reg_2763_reg[7]_1\(1 downto 0) => \p_Val2_6_reg_2763_reg[7]_1\(1 downto 0),
      \p_Val2_6_reg_2763_reg[7]_2\(3 downto 0) => \p_Val2_6_reg_2763_reg[7]_2\(3 downto 0),
      \p_Val2_6_reg_2763_reg[7]_3\(2 downto 0) => \p_Val2_6_reg_2763_reg[7]_3\(2 downto 0),
      \p_Val2_6_reg_2763_reg[7]_4\(3 downto 0) => \p_Val2_6_reg_2763_reg[7]_4\(3 downto 0),
      p_assign_2_fu_959_p2(9 downto 0) => p_assign_2_fu_959_p2(9 downto 0),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_10(7 downto 0) => ram_reg_9(7 downto 0),
      ram_reg_11(7 downto 0) => ram_reg_10(7 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9 => ram_reg_8,
      \right_border_buf_2_1_fu_258_reg[7]\(7 downto 0) => \right_border_buf_2_1_fu_258_reg[7]\(7 downto 0),
      \right_border_buf_2_s_fu_246_reg[7]\(7 downto 0) => \right_border_buf_2_s_fu_246_reg[7]\(7 downto 0),
      \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0) => \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0),
      row_assign_9_0_2_t_reg_2615(0) => row_assign_9_0_2_t_reg_2615(0),
      \row_assign_9_0_2_t_reg_2615_reg[1]\(3 downto 0) => \row_assign_9_0_2_t_reg_2615_reg[1]\(3 downto 0),
      \row_assign_9_0_2_t_reg_2615_reg[1]_0\(0) => \row_assign_9_0_2_t_reg_2615_reg[1]_0\(0),
      row_assign_9_1_0_t_reg_2622(0) => row_assign_9_1_0_t_reg_2622(0),
      \src_kernel_win_2_va_1_fu_218_reg[7]\(7 downto 0) => \src_kernel_win_2_va_1_fu_218_reg[7]\(7 downto 0),
      \src_kernel_win_2_va_2_fu_222_reg[0]\ => src_kernel_win_2_va_10_fu_1825_p3(0),
      \src_kernel_win_2_va_2_fu_222_reg[1]\ => src_kernel_win_2_va_10_fu_1825_p3(1),
      \src_kernel_win_2_va_2_fu_222_reg[2]\ => src_kernel_win_2_va_10_fu_1825_p3(2),
      \src_kernel_win_2_va_2_fu_222_reg[3]\ => src_kernel_win_2_va_10_fu_1825_p3(3),
      \src_kernel_win_2_va_2_fu_222_reg[4]\ => src_kernel_win_2_va_10_fu_1825_p3(4),
      \src_kernel_win_2_va_2_fu_222_reg[5]\ => src_kernel_win_2_va_10_fu_1825_p3(5),
      \src_kernel_win_2_va_2_fu_222_reg[6]\ => src_kernel_win_2_va_10_fu_1825_p3(6),
      \src_kernel_win_2_va_2_fu_222_reg[7]\ => src_kernel_win_2_va_10_fu_1825_p3(7),
      \src_kernel_win_2_va_3_fu_226_reg[0]\ => \src_kernel_win_2_va_3_fu_226_reg[0]\,
      \src_kernel_win_2_va_3_fu_226_reg[1]\ => \src_kernel_win_2_va_3_fu_226_reg[1]\,
      \src_kernel_win_2_va_3_fu_226_reg[2]\ => \src_kernel_win_2_va_3_fu_226_reg[2]\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_0\ => \src_kernel_win_2_va_3_fu_226_reg[2]_0\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_1\(3 downto 0) => \src_kernel_win_2_va_3_fu_226_reg[2]_1\(3 downto 0),
      \src_kernel_win_2_va_3_fu_226_reg[3]\ => \src_kernel_win_2_va_3_fu_226_reg[3]\,
      \src_kernel_win_2_va_3_fu_226_reg[3]_0\ => \src_kernel_win_2_va_3_fu_226_reg[3]_0\,
      \src_kernel_win_2_va_3_fu_226_reg[4]\ => \src_kernel_win_2_va_3_fu_226_reg[4]\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_0\ => \src_kernel_win_2_va_3_fu_226_reg[4]_0\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_1\(2 downto 0) => \src_kernel_win_2_va_3_fu_226_reg[4]_1\(2 downto 0),
      \src_kernel_win_2_va_3_fu_226_reg[4]_2\ => \src_kernel_win_2_va_3_fu_226_reg[4]_2\,
      \src_kernel_win_2_va_3_fu_226_reg[6]\ => \src_kernel_win_2_va_3_fu_226_reg[6]\,
      \src_kernel_win_2_va_3_fu_226_reg[7]\(7 downto 0) => \src_kernel_win_2_va_3_fu_226_reg[7]\(7 downto 0),
      \src_kernel_win_2_va_3_fu_226_reg[7]_0\ => \src_kernel_win_2_va_3_fu_226_reg[7]_0\,
      tmp67_fu_1953_p2(8 downto 0) => tmp67_fu_1953_p2(8 downto 0),
      \tmp_13_reg_2582_reg[0]\ => \tmp_13_reg_2582_reg[0]\,
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_18_reg_2279_reg[10]\(0) => \tmp_18_reg_2279_reg[10]\(0),
      \tmp_68_reg_2768_reg[0]\(3 downto 0) => \tmp_68_reg_2768_reg[0]\(3 downto 0),
      \tmp_68_reg_2768_reg[0]_0\(3 downto 0) => \tmp_68_reg_2768_reg[0]_0\(3 downto 0),
      \tmp_68_reg_2768_reg[0]_1\(3 downto 0) => \tmp_68_reg_2768_reg[0]_1\(3 downto 0),
      \tmp_68_reg_2768_reg[0]_2\(3 downto 0) => \tmp_68_reg_2768_reg[0]_2\(3 downto 0),
      \tmp_68_reg_2768_reg[2]\(0) => \tmp_68_reg_2768_reg[2]\(0),
      \tmp_68_reg_2768_reg[2]_0\(0) => \tmp_68_reg_2768_reg[2]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_if is
  port (
    sig_image_core_input_V_user_V_dout : out STD_LOGIC;
    sig_image_core_input_V_last_V_dout : out STD_LOGIC;
    INPUT_STREAM_TREADY : out STD_LOGIC;
    \fifo_write__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_video_strm_V_id_V0_status20_out__5\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    aclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_image_core_input_V_dest_V_read : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    INPUT_STREAM_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INPUT_STREAM_TLAST[0]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_if is
  signal \^axi_video_strm_v_id_v0_status20_out__5\ : STD_LOGIC;
  signal \^fifo_write__0\ : STD_LOGIC;
  signal input_V_data_V_fifo_n_0 : STD_LOGIC;
  signal input_V_data_V_fifo_n_1 : STD_LOGIC;
  signal input_V_dest_V_fifo_n_0 : STD_LOGIC;
  signal input_V_id_V_fifo_n_0 : STD_LOGIC;
  signal input_V_keep_V_fifo_n_0 : STD_LOGIC;
  signal input_V_keep_V_fifo_n_1 : STD_LOGIC;
  signal input_V_last_V_din : STD_LOGIC;
  signal input_V_last_V_fifo_n_1 : STD_LOGIC;
  signal input_V_last_V_fifo_n_2 : STD_LOGIC;
  signal input_V_strb_V_fifo_n_0 : STD_LOGIC;
  signal input_V_strb_V_fifo_n_1 : STD_LOGIC;
  signal input_V_user_V_din : STD_LOGIC;
  signal input_V_user_V_fifo_n_1 : STD_LOGIC;
  signal input_V_user_V_fifo_n_2 : STD_LOGIC;
  signal input_V_user_V_fifo_n_4 : STD_LOGIC;
  signal m_ready : STD_LOGIC;
  signal m_valid : STD_LOGIC;
  signal rs_n_10 : STD_LOGIC;
  signal rs_n_11 : STD_LOGIC;
  signal rs_n_12 : STD_LOGIC;
  signal rs_n_13 : STD_LOGIC;
  signal rs_n_14 : STD_LOGIC;
  signal rs_n_15 : STD_LOGIC;
  signal rs_n_16 : STD_LOGIC;
  signal rs_n_17 : STD_LOGIC;
  signal rs_n_18 : STD_LOGIC;
  signal rs_n_19 : STD_LOGIC;
  signal rs_n_2 : STD_LOGIC;
  signal rs_n_20 : STD_LOGIC;
  signal rs_n_21 : STD_LOGIC;
  signal rs_n_22 : STD_LOGIC;
  signal rs_n_23 : STD_LOGIC;
  signal rs_n_24 : STD_LOGIC;
  signal rs_n_25 : STD_LOGIC;
  signal rs_n_26 : STD_LOGIC;
  signal rs_n_27 : STD_LOGIC;
  signal rs_n_28 : STD_LOGIC;
  signal rs_n_29 : STD_LOGIC;
  signal rs_n_3 : STD_LOGIC;
  signal rs_n_30 : STD_LOGIC;
  signal rs_n_4 : STD_LOGIC;
  signal rs_n_7 : STD_LOGIC;
  signal rs_n_8 : STD_LOGIC;
  signal rs_n_9 : STD_LOGIC;
begin
  \AXI_video_strm_V_id_V0_status20_out__5\ <= \^axi_video_strm_v_id_v0_status20_out__5\;
  \fifo_write__0\ <= \^fifo_write__0\;
input_V_data_V_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo
     port map (
      AS(0) => AS(0),
      Q(23) => rs_n_7,
      Q(22) => rs_n_8,
      Q(21) => rs_n_9,
      Q(20) => rs_n_10,
      Q(19) => rs_n_11,
      Q(18) => rs_n_12,
      Q(17) => rs_n_13,
      Q(16) => rs_n_14,
      Q(15) => rs_n_15,
      Q(14) => rs_n_16,
      Q(13) => rs_n_17,
      Q(12) => rs_n_18,
      Q(11) => rs_n_19,
      Q(10) => rs_n_20,
      Q(9) => rs_n_21,
      Q(8) => rs_n_22,
      Q(7) => rs_n_23,
      Q(6) => rs_n_24,
      Q(5) => rs_n_25,
      Q(4) => rs_n_26,
      Q(3) => rs_n_27,
      Q(2) => rs_n_28,
      Q(1) => rs_n_29,
      Q(0) => rs_n_30,
      aclk => aclk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_data_V_fifo_n_1,
      full_reg_0 => input_V_data_V_fifo_n_0,
      \out\(23 downto 0) => \out\(23 downto 0),
      sel => rs_n_4,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      \state_reg[0]\ => \^fifo_write__0\
    );
input_V_dest_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1\
     port map (
      AS(0) => AS(0),
      Q(0) => m_valid,
      aclk => aclk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_dest_V_fifo_n_0,
      full_reg_0 => input_V_id_V_fifo_n_0,
      full_reg_1 => input_V_data_V_fifo_n_0,
      full_reg_2 => input_V_user_V_fifo_n_4,
      \index_reg[3]_0\ => \^fifo_write__0\,
      m_ready => m_ready,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read
    );
input_V_id_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_20\
     port map (
      AS(0) => AS(0),
      \AXI_video_strm_V_id_V0_status20_out__5\ => \^axi_video_strm_v_id_v0_status20_out__5\,
      aclk => aclk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_dest_V_fifo_n_0,
      empty_reg_1 => input_V_last_V_fifo_n_2,
      empty_reg_2 => input_V_strb_V_fifo_n_1,
      full_reg_0 => input_V_id_V_fifo_n_0,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      \state_reg[0]\ => \^fifo_write__0\
    );
input_V_keep_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0\
     port map (
      AS(0) => AS(0),
      aclk => aclk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_keep_V_fifo_n_1,
      full_reg_0 => input_V_keep_V_fifo_n_0,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      \state_reg[0]\ => \^fifo_write__0\
    );
input_V_last_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_21\
     port map (
      AS(0) => AS(0),
      Q(0) => input_V_last_V_din,
      aclk => aclk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_last_V_fifo_n_2,
      full_reg_0 => input_V_last_V_fifo_n_1,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      sig_image_core_input_V_last_V_dout => sig_image_core_input_V_last_V_dout,
      \state_reg[0]\ => rs_n_2,
      \state_reg[0]_0\ => \^fifo_write__0\
    );
input_V_strb_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized0_22\
     port map (
      AS(0) => AS(0),
      aclk => aclk,
      \ap_CS_fsm_reg[2]\ => input_V_strb_V_fifo_n_1,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_data_V_fifo_n_1,
      empty_reg_1 => input_V_keep_V_fifo_n_1,
      empty_reg_2 => input_V_user_V_fifo_n_2,
      full_reg_0 => input_V_strb_V_fifo_n_0,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      \state_reg[0]\ => \^fifo_write__0\
    );
input_V_user_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_fifo__parameterized1_23\
     port map (
      AS(0) => AS(0),
      \AXI_video_strm_V_id_V0_status20_out__5\ => \^axi_video_strm_v_id_v0_status20_out__5\,
      D(0) => D(0),
      Q(0) => input_V_user_V_din,
      aclk => aclk,
      \ap_CS_fsm_reg[1]\(0) => Q(0),
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      empty_reg_0 => input_V_user_V_fifo_n_2,
      full_reg_0 => input_V_user_V_fifo_n_1,
      full_reg_1 => input_V_last_V_fifo_n_1,
      full_reg_2 => input_V_keep_V_fifo_n_0,
      full_reg_3 => input_V_strb_V_fifo_n_0,
      s_ready_t_reg => input_V_user_V_fifo_n_4,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      sig_image_core_input_V_user_V_dout => sig_image_core_input_V_user_V_dout,
      \state_reg[0]\ => rs_n_3,
      \state_reg[0]_0\ => \^fifo_write__0\
    );
rs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_reg_slice
     port map (
      AS(0) => AS(0),
      \INPUT_STREAM_TLAST[0]\(25 downto 0) => \INPUT_STREAM_TLAST[0]\(25 downto 0),
      INPUT_STREAM_TREADY => INPUT_STREAM_TREADY,
      INPUT_STREAM_TVALID => INPUT_STREAM_TVALID,
      Q(0) => m_valid,
      aclk => aclk,
      \ap_CS_fsm_reg[2]\ => rs_n_3,
      full_reg => input_V_last_V_fifo_n_1,
      full_reg_0 => input_V_user_V_fifo_n_1,
      full_reg_1 => input_V_data_V_fifo_n_0,
      m_ready => m_ready,
      sel => rs_n_4,
      \tmp_last_V_reg_426_reg[0]\ => rs_n_2,
      \tmp_last_V_reg_426_reg[0]_0\(25) => input_V_last_V_din,
      \tmp_last_V_reg_426_reg[0]_0\(24) => input_V_user_V_din,
      \tmp_last_V_reg_426_reg[0]_0\(23) => rs_n_7,
      \tmp_last_V_reg_426_reg[0]_0\(22) => rs_n_8,
      \tmp_last_V_reg_426_reg[0]_0\(21) => rs_n_9,
      \tmp_last_V_reg_426_reg[0]_0\(20) => rs_n_10,
      \tmp_last_V_reg_426_reg[0]_0\(19) => rs_n_11,
      \tmp_last_V_reg_426_reg[0]_0\(18) => rs_n_12,
      \tmp_last_V_reg_426_reg[0]_0\(17) => rs_n_13,
      \tmp_last_V_reg_426_reg[0]_0\(16) => rs_n_14,
      \tmp_last_V_reg_426_reg[0]_0\(15) => rs_n_15,
      \tmp_last_V_reg_426_reg[0]_0\(14) => rs_n_16,
      \tmp_last_V_reg_426_reg[0]_0\(13) => rs_n_17,
      \tmp_last_V_reg_426_reg[0]_0\(12) => rs_n_18,
      \tmp_last_V_reg_426_reg[0]_0\(11) => rs_n_19,
      \tmp_last_V_reg_426_reg[0]_0\(10) => rs_n_20,
      \tmp_last_V_reg_426_reg[0]_0\(9) => rs_n_21,
      \tmp_last_V_reg_426_reg[0]_0\(8) => rs_n_22,
      \tmp_last_V_reg_426_reg[0]_0\(7) => rs_n_23,
      \tmp_last_V_reg_426_reg[0]_0\(6) => rs_n_24,
      \tmp_last_V_reg_426_reg[0]_0\(5) => rs_n_25,
      \tmp_last_V_reg_426_reg[0]_0\(4) => rs_n_26,
      \tmp_last_V_reg_426_reg[0]_0\(3) => rs_n_27,
      \tmp_last_V_reg_426_reg[0]_0\(2) => rs_n_28,
      \tmp_last_V_reg_426_reg[0]_0\(1) => rs_n_29,
      \tmp_last_V_reg_426_reg[0]_0\(0) => rs_n_30
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_if is
  port (
    s_ready : out STD_LOGIC;
    full_reg : out STD_LOGIC;
    full_reg_0 : out STD_LOGIC;
    full_reg_1 : out STD_LOGIC;
    full_reg_2 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    full_reg_3 : in STD_LOGIC;
    sig_image_core_output_V_user_V_din : in STD_LOGIC;
    aclk : in STD_LOGIC;
    full_reg_4 : in STD_LOGIC;
    sig_image_core_output_V_last_V_din : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : in STD_LOGIC;
    OUTPUT_STREAM_TREADY : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    \exitcond_i_reg_286_reg[0]\ : in STD_LOGIC;
    sig_image_core_output_V_dest_V_write : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    full_reg_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_if is
  signal \^full_reg\ : STD_LOGIC;
  signal \^full_reg_0\ : STD_LOGIC;
  signal \^full_reg_1\ : STD_LOGIC;
  signal \^full_reg_2\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal output_V_data_V_fifo_n_1 : STD_LOGIC;
  signal output_V_id_V_fifo_n_0 : STD_LOGIC;
  signal output_V_id_V_fifo_n_1 : STD_LOGIC;
  signal output_V_keep_V_fifo_n_1 : STD_LOGIC;
  signal output_V_last_V_fifo_n_2 : STD_LOGIC;
  signal output_V_strb_V_fifo_n_0 : STD_LOGIC;
  signal output_V_strb_V_fifo_n_1 : STD_LOGIC;
  signal output_V_user_V_fifo_n_2 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_ready\ : STD_LOGIC;
begin
  full_reg <= \^full_reg\;
  full_reg_0 <= \^full_reg_0\;
  full_reg_1 <= \^full_reg_1\;
  full_reg_2 <= \^full_reg_2\;
  p_0_in <= \^p_0_in\;
  s_ready <= \^s_ready\;
output_V_data_V_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo
     port map (
      AS(0) => AS(0),
      aclk => aclk,
      empty_reg_0 => \^p_0_in\,
      full_reg_0 => \^full_reg\,
      \in\(23 downto 0) => \in\(23 downto 0),
      \index_reg[1]_0\ => output_V_data_V_fifo_n_1,
      \out\(23 downto 0) => s_data(23 downto 0),
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sel => sel,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write
    );
output_V_dest_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1\
     port map (
      AS(0) => AS(0),
      E(0) => load_p2,
      aclk => aclk,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      empty_reg_0 => output_V_id_V_fifo_n_1,
      empty_reg_1 => output_V_data_V_fifo_n_1,
      empty_reg_2 => output_V_user_V_fifo_n_2,
      \exitcond_i_reg_286_reg[0]\ => \exitcond_i_reg_286_reg[0]\,
      full_reg_0 => \^p_0_in\,
      full_reg_1 => \^full_reg_2\,
      full_reg_2 => output_V_id_V_fifo_n_0,
      full_reg_3 => output_V_strb_V_fifo_n_1,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write
    );
output_V_id_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_16\
     port map (
      AS(0) => AS(0),
      aclk => aclk,
      empty_reg_0 => \^p_0_in\,
      \index_reg[1]_0\ => output_V_id_V_fifo_n_1,
      \index_reg[3]_0\ => output_V_id_V_fifo_n_0,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write
    );
output_V_keep_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0\
     port map (
      AS(0) => AS(0),
      aclk => aclk,
      empty_reg_0 => \^p_0_in\,
      full_reg_0 => \^full_reg_0\,
      full_reg_1 => full_reg_5,
      \index_reg[1]_0\ => output_V_keep_V_fifo_n_1,
      \out\(2 downto 0) => s_data(26 downto 24),
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write
    );
output_V_last_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_17\
     port map (
      AS(0) => AS(0),
      D(0) => s_data(31),
      aclk => aclk,
      empty_reg_0 => \^p_0_in\,
      full_reg_0 => \^full_reg_2\,
      full_reg_1 => full_reg_4,
      \index_reg[1]_0\ => output_V_last_V_fifo_n_2,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write,
      sig_image_core_output_V_last_V_din => sig_image_core_output_V_last_V_din
    );
output_V_strb_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized0_18\
     port map (
      AS(0) => AS(0),
      aclk => aclk,
      \ap_CS_fsm_reg[2]\ => output_V_strb_V_fifo_n_1,
      empty_reg_0 => \^p_0_in\,
      full_reg_0 => \^full_reg_1\,
      full_reg_1 => \^full_reg\,
      full_reg_2 => \^full_reg_0\,
      \index_reg[1]_0\ => output_V_strb_V_fifo_n_0,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write
    );
output_V_user_V_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_fifo__parameterized1_19\
     port map (
      AS(0) => AS(0),
      D(0) => s_data(30),
      aclk => aclk,
      empty_reg_0 => output_V_last_V_fifo_n_2,
      empty_reg_1 => output_V_keep_V_fifo_n_1,
      empty_reg_2 => output_V_strb_V_fifo_n_0,
      empty_reg_3 => \^p_0_in\,
      full_reg_0 => \^full_reg_1\,
      full_reg_1 => output_V_user_V_fifo_n_2,
      full_reg_2 => full_reg_3,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => \^s_ready\,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write,
      sig_image_core_output_V_user_V_din => sig_image_core_output_V_user_V_din
    );
rs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_reg_slice
     port map (
      AS(0) => AS(0),
      D(28 downto 27) => s_data(31 downto 30),
      D(26 downto 0) => s_data(26 downto 0),
      E(0) => load_p2,
      OUTPUT_STREAM_TREADY => OUTPUT_STREAM_TREADY,
      OUTPUT_STREAM_TVALID => OUTPUT_STREAM_TVALID,
      Q(28 downto 0) => Q(28 downto 0),
      aclk => aclk,
      empty_reg => \^p_0_in\,
      \state_reg[0]_0\ => \^s_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW is
  port (
    img_0_rows_V_channel_full_n : out STD_LOGIC;
    img_0_rows_V_channel_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    img_1_rows_V_channel_full_n : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_cols_V_channel_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rows : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW is
  signal \^img_0_rows_v_channel_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair174";
begin
  img_0_rows_V_channel_empty_n <= \^img_0_rows_v_channel_empty_n\;
  img_0_rows_V_channel_full_n <= \^img_0_rows_v_channel_full_n\;
U_image_core_img_0_lbW_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW_shiftReg
     port map (
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      aclk => aclk,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_full_n_reg => \^img_0_rows_v_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      rows(10 downto 0) => rows(10 downto 0),
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => internal_full_n_reg_0,
      I2 => \^img_0_rows_v_channel_empty_n\,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__1_n_0\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_0_rows_v_channel_full_n\,
      I1 => img_1_cols_V_channel_full_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => img_1_rows_V_channel_full_n,
      I4 => img_0_cols_V_channel_full_n,
      O => internal_empty_n_reg_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^img_0_rows_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^img_0_rows_v_channel_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^img_0_rows_v_channel_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \^img_0_rows_v_channel_full_n\,
      I3 => internal_full_n_reg_1,
      O => \internal_full_n_i_2__7_n_0\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\,
      I1 => \^img_0_rows_v_channel_empty_n\,
      I2 => internal_full_n_reg_1,
      I3 => \^img_0_rows_v_channel_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^img_0_rows_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^img_0_rows_v_channel_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \^img_0_rows_v_channel_full_n\,
      I3 => internal_full_n_reg_1,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => internal_full_n_reg_1,
      I2 => \^img_0_rows_v_channel_full_n\,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \^img_0_rows_v_channel_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0000FFFFFFFF"
    )
        port map (
      I0 => \^img_0_rows_v_channel_full_n\,
      I1 => img_1_cols_V_channel_full_n,
      I2 => img_0_cols_V_channel_full_n,
      I3 => img_1_rows_V_channel_full_n,
      I4 => start_once_reg,
      I5 => start_for_Mat2AXIvideo_U0_full_n,
      O => \mOutPtr_reg[1]_0\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_0_rows_v_channel_full_n\,
      I1 => img_1_cols_V_channel_full_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => img_0_cols_V_channel_full_n,
      I4 => img_1_rows_V_channel_full_n,
      O => \mOutPtr_reg[2]\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_0_rows_v_channel_full_n\,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => img_0_cols_V_channel_full_n,
      I3 => img_1_rows_V_channel_full_n,
      I4 => img_1_cols_V_channel_full_n,
      O => \mOutPtr_reg[2]_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6 is
  port (
    img_0_cols_V_channel_full_n : out STD_LOGIC;
    img_0_cols_V_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    img_1_rows_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_cols_V_channel_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    cols : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6 is
  signal \^img_0_cols_v_channel_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair172";
begin
  img_0_cols_V_channel_empty_n <= \^img_0_cols_v_channel_empty_n\;
  img_0_cols_V_channel_full_n <= \^img_0_cols_v_channel_full_n\;
U_image_core_img_0_mb6_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6_shiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      aclk => aclk,
      cols(10 downto 0) => cols(10 downto 0),
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_full_n_reg => \^img_0_cols_v_channel_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => internal_full_n_reg_0,
      I2 => \^img_0_cols_v_channel_empty_n\,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^img_0_cols_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^img_0_cols_v_channel_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^img_0_cols_v_channel_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \^img_0_cols_v_channel_full_n\,
      I3 => internal_full_n_reg_1,
      O => \internal_full_n_i_2__6_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\,
      I1 => \^img_0_cols_v_channel_empty_n\,
      I2 => internal_full_n_reg_1,
      I3 => \^img_0_cols_v_channel_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^img_0_cols_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^img_0_cols_v_channel_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \^img_0_cols_v_channel_full_n\,
      I3 => internal_full_n_reg_1,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => internal_full_n_reg_1,
      I2 => \^img_0_cols_v_channel_full_n\,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \^img_0_cols_v_channel_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA is
  port (
    img_0_data_stream_0_full_n : out STD_LOGIC;
    img_0_data_stream_0_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    Sobel_U0_p_src_data_stream_0_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_2_V_write : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \k_buf_1_val_4_d11__0\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA is
  signal \^img_0_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_0_empty_n <= \^img_0_data_stream_0_empty_n\;
  img_0_data_stream_0_full_n <= \^img_0_data_stream_0_full_n\;
U_image_core_img_0_pcA_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA_shiftReg
     port map (
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      aclk => aclk,
      internal_full_n_reg => \^img_0_data_stream_0_full_n\,
      \k_buf_1_val_4_d11__0\ => \k_buf_1_val_4_d11__0\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0)
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => aresetn,
      I1 => \^img_0_data_stream_0_full_n\,
      I2 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I3 => \^img_0_data_stream_0_empty_n\,
      I4 => Sobel_U0_p_src_data_stream_0_V_read,
      I5 => \internal_full_n__0\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^img_0_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => aresetn,
      I2 => Sobel_U0_p_src_data_stream_0_V_read,
      I3 => \^img_0_data_stream_0_empty_n\,
      I4 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I5 => \^img_0_data_stream_0_full_n\,
      O => \internal_full_n_i_1__4_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^img_0_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_data_stream_0_empty_n\,
      I1 => Sobel_U0_p_src_data_stream_0_V_read,
      I2 => \^img_0_data_stream_0_full_n\,
      I3 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I2 => \^img_0_data_stream_0_full_n\,
      I3 => Sobel_U0_p_src_data_stream_0_V_read,
      I4 => \^img_0_data_stream_0_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK is
  port (
    img_0_data_stream_1_full_n : out STD_LOGIC;
    img_0_data_stream_1_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    Sobel_U0_p_src_data_stream_0_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_2_V_write : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \k_buf_1_val_4_d11__0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK is
  signal \^img_0_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_1_empty_n <= \^img_0_data_stream_1_empty_n\;
  img_0_data_stream_1_full_n <= \^img_0_data_stream_1_full_n\;
U_image_core_img_0_qcK_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK_shiftReg
     port map (
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(7 downto 0) => D(7 downto 0),
      aclk => aclk,
      internal_full_n_reg => \^img_0_data_stream_1_full_n\,
      \k_buf_1_val_4_d11__0\ => \k_buf_1_val_4_d11__0\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => aresetn,
      I1 => \^img_0_data_stream_1_full_n\,
      I2 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I3 => \^img_0_data_stream_1_empty_n\,
      I4 => Sobel_U0_p_src_data_stream_0_V_read,
      I5 => \internal_full_n__0\,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^img_0_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => aresetn,
      I2 => Sobel_U0_p_src_data_stream_0_V_read,
      I3 => \^img_0_data_stream_1_empty_n\,
      I4 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I5 => \^img_0_data_stream_1_full_n\,
      O => \internal_full_n_i_1__5_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^img_0_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_data_stream_1_empty_n\,
      I1 => Sobel_U0_p_src_data_stream_0_V_read,
      I2 => \^img_0_data_stream_1_full_n\,
      I3 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I2 => \^img_0_data_stream_1_full_n\,
      I3 => Sobel_U0_p_src_data_stream_0_V_read,
      I4 => \^img_0_data_stream_1_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU is
  port (
    img_0_data_stream_2_full_n : out STD_LOGIC;
    img_0_data_stream_2_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    Sobel_U0_p_src_data_stream_0_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_2_V_write : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \k_buf_1_val_4_d11__0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU is
  signal \^img_0_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_2_empty_n <= \^img_0_data_stream_2_empty_n\;
  img_0_data_stream_2_full_n <= \^img_0_data_stream_2_full_n\;
U_image_core_img_0_rcU_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU_shiftReg
     port map (
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(7 downto 0) => D(7 downto 0),
      aclk => aclk,
      internal_full_n_reg => \^img_0_data_stream_2_full_n\,
      \k_buf_1_val_4_d11__0\ => \k_buf_1_val_4_d11__0\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0)
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => aresetn,
      I1 => \^img_0_data_stream_2_full_n\,
      I2 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I3 => \^img_0_data_stream_2_empty_n\,
      I4 => Sobel_U0_p_src_data_stream_0_V_read,
      I5 => \internal_full_n__0\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^img_0_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => aresetn,
      I2 => Sobel_U0_p_src_data_stream_0_V_read,
      I3 => \^img_0_data_stream_2_empty_n\,
      I4 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I5 => \^img_0_data_stream_2_full_n\,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^img_0_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_data_stream_2_empty_n\,
      I1 => Sobel_U0_p_src_data_stream_0_V_read,
      I2 => \^img_0_data_stream_2_full_n\,
      I3 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      I2 => \^img_0_data_stream_2_full_n\,
      I3 => Sobel_U0_p_src_data_stream_0_V_read,
      I4 => \^img_0_data_stream_2_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4 is
  port (
    img_0_rows_V_channel_1_full_n : out STD_LOGIC;
    img_0_rows_V_channel_1_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Sobel_U0_p_src_cols_V_read : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    img_0_cols_V_channel_1_empty_n : in STD_LOGIC;
    Sobel_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4 is
  signal \^img_0_rows_v_channel_1_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_channel_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_rows_V_channel_1_empty_n <= \^img_0_rows_v_channel_1_empty_n\;
  img_0_rows_V_channel_1_full_n <= \^img_0_rows_v_channel_1_full_n\;
U_image_core_img_0_sc4_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4_shiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      aclk => aclk,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      internal_full_n_reg => \^img_0_rows_v_channel_1_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => internal_full_n_reg_0,
      I2 => \^img_0_rows_v_channel_1_empty_n\,
      I3 => Sobel_U0_p_src_cols_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^img_0_rows_v_channel_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^img_0_rows_v_channel_1_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^img_0_rows_v_channel_1_empty_n\,
      I1 => Q(0),
      I2 => Sobel_U0_ap_start,
      I3 => img_0_cols_V_channel_1_empty_n,
      I4 => \^img_0_rows_v_channel_1_full_n\,
      I5 => \ap_CS_fsm_reg[0]\,
      O => \internal_full_n_i_2__8_n_0\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => img_0_cols_V_channel_1_empty_n,
      I1 => Sobel_U0_ap_start,
      I2 => Q(0),
      I3 => \^img_0_rows_v_channel_1_empty_n\,
      I4 => \ap_CS_fsm_reg[0]\,
      I5 => \^img_0_rows_v_channel_1_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^img_0_rows_v_channel_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_rows_v_channel_1_empty_n\,
      I1 => Sobel_U0_p_src_cols_V_read,
      I2 => \^img_0_rows_v_channel_1_full_n\,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \^img_0_rows_v_channel_1_full_n\,
      I3 => Sobel_U0_p_src_cols_V_read,
      I4 => \^img_0_rows_v_channel_1_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde is
  port (
    img_0_cols_V_channel_1_full_n : out STD_LOGIC;
    img_0_cols_V_channel_1_empty_n : out STD_LOGIC;
    ap_condition_185 : out STD_LOGIC;
    \p_src_cols_V_read_reg_69_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Sobel_U0_p_src_cols_V_read : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    Sobel_U0_ap_start : in STD_LOGIC;
    img_0_rows_V_channel_1_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2Mat_U0_ap_start : in STD_LOGIC;
    real_start_status_reg : in STD_LOGIC;
    img_0_rows_V_channel_empty_n : in STD_LOGIC;
    img_0_rows_V_channel_1_full_n : in STD_LOGIC;
    img_0_cols_V_channel_empty_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde is
  signal \^img_0_cols_v_channel_1_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_channel_1_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  img_0_cols_V_channel_1_empty_n <= \^img_0_cols_v_channel_1_empty_n\;
  img_0_cols_V_channel_1_full_n <= \^img_0_cols_v_channel_1_full_n\;
U_image_core_img_0_tde_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde_shiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      aclk => aclk,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      internal_full_n_reg => \^img_0_cols_v_channel_1_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \p_src_cols_V_read_reg_69_reg[10]\(10 downto 0) => \p_src_cols_V_read_reg_69_reg[10]\(10 downto 0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^img_0_cols_v_channel_1_full_n\,
      I1 => AXIvideo2Mat_U0_ap_start,
      I2 => real_start_status_reg,
      I3 => img_0_rows_V_channel_empty_n,
      I4 => img_0_rows_V_channel_1_full_n,
      I5 => img_0_cols_V_channel_empty_n,
      O => ap_condition_185
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => internal_full_n_reg_0,
      I2 => \^img_0_cols_v_channel_1_empty_n\,
      I3 => Sobel_U0_p_src_cols_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^img_0_cols_v_channel_1_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^img_0_cols_v_channel_1_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_0
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^img_0_cols_v_channel_1_empty_n\,
      I1 => Q(0),
      I2 => img_0_rows_V_channel_1_empty_n,
      I3 => Sobel_U0_ap_start,
      I4 => \^img_0_cols_v_channel_1_full_n\,
      I5 => \ap_CS_fsm_reg[0]\,
      O => \internal_full_n_i_2__5_n_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => Sobel_U0_ap_start,
      I1 => img_0_rows_V_channel_1_empty_n,
      I2 => Q(0),
      I3 => \^img_0_cols_v_channel_1_empty_n\,
      I4 => \ap_CS_fsm_reg[0]\,
      I5 => \^img_0_cols_v_channel_1_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^img_0_cols_v_channel_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_cols_v_channel_1_empty_n\,
      I1 => Sobel_U0_p_src_cols_V_read,
      I2 => \^img_0_cols_v_channel_1_full_n\,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \^img_0_cols_v_channel_1_full_n\,
      I3 => Sobel_U0_p_src_cols_V_read,
      I4 => \^img_0_cols_v_channel_1_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg is
  port (
    img_1_rows_V_channel_full_n : out STD_LOGIC;
    img_1_rows_V_channel_empty_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Mat2AXIvideo_U0_img_cols_V_read : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_1_cols_V_channel_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    img_1_cols_V_channel_empty_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rows : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg is
  signal \^img_1_rows_v_channel_empty_n\ : STD_LOGIC;
  signal \^img_1_rows_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
begin
  img_1_rows_V_channel_empty_n <= \^img_1_rows_v_channel_empty_n\;
  img_1_rows_V_channel_full_n <= \^img_1_rows_v_channel_full_n\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
U_image_core_img_1_ncg_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg_shiftReg
     port map (
      aclk => aclk,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      internal_full_n_reg => \^img_1_rows_v_channel_full_n\,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(10 downto 0) => \out\(10 downto 0),
      rows(10 downto 0) => rows(10 downto 0),
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => internal_full_n_reg_0,
      I2 => \^img_1_rows_v_channel_empty_n\,
      I3 => Mat2AXIvideo_U0_img_cols_V_read,
      I4 => \internal_full_n_i_3__3_n_0\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^img_1_rows_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__10_n_0\,
      I1 => \internal_full_n_i_3__3_n_0\,
      I2 => mOutPtr(1),
      I3 => \^img_1_rows_v_channel_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out_0,
      O => \internal_full_n_i_1__10_n_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => \^img_1_rows_v_channel_empty_n\,
      I1 => Q(0),
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => img_1_cols_V_channel_empty_n,
      I4 => \^img_1_rows_v_channel_full_n\,
      I5 => \^moutptr_reg[1]_0\,
      O => \internal_full_n_i_2__10_n_0\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_full_n_i_3__3_n_0\
    );
internal_full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => img_1_cols_V_channel_empty_n,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => Q(0),
      I3 => \^img_1_rows_v_channel_empty_n\,
      I4 => \^moutptr_reg[1]_0\,
      I5 => \^img_1_rows_v_channel_full_n\,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => Mat2AXIvideo_U0_ap_start,
      I1 => \^img_1_rows_v_channel_empty_n\,
      I2 => Q(0),
      I3 => img_1_cols_V_channel_empty_n,
      I4 => \^moutptr_reg[1]_0\,
      I5 => img_1_cols_V_channel_full_n,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^img_1_rows_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^img_1_rows_v_channel_empty_n\,
      I1 => Mat2AXIvideo_U0_img_cols_V_read,
      I2 => \^img_1_rows_v_channel_full_n\,
      I3 => \^moutptr_reg[1]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^moutptr_reg[1]_0\,
      I2 => \^img_1_rows_v_channel_full_n\,
      I3 => Mat2AXIvideo_U0_img_cols_V_read,
      I4 => \^img_1_rows_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_1_rows_v_channel_full_n\,
      I1 => img_0_cols_V_channel_full_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => img_1_cols_V_channel_full_n,
      I4 => img_0_rows_V_channel_full_n,
      O => \^moutptr_reg[1]_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_full_n_reg_0,
      I3 => Mat2AXIvideo_U0_img_cols_V_read,
      I4 => \^img_1_rows_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq is
  port (
    img_1_cols_V_channel_full_n : out STD_LOGIC;
    img_1_cols_V_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Mat2AXIvideo_U0_img_cols_V_read : in STD_LOGIC;
    img_1_rows_V_channel_full_n : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_rows_V_channel_empty_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC;
    cols : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq is
  signal \^img_1_cols_v_channel_empty_n\ : STD_LOGIC;
  signal \^img_1_cols_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__4_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
begin
  img_1_cols_V_channel_empty_n <= \^img_1_cols_v_channel_empty_n\;
  img_1_cols_V_channel_full_n <= \^img_1_cols_v_channel_full_n\;
U_image_core_img_1_ocq_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq_shiftReg
     port map (
      D(9 downto 0) => D(9 downto 0),
      aclk => aclk,
      cols(10 downto 0) => cols(10 downto 0),
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_full_n_reg => \^img_1_cols_v_channel_full_n\,
      internal_full_n_reg_0 => internal_full_n_reg_1,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(10 downto 0) => \out\(10 downto 0),
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => internal_full_n_reg_0,
      I2 => \^img_1_cols_v_channel_empty_n\,
      I3 => Mat2AXIvideo_U0_img_cols_V_read,
      I4 => \internal_full_n_i_3__4_n_0\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__11_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_1_cols_v_channel_full_n\,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => img_0_cols_V_channel_full_n,
      I3 => img_1_rows_V_channel_full_n,
      I4 => img_0_rows_V_channel_full_n,
      O => internal_empty_n_reg_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^img_1_cols_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__11_n_0\,
      I1 => \internal_full_n_i_3__4_n_0\,
      I2 => mOutPtr(1),
      I3 => \^img_1_cols_v_channel_full_n\,
      I4 => aresetn,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_0\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => \^img_1_cols_v_channel_empty_n\,
      I1 => Q(0),
      I2 => img_1_rows_V_channel_empty_n,
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => \^img_1_cols_v_channel_full_n\,
      I5 => internal_full_n_reg_2,
      O => \internal_full_n_i_2__11_n_0\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_full_n_i_3__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^img_1_cols_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^img_1_cols_v_channel_empty_n\,
      I1 => Mat2AXIvideo_U0_img_cols_V_read,
      I2 => \^img_1_cols_v_channel_full_n\,
      I3 => internal_full_n_reg_2,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_full_n_reg_2,
      I2 => \^img_1_cols_v_channel_full_n\,
      I3 => Mat2AXIvideo_U0_img_cols_V_read,
      I4 => \^img_1_cols_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_full_n_reg_0,
      I3 => Mat2AXIvideo_U0_img_cols_V_read,
      I4 => \^img_1_cols_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo is
  port (
    img_1_data_stream_0_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    \exitcond_i_reg_286_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_40_reg_2736_reg[2]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[7]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[6]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[5]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[4]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[3]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[2]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[1]\ : in STD_LOGIC;
    \p_Val2_1_reg_2731_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo is
  signal \^img_1_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair180";
begin
  img_1_data_stream_0_full_n <= \^img_1_data_stream_0_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_image_core_img_1_udo_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo_shiftReg
     port map (
      aclk => aclk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \p_Val2_1_reg_2731_reg[0]\ => \p_Val2_1_reg_2731_reg[0]\,
      \p_Val2_1_reg_2731_reg[1]\ => \p_Val2_1_reg_2731_reg[1]\,
      \p_Val2_1_reg_2731_reg[2]\ => \p_Val2_1_reg_2731_reg[2]\,
      \p_Val2_1_reg_2731_reg[3]\ => \p_Val2_1_reg_2731_reg[3]\,
      \p_Val2_1_reg_2731_reg[4]\ => \p_Val2_1_reg_2731_reg[4]\,
      \p_Val2_1_reg_2731_reg[5]\ => \p_Val2_1_reg_2731_reg[5]\,
      \p_Val2_1_reg_2731_reg[6]\ => \p_Val2_1_reg_2731_reg[6]\,
      \p_Val2_1_reg_2731_reg[7]\ => \p_Val2_1_reg_2731_reg[7]\,
      shiftReg_ce => shiftReg_ce,
      \tmp_40_reg_2736_reg[2]\ => \tmp_40_reg_2736_reg[2]\
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^internal_empty_n_reg_0\,
      I3 => \exitcond_i_reg_286_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^internal_empty_n_reg_0\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^img_1_data_stream_0_full_n\,
      I2 => aresetn,
      I3 => \exitcond_i_reg_286_reg[0]\,
      I4 => \^internal_empty_n_reg_0\,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^img_1_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => \exitcond_i_reg_286_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \exitcond_i_reg_286_reg[0]\,
      I3 => \^internal_empty_n_reg_0\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy is
  port (
    img_1_data_stream_1_full_n : out STD_LOGIC;
    img_1_data_stream_1_empty_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    \exitcond_i_reg_286_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_55_reg_2752_reg[2]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[7]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[6]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[5]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[4]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[3]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[2]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[1]\ : in STD_LOGIC;
    \p_Val2_3_reg_2747_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy is
  signal \^img_1_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair181";
begin
  img_1_data_stream_1_empty_n <= \^img_1_data_stream_1_empty_n\;
  img_1_data_stream_1_full_n <= \^img_1_data_stream_1_full_n\;
U_image_core_img_1_vdy_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy_shiftReg
     port map (
      aclk => aclk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \p_Val2_3_reg_2747_reg[0]\ => \p_Val2_3_reg_2747_reg[0]\,
      \p_Val2_3_reg_2747_reg[1]\ => \p_Val2_3_reg_2747_reg[1]\,
      \p_Val2_3_reg_2747_reg[2]\ => \p_Val2_3_reg_2747_reg[2]\,
      \p_Val2_3_reg_2747_reg[3]\ => \p_Val2_3_reg_2747_reg[3]\,
      \p_Val2_3_reg_2747_reg[4]\ => \p_Val2_3_reg_2747_reg[4]\,
      \p_Val2_3_reg_2747_reg[5]\ => \p_Val2_3_reg_2747_reg[5]\,
      \p_Val2_3_reg_2747_reg[6]\ => \p_Val2_3_reg_2747_reg[6]\,
      \p_Val2_3_reg_2747_reg[7]\ => \p_Val2_3_reg_2747_reg[7]\,
      shiftReg_ce => shiftReg_ce,
      \tmp_55_reg_2752_reg[2]\ => \tmp_55_reg_2752_reg[2]\
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^img_1_data_stream_1_empty_n\,
      I3 => \exitcond_i_reg_286_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^img_1_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^img_1_data_stream_1_full_n\,
      I2 => aresetn,
      I3 => \exitcond_i_reg_286_reg[0]\,
      I4 => \^img_1_data_stream_1_empty_n\,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => \internal_full_n_i_1__9_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^img_1_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^img_1_data_stream_1_empty_n\,
      I1 => \exitcond_i_reg_286_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \exitcond_i_reg_286_reg[0]\,
      I3 => \^img_1_data_stream_1_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI is
  port (
    img_1_data_stream_2_full_n : out STD_LOGIC;
    img_1_data_stream_2_empty_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    \exitcond_i_reg_286_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_68_reg_2768_reg[2]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[7]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[6]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[5]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[4]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[3]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[2]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[1]\ : in STD_LOGIC;
    \p_Val2_6_reg_2763_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI is
  signal \^img_1_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair182";
begin
  img_1_data_stream_2_empty_n <= \^img_1_data_stream_2_empty_n\;
  img_1_data_stream_2_full_n <= \^img_1_data_stream_2_full_n\;
U_image_core_img_1_wdI_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI_shiftReg
     port map (
      aclk => aclk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \p_Val2_6_reg_2763_reg[0]\ => \p_Val2_6_reg_2763_reg[0]\,
      \p_Val2_6_reg_2763_reg[1]\ => \p_Val2_6_reg_2763_reg[1]\,
      \p_Val2_6_reg_2763_reg[2]\ => \p_Val2_6_reg_2763_reg[2]\,
      \p_Val2_6_reg_2763_reg[3]\ => \p_Val2_6_reg_2763_reg[3]\,
      \p_Val2_6_reg_2763_reg[4]\ => \p_Val2_6_reg_2763_reg[4]\,
      \p_Val2_6_reg_2763_reg[5]\ => \p_Val2_6_reg_2763_reg[5]\,
      \p_Val2_6_reg_2763_reg[6]\ => \p_Val2_6_reg_2763_reg[6]\,
      \p_Val2_6_reg_2763_reg[7]\ => \p_Val2_6_reg_2763_reg[7]\,
      shiftReg_ce => shiftReg_ce,
      \tmp_68_reg_2768_reg[2]\ => \tmp_68_reg_2768_reg[2]\
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => aresetn,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^img_1_data_stream_2_empty_n\,
      I3 => \exitcond_i_reg_286_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^img_1_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^img_1_data_stream_2_full_n\,
      I2 => aresetn,
      I3 => \exitcond_i_reg_286_reg[0]\,
      I4 => \^img_1_data_stream_2_empty_n\,
      I5 => ap_enable_reg_pp0_iter2_reg,
      O => \internal_full_n_i_1__8_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^img_1_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^img_1_data_stream_2_empty_n\,
      I1 => \exitcond_i_reg_286_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \exitcond_i_reg_286_reg[0]\,
      I3 => \^img_1_data_stream_2_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_2_fu_250_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_274_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_2_fu_286_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_306_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_3_fu_282_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sobel_U0_p_src_data_stream_0_V_read : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : out STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_Filter2D_fu_44_ap_start_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_4\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_5\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_6\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_7\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_src_rows_V_read_reg_64_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aresetn : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_U0_ap_start : in STD_LOGIC;
    start_control_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_ap_start : in STD_LOGIC;
    start_for_Sobel_U0_full_n : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_2_full_n : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    ap_reg_grp_Filter2D_fu_44_ap_start : in STD_LOGIC;
    img_0_cols_V_channel_1_empty_n : in STD_LOGIC;
    img_0_rows_V_channel_1_empty_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[0][0]\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \ap_NS_fsm3__18\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685 : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_fu_1015_p2 : STD_LOGIC;
  signal brmerge_reg_2641 : STD_LOGIC;
  signal \ce1253_out__1\ : STD_LOGIC;
  signal col_assign_2_0_t_fu_1020_p23_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal col_assign_2_0_t_reg_2660 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_assign_2_0_t_reg_2660[0]_i_1_n_0\ : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_1068_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_1086_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_1104_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_0_0_fu_1400_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_1_0_fu_1418_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_2_0_fu_1436_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_0_0_fu_1723_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_1_0_fu_1741_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_2_0_fu_1759_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond1_fu_645_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_n_0 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_n_1 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_n_2 : STD_LOGIC;
  signal exitcond1_fu_645_p2_carry_n_3 : STD_LOGIC;
  signal exitcond_fu_866_p2 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_n_1 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_n_2 : STD_LOGIC;
  signal exitcond_fu_866_p2_carry_n_3 : STD_LOGIC;
  signal \exitcond_reg_2628[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_2628_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_650_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal i_V_reg_2563 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_2563[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_2563[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_2563[9]_i_2_n_0\ : STD_LOGIC;
  signal icmp_fu_682_p2 : STD_LOGIC;
  signal icmp_reg_2577 : STD_LOGIC;
  signal \icmp_reg_2577[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_2577[0]_i_3_n_0\ : STD_LOGIC;
  signal isneg_1_reg_27410 : STD_LOGIC;
  signal j_V_fu_871_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_0 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_1 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_12 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_13 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_14 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_15 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_2 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_34 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_35 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_36 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_37 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_38 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_39 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_40 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_41 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_42 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_43 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_44 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_45 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_46 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_47 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_48 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_49 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_50 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_51 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_52 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_53 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_54 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_55 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_56 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_57 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_58 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_59 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_60 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_61 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_62 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_63 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_64 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_65 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_66 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_67 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_68 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_69 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_70 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_71 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_72 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_73 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_74 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_75 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_24 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_25 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_26 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_27 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_28 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_29 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_30 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_31 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_0 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_1 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_11 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_12 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_13 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_14 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_15 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_2 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_32 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_33 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_34 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_35 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_36 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_37 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_38 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_39 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_40 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_41 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_42 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_43 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_44 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_45 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_46 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_47 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_48 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_49 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_50 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_51 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_52 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_53 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_54 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_55 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_56 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_57 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_58 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_59 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_60 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_61 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_62 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_63 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_64 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_65 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_66 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_67 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_68 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_69 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_70 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_71 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_72 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_73 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_74 : STD_LOGIC;
  signal k_buf_1_val_5_U_n_75 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_29 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_30 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_31 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_32 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_33 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_34 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_35 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_36 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_9 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_10 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_100 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_11 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_13 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_14 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_15 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_2 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_24 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_25 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_26 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_27 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_28 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_29 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_3 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_30 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_31 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_32 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_33 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_34 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_35 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_36 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_37 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_38 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_4 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_47 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_48 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_49 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_5 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_50 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_51 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_52 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_53 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_54 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_55 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_56 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_57 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_58 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_59 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_6 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_60 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_61 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_62 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_63 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_64 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_65 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_66 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_67 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_68 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_69 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_7 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_70 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_71 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_72 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_73 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_74 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_75 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_76 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_77 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_78 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_79 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_8 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_80 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_81 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_82 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_83 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_84 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_85 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_86 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_87 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_88 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_89 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_9 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_90 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_91 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_92 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_93 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_94 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_95 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_96 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_97 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_98 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_99 : STD_LOGIC;
  signal k_buf_2_val_5_addr_reg_2719 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal or_cond_i_fu_1025_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_2637 : STD_LOGIC;
  signal or_cond_i_reg_2685 : STD_LOGIC;
  signal \or_cond_i_reg_2685[0]_i_1_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_2685[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_2685[0]_i_4_n_0\ : STD_LOGIC;
  signal p_014_0_i_reg_513 : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_014_0_i_reg_513_reg_n_0_[9]\ : STD_LOGIC;
  signal p_027_0_i_reg_524 : STD_LOGIC;
  signal \p_027_0_i_reg_524[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_027_0_i_reg_524[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_027_0_i_reg_524[9]_i_2_n_0\ : STD_LOGIC;
  signal \p_027_0_i_reg_524[9]_i_4_n_0\ : STD_LOGIC;
  signal \p_027_0_i_reg_524_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_027_0_i_reg_524_reg__0__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_Val2_1_fu_1355_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_1_fu_1355_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_6\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__1_carry_n_7\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1355_p2__21_carry_n_3\ : STD_LOGIC;
  signal p_Val2_1_reg_2731 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2__25_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1323_p2_carry__1_n_2\ : STD_LOGIC;
  signal p_Val2_2_fu_1323_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_2_fu_1323_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_2_fu_1323_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_2_fu_1323_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_3_fu_1687_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_3_fu_1687_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_6\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__1_carry_n_7\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_1687_p2__21_carry_n_3\ : STD_LOGIC;
  signal p_Val2_3_reg_2747 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_5_0_0_2_fu_1221_p2_carry__1_n_7\ : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_5_0_0_2_fu_1221_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_5_1_0_2_fu_1553_p2_carry__1_n_7\ : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_5_1_0_2_fu_1553_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_5_2_0_2_fu_1867_p2_carry__1_n_7\ : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_5_2_0_2_fu_1867_p2_carry_n_7 : STD_LOGIC;
  signal p_Val2_5_fu_1655_p2 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2__25_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_1655_p2_carry__1_n_2\ : STD_LOGIC;
  signal p_Val2_5_fu_1655_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_1655_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_5_fu_1655_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_5_fu_1655_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_6_fu_2001_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_6_fu_2001_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_6\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__1_carry_n_7\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_6_fu_2001_p2__21_carry_n_3\ : STD_LOGIC;
  signal p_Val2_6_reg_2763 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_s_fu_1969_p2 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2__25_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_s_fu_1969_p2_carry__1_n_2\ : STD_LOGIC;
  signal p_Val2_s_fu_1969_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_s_fu_1969_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_s_fu_1969_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_s_fu_1969_p2_carry_n_3 : STD_LOGIC;
  signal p_assign_2_fu_959_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_assign_2_fu_959_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_959_p2_carry__1_n_3\ : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_n_0 : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_n_1 : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_n_2 : STD_LOGIC;
  signal p_assign_2_fu_959_p2_carry_n_3 : STD_LOGIC;
  signal p_shl1_cast_fu_1571_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_shl2_cast_fu_1885_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_shl_cast_fu_1239_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal rev_fu_666_p2 : STD_LOGIC;
  signal rev_reg_2572 : STD_LOGIC;
  signal right_border_buf_0_1_fu_242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_262 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_1_fu_278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_2_fu_286 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_3_fu_290 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_4_fu_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_5_fu_302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_s_fu_274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_1_fu_258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_2_fu_270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_3_fu_282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_4_fu_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_5_fu_306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_s_fu_246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_9_0_1_t_fu_831_p22_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_9_0_1_t_reg_2608 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_assign_9_0_1_t_reg_2608[0]_i_1_n_0\ : STD_LOGIC;
  signal row_assign_9_0_2_t_fu_844_p21_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_9_0_2_t_reg_2615 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_assign_9_0_2_t_reg_2615[0]_i_1_n_0\ : STD_LOGIC;
  signal row_assign_9_1_0_t_fu_857_p20_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_9_1_0_t_reg_2622 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal src_kernel_win_0_va_1_fu_170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_1_fu_1700 : STD_LOGIC;
  signal src_kernel_win_0_va_2_fu_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_5_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_fu_1179_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_166 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_1_fu_194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_2_fu_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_4_fu_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_5_fu_210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_7_fu_1511_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_10_fu_1825_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_1_fu_218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_2_fu_222 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_4_fu_230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_5_fu_234 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_fu_214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp51_cast_fu_1313_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp59_fu_1639_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp67_fu_1953_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_102_0_1_reg_2586[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_102_0_1_reg_2586[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_102_0_1_reg_2586_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_10_fu_639_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_10_reg_2554 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_10_reg_2554[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_128_0_1_cast_fu_616_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_128_0_1_cast_reg_2542 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_128_0_cast_reg_2530 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_12_fu_656_p2 : STD_LOGIC;
  signal \tmp_12_fu_656_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_fu_656_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_n_0 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_n_1 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_n_2 : STD_LOGIC;
  signal tmp_12_fu_656_p2_carry_n_3 : STD_LOGIC;
  signal tmp_12_reg_2568 : STD_LOGIC;
  signal tmp_131_0_0_2_cast_fu_1217_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_131_1_0_2_cast_fu_1549_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_131_2_0_2_cast_fu_1863_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_13_reg_2582[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_2582[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_2582[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_2582_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_14_fu_700_p2 : STD_LOGIC;
  signal \tmp_14_fu_700_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_14_fu_700_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_n_0 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_n_1 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_n_2 : STD_LOGIC;
  signal tmp_14_fu_700_p2_carry_n_3 : STD_LOGIC;
  signal tmp_14_reg_2590 : STD_LOGIC;
  signal \tmp_17_fu_723_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_17_fu_723_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_17_fu_723_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_17_fu_723_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_17_fu_723_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_17_fu_723_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_n_0 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_n_1 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_n_2 : STD_LOGIC;
  signal tmp_17_fu_723_p2_carry_n_3 : STD_LOGIC;
  signal tmp_18_reg_2279 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_18_reg_2279[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_fu_749_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_fu_749_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_fu_749_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_fu_749_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_fu_749_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_19_fu_749_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_n_0 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_n_1 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_n_2 : STD_LOGIC;
  signal tmp_19_fu_749_p2_carry_n_3 : STD_LOGIC;
  signal tmp_1_fu_569_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp_1_reg_2520 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_1_reg_2520[9]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_fu_775_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_22_fu_775_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_22_fu_775_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_22_fu_775_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_22_fu_775_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_22_fu_775_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_n_0 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_n_1 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_n_2 : STD_LOGIC;
  signal tmp_22_fu_775_p2_carry_n_3 : STD_LOGIC;
  signal tmp_23_reg_2515 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_28_fu_917_p2 : STD_LOGIC;
  signal \tmp_28_fu_917_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_28_fu_917_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_28_fu_917_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_28_fu_917_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_28_fu_917_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_28_fu_917_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_n_0 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_n_1 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_n_2 : STD_LOGIC;
  signal tmp_28_fu_917_p2_carry_n_3 : STD_LOGIC;
  signal tmp_2_fu_589_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_30_fu_954_p2 : STD_LOGIC;
  signal \tmp_30_fu_954_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_30_fu_954_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_30_fu_954_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_30_fu_954_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_30_fu_954_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_n_0 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_n_1 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_n_2 : STD_LOGIC;
  signal tmp_30_fu_954_p2_carry_n_3 : STD_LOGIC;
  signal tmp_3_reg_2535 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tmp_3_reg_2535[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_40_reg_2736 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_44_fu_817_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_44_reg_2603 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_55_reg_2752 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_57_2_cast_reg_2549 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp_57_2_cast_reg_2549[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[9]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_57_2_cast_reg_2549[9]_i_3_n_0\ : STD_LOGIC;
  signal tmp_57_2_fu_629_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_5_reg_502 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_5_reg_502[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_502[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_68_reg_2768 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_8_reg_2266 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal tmp_9_fu_574_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp_9_reg_2525 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_9_reg_2525[9]_i_2_n_0\ : STD_LOGIC;
  signal tmp_reg_2257 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_exitcond1_fu_645_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond_fu_866_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_1_fu_1355_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_1_fu_1355_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_1_fu_1355_p2__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_2_fu_1323_p2__25_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_2_fu_1323_p2__25_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_Val2_2_fu_1323_p2__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_2_fu_1323_p2__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_2_fu_1323_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_2_fu_1323_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_3_fu_1687_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_3_fu_1687_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_3_fu_1687_p2__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_5_0_0_2_fu_1221_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_5_0_0_2_fu_1221_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_5_1_0_2_fu_1553_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_5_1_0_2_fu_1553_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_5_2_0_2_fu_1867_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_5_2_0_2_fu_1867_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_5_fu_1655_p2__25_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_5_fu_1655_p2__25_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_Val2_5_fu_1655_p2__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_5_fu_1655_p2__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_5_fu_1655_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_5_fu_1655_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_6_fu_2001_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_6_fu_2001_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_6_fu_2001_p2__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_s_fu_1969_p2__25_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_s_fu_1969_p2__25_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_Val2_s_fu_1969_p2__25_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_s_fu_1969_p2__25_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_s_fu_1969_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_s_fu_1969_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_assign_2_fu_959_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_assign_2_fu_959_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_12_fu_656_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_fu_656_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_12_fu_656_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_14_fu_700_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_14_fu_700_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_14_fu_700_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_17_fu_723_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_fu_723_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_17_fu_723_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_19_fu_749_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_fu_749_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_19_fu_749_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_22_fu_775_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_fu_775_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_fu_775_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_28_fu_917_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_28_fu_917_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_28_fu_917_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_30_fu_954_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_30_fu_954_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_30_fu_954_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair137";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of ap_reg_grp_Filter2D_fu_44_ap_start_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \col_assign_2_0_t_reg_2660[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \col_assign_2_0_t_reg_2660[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \exitcond_reg_2628[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_V_reg_2563[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_V_reg_2563[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_V_reg_2563[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_V_reg_2563[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_V_reg_2563[6]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_V_reg_2563[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_V_reg_2563[9]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \icmp_reg_2577[0]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2685[0]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2685[0]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_027_0_i_reg_524[9]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_14\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_15\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_16\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_17\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__0_i_22\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry__1_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry_i_8\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_Val2_2_fu_1323_p2__25_carry_i_9\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_14\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_15\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_16\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_17\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__0_i_22\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry__1_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry_i_8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_Val2_5_fu_1655_p2__25_carry_i_9\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_14\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_15\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_16\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_17\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__0_i_22\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry__1_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry_i_8\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_1969_p2__25_carry_i_9\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \row_assign_9_0_1_t_reg_2608[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \row_assign_9_0_1_t_reg_2608[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \row_assign_9_0_2_t_reg_2615[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \row_assign_9_0_2_t_reg_2615[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \row_assign_9_1_0_t_reg_2622[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_102_0_1_reg_2586[0]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_10_reg_2554[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_10_reg_2554[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_128_0_1_cast_reg_2542[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_13_reg_2582[0]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_13_reg_2582[0]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tmp_17_fu_723_p2_carry__0_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of tmp_17_fu_723_p2_carry_i_10 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of tmp_19_fu_749_p2_carry_i_9 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_1_reg_2520[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \tmp_1_reg_2520[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \tmp_1_reg_2520[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_1_reg_2520[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_1_reg_2520[8]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_1_reg_2520[9]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of tmp_22_fu_775_p2_carry_i_10 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_28_fu_917_p2_carry__0_i_5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of tmp_28_fu_917_p2_carry_i_9 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_3_reg_2535[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_57_2_cast_reg_2549[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tmp_57_2_cast_reg_2549[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \tmp_57_2_cast_reg_2549[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_57_2_cast_reg_2549[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_57_2_cast_reg_2549[8]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tmp_57_2_cast_reg_2549[9]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tmp_5_reg_502[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_5_reg_502[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_9_reg_2525[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tmp_9_reg_2525[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \tmp_9_reg_2525[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_9_reg_2525[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_9_reg_2525[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tmp_9_reg_2525[9]_i_1\ : label is "soft_lutpair157";
begin
  D(0) <= \^d\(0);
  \SRL_SIG_reg[0][0]\ <= \^srl_sig_reg[0][0]\;
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
  \SRL_SIG_reg[0][0]_1\ <= \^srl_sig_reg[0][0]_1\;
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(0),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][0]_5\
    );
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(0),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][0]_6\
    );
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(0),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][0]_7\
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(1),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][1]\
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(1),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][1]_0\
    );
\SRL_SIG[0][1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(1),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][1]_1\
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(2),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][2]\
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(2),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][2]_0\
    );
\SRL_SIG[0][2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(2),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][2]_1\
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(3),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][3]\
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(3),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][3]_0\
    );
\SRL_SIG[0][3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(3),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][3]_1\
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(4),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][4]\
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(4),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][4]_0\
    );
\SRL_SIG[0][4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(4),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][4]_1\
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(5),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][5]\
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(5),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][5]_0\
    );
\SRL_SIG[0][5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(5),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][5]_1\
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(6),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][6]\
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(6),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][6]_0\
    );
\SRL_SIG[0][6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(6),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][6]_1\
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => tmp_40_reg_2736(2),
      I1 => tmp_40_reg_2736(1),
      I2 => tmp_40_reg_2736(0),
      I3 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => tmp_68_reg_2768(2),
      I1 => tmp_68_reg_2768(1),
      I2 => tmp_68_reg_2768(0),
      I3 => \^srl_sig_reg[0][0]_0\,
      O => \SRL_SIG_reg[0][0]_3\
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => tmp_55_reg_2752(2),
      I1 => tmp_55_reg_2752(1),
      I2 => tmp_55_reg_2752(0),
      I3 => \^srl_sig_reg[0][0]_1\,
      O => \SRL_SIG_reg[0][0]_4\
    );
\SRL_SIG[0][7]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]\,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][7]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_1\,
      O => shiftReg_ce_1
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_1_reg_2731(7),
      I1 => tmp_40_reg_2736(0),
      I2 => tmp_40_reg_2736(1),
      I3 => tmp_40_reg_2736(2),
      O => \SRL_SIG_reg[0][7]\
    );
\SRL_SIG[0][7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_3_reg_2747(7),
      I1 => tmp_55_reg_2752(0),
      I2 => tmp_55_reg_2752(1),
      I3 => tmp_55_reg_2752(2),
      O => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG[0][7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_Val2_6_reg_2763(7),
      I1 => tmp_68_reg_2768(0),
      I2 => tmp_68_reg_2768(1),
      I3 => tmp_68_reg_2768(2),
      O => \SRL_SIG_reg[0][7]_1\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_44_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => exitcond1_fu_645_p2_carry_n_0,
      I3 => ap_CS_fsm_state3,
      O => \^d\(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBABABA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_1\(0),
      I1 => ap_reg_grp_Filter2D_fu_44_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => exitcond1_fu_645_p2_carry_n_0,
      I4 => ap_CS_fsm_state3,
      I5 => E(0),
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_44_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => tmp_5_reg_502(0),
      I3 => tmp_5_reg_502(1),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0005555"
    )
        port map (
      I0 => \^d\(0),
      I1 => img_0_cols_V_channel_1_empty_n,
      I2 => Sobel_U0_ap_start,
      I3 => img_0_rows_V_channel_1_empty_n,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      O => \ap_CS_fsm_reg[1]_0\(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => tmp_5_reg_502(0),
      I1 => tmp_5_reg_502(1),
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state7,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444FFFF4444"
    )
        port map (
      I0 => exitcond1_fu_645_p2_carry_n_0,
      I1 => ap_CS_fsm_state3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_NS_fsm3__18\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_NS_fsm3__18\,
      I3 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^d\(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state3,
      I2 => exitcond1_fu_645_p2_carry_n_0,
      I3 => aresetn,
      I4 => exitcond_fu_866_p2,
      I5 => p_18_in,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A000A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => aresetn,
      I3 => exitcond1_fu_645_p2_carry_n_0,
      I4 => ap_CS_fsm_state3,
      I5 => p_18_in,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C000A0000000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => aresetn,
      I3 => \icmp_reg_2577[0]_i_1_n_0\,
      I4 => \ap_NS_fsm3__18\,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => or_cond_i_reg_2685,
      I1 => p_18_in,
      I2 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      O => \ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685[0]_i_1_n_0\
    );
\ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685[0]_i_1_n_0\,
      Q => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      R => '0'
    );
ap_reg_grp_Filter2D_fu_44_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => E(0),
      I1 => exitcond1_fu_645_p2_carry_n_0,
      I2 => ap_CS_fsm_state3,
      I3 => ap_reg_grp_Filter2D_fu_44_ap_start,
      O => ap_reg_grp_Filter2D_fu_44_ap_start_reg
    );
\brmerge_reg_2641[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rev_reg_2572,
      I1 => tmp_28_fu_917_p2,
      O => brmerge_fu_1015_p2
    );
\brmerge_reg_2641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => brmerge_fu_1015_p2,
      Q => brmerge_reg_2641,
      R => '0'
    );
\col_assign_2_0_t_reg_2660[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_2554(0),
      I1 => k_buf_2_val_5_U_n_11,
      O => \col_assign_2_0_t_reg_2660[0]_i_1_n_0\
    );
\col_assign_2_0_t_reg_2660[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => k_buf_2_val_5_U_n_11,
      I1 => tmp_10_reg_2554(0),
      I2 => k_buf_2_val_5_U_n_10,
      I3 => tmp_10_reg_2554(1),
      O => col_assign_2_0_t_fu_1020_p23_out(1)
    );
\col_assign_2_0_t_reg_2660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => \col_assign_2_0_t_reg_2660[0]_i_1_n_0\,
      Q => col_assign_2_0_t_reg_2660(0),
      R => '0'
    );
\col_assign_2_0_t_reg_2660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => col_assign_2_0_t_fu_1020_p23_out(1),
      Q => col_assign_2_0_t_reg_2660(1),
      R => '0'
    );
exitcond1_fu_645_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond1_fu_645_p2_carry_n_0,
      CO(2) => exitcond1_fu_645_p2_carry_n_1,
      CO(1) => exitcond1_fu_645_p2_carry_n_2,
      CO(0) => exitcond1_fu_645_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond1_fu_645_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond1_fu_645_p2_carry_i_1_n_0,
      S(2) => exitcond1_fu_645_p2_carry_i_2_n_0,
      S(1) => exitcond1_fu_645_p2_carry_i_3_n_0,
      S(0) => exitcond1_fu_645_p2_carry_i_4_n_0
    );
exitcond1_fu_645_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_9_reg_2525(9),
      I1 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => exitcond1_fu_645_p2_carry_i_1_n_0
    );
exitcond1_fu_645_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I1 => tmp_9_reg_2525(6),
      I2 => tmp_9_reg_2525(8),
      I3 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I4 => tmp_9_reg_2525(7),
      I5 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => exitcond1_fu_645_p2_carry_i_2_n_0
    );
exitcond1_fu_645_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I1 => tmp_9_reg_2525(3),
      I2 => tmp_9_reg_2525(5),
      I3 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I4 => tmp_9_reg_2525(4),
      I5 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      O => exitcond1_fu_645_p2_carry_i_3_n_0
    );
exitcond1_fu_645_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I1 => tmp_9_reg_2525(0),
      I2 => tmp_9_reg_2525(2),
      I3 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I4 => tmp_9_reg_2525(1),
      I5 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => exitcond1_fu_645_p2_carry_i_4_n_0
    );
exitcond_fu_866_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_fu_866_p2,
      CO(2) => exitcond_fu_866_p2_carry_n_1,
      CO(1) => exitcond_fu_866_p2_carry_n_2,
      CO(0) => exitcond_fu_866_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond_fu_866_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond_fu_866_p2_carry_i_1_n_0,
      S(2) => exitcond_fu_866_p2_carry_i_2_n_0,
      S(1) => exitcond_fu_866_p2_carry_i_3_n_0,
      S(0) => exitcond_fu_866_p2_carry_i_4_n_0
    );
exitcond_fu_866_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_1_reg_2520(9),
      I1 => \p_027_0_i_reg_524_reg__0__0\(9),
      O => exitcond_fu_866_p2_carry_i_1_n_0
    );
exitcond_fu_866_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(6),
      I1 => tmp_1_reg_2520(6),
      I2 => tmp_1_reg_2520(8),
      I3 => \p_027_0_i_reg_524_reg__0__0\(8),
      I4 => tmp_1_reg_2520(7),
      I5 => \p_027_0_i_reg_524_reg__0__0\(7),
      O => exitcond_fu_866_p2_carry_i_2_n_0
    );
exitcond_fu_866_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(3),
      I1 => tmp_1_reg_2520(3),
      I2 => tmp_1_reg_2520(5),
      I3 => \p_027_0_i_reg_524_reg__0__0\(5),
      I4 => tmp_1_reg_2520(4),
      I5 => \p_027_0_i_reg_524_reg__0__0\(4),
      O => exitcond_fu_866_p2_carry_i_3_n_0
    );
exitcond_fu_866_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0\(0),
      I1 => tmp_1_reg_2520(0),
      I2 => tmp_1_reg_2520(2),
      I3 => \p_027_0_i_reg_524_reg__0__0\(2),
      I4 => tmp_1_reg_2520(1),
      I5 => \p_027_0_i_reg_524_reg__0__0\(1),
      O => exitcond_fu_866_p2_carry_i_4_n_0
    );
\exitcond_reg_2628[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_fu_866_p2,
      I1 => p_18_in,
      I2 => \exitcond_reg_2628_reg_n_0_[0]\,
      O => \exitcond_reg_2628[0]_i_1_n_0\
    );
\exitcond_reg_2628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \exitcond_reg_2628[0]_i_1_n_0\,
      Q => \exitcond_reg_2628_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_2563[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      O => \i_V_reg_2563[0]_i_1_n_0\
    );
\i_V_reg_2563[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => i_V_fu_650_p2(1)
    );
\i_V_reg_2563[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      O => i_V_fu_650_p2(2)
    );
\i_V_reg_2563[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => i_V_fu_650_p2(3)
    );
\i_V_reg_2563[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      O => i_V_fu_650_p2(4)
    );
\i_V_reg_2563[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => i_V_fu_650_p2(5)
    );
\i_V_reg_2563[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I2 => \i_V_reg_2563[6]_i_2_n_0\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      O => i_V_fu_650_p2(6)
    );
\i_V_reg_2563[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      O => \i_V_reg_2563[6]_i_2_n_0\
    );
\i_V_reg_2563[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_2563[9]_i_2_n_0\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => i_V_fu_650_p2(7)
    );
\i_V_reg_2563[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I1 => \i_V_reg_2563[9]_i_2_n_0\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      O => i_V_fu_650_p2(8)
    );
\i_V_reg_2563[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I1 => \i_V_reg_2563[9]_i_2_n_0\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => i_V_fu_650_p2(9)
    );
\i_V_reg_2563[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      O => \i_V_reg_2563[9]_i_2_n_0\
    );
\i_V_reg_2563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => \i_V_reg_2563[0]_i_1_n_0\,
      Q => i_V_reg_2563(0),
      R => '0'
    );
\i_V_reg_2563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(1),
      Q => i_V_reg_2563(1),
      R => '0'
    );
\i_V_reg_2563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(2),
      Q => i_V_reg_2563(2),
      R => '0'
    );
\i_V_reg_2563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(3),
      Q => i_V_reg_2563(3),
      R => '0'
    );
\i_V_reg_2563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(4),
      Q => i_V_reg_2563(4),
      R => '0'
    );
\i_V_reg_2563_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(5),
      Q => i_V_reg_2563(5),
      R => '0'
    );
\i_V_reg_2563_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(6),
      Q => i_V_reg_2563(6),
      R => '0'
    );
\i_V_reg_2563_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(7),
      Q => i_V_reg_2563(7),
      R => '0'
    );
\i_V_reg_2563_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(8),
      Q => i_V_reg_2563(8),
      R => '0'
    );
\i_V_reg_2563_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_650_p2(9),
      Q => i_V_reg_2563(9),
      R => '0'
    );
\icmp_reg_2577[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => exitcond1_fu_645_p2_carry_n_0,
      O => \icmp_reg_2577[0]_i_1_n_0\
    );
\icmp_reg_2577[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I1 => \icmp_reg_2577[0]_i_3_n_0\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      O => icmp_fu_682_p2
    );
\icmp_reg_2577[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      O => \icmp_reg_2577[0]_i_3_n_0\
    );
\icmp_reg_2577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => icmp_fu_682_p2,
      Q => icmp_reg_2577,
      R => '0'
    );
k_buf_0_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_0_val_0_0_fu_1068_p3(7 downto 0) => col_buf_0_val_0_0_fu_1068_p3(7 downto 0),
      p_15_in => p_15_in,
      \right_border_buf_0_1_fu_242_reg[7]\(7 downto 0) => right_border_buf_0_1_fu_242(7 downto 0),
      \right_border_buf_0_s_fu_238_reg[7]\(7 downto 0) => right_border_buf_0_s_fu_238(7 downto 0)
    );
\k_buf_0_val_3_addr_reg_2654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_11,
      Q => k_buf_2_val_5_addr_reg_2719(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_10,
      Q => k_buf_2_val_5_addr_reg_2719(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_9,
      Q => k_buf_2_val_5_addr_reg_2719(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_8,
      Q => k_buf_2_val_5_addr_reg_2719(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_7,
      Q => k_buf_2_val_5_addr_reg_2719(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_6,
      Q => k_buf_2_val_5_addr_reg_2719(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_5,
      Q => k_buf_2_val_5_addr_reg_2719(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_4,
      Q => k_buf_2_val_5_addr_reg_2719(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_3,
      Q => k_buf_2_val_5_addr_reg_2719(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2654_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_2,
      Q => k_buf_2_val_5_addr_reg_2719(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_0
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      D(7 downto 0) => tmp_131_0_0_2_cast_fu_1217_p1(7 downto 0),
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      S(3) => k_buf_0_val_4_U_n_24,
      S(2) => k_buf_0_val_4_U_n_25,
      S(1) => k_buf_0_val_4_U_n_26,
      S(0) => k_buf_0_val_4_U_n_27,
      WEA(0) => k_buf_0_val_4_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_0_val_0_0_fu_1068_p3(7 downto 0) => col_buf_0_val_0_0_fu_1068_p3(7 downto 0),
      col_buf_0_val_1_0_fu_1086_p3(7 downto 0) => col_buf_0_val_1_0_fu_1086_p3(7 downto 0),
      col_buf_0_val_2_0_fu_1104_p3(7 downto 0) => col_buf_0_val_2_0_fu_1104_p3(7 downto 0),
      p_15_in => p_15_in,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]\(7 downto 0) => \right_border_buf_0_2_fu_250_reg[7]_0\(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]_0\(7 downto 0) => right_border_buf_0_2_fu_250(7 downto 0),
      \right_border_buf_0_3_fu_254_reg[7]\(7 downto 0) => right_border_buf_0_3_fu_254(7 downto 0),
      row_assign_9_0_2_t_reg_2615(1 downto 0) => row_assign_9_0_2_t_reg_2615(1 downto 0),
      \src_kernel_win_0_va_5_fu_186_reg[7]\(7 downto 0) => src_kernel_win_0_va_5_fu_186(7 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_40_reg_2736_reg[0]\(3) => k_buf_0_val_4_U_n_28,
      \tmp_40_reg_2736_reg[0]\(2) => k_buf_0_val_4_U_n_29,
      \tmp_40_reg_2736_reg[0]\(1) => k_buf_0_val_4_U_n_30,
      \tmp_40_reg_2736_reg[0]\(0) => k_buf_0_val_4_U_n_31
    );
k_buf_0_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_1
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      CO(0) => \p_Val2_2_fu_1323_p2_carry__1_n_2\,
      D(7 downto 0) => col_buf_0_val_1_0_fu_1086_p3(7 downto 0),
      DI(2) => k_buf_0_val_5_U_n_0,
      DI(1) => k_buf_0_val_5_U_n_1,
      DI(0) => k_buf_0_val_5_U_n_2,
      O(3) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_4,
      O(2) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_5,
      O(1) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_6,
      O(0) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_7,
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      S(3) => k_buf_0_val_5_U_n_32,
      S(2) => k_buf_0_val_5_U_n_33,
      S(1) => k_buf_0_val_5_U_n_34,
      S(0) => k_buf_0_val_5_U_n_35,
      WEA(0) => k_buf_0_val_3_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_0_val_0_0_fu_1068_p3(7 downto 0) => col_buf_0_val_0_0_fu_1068_p3(7 downto 0),
      col_buf_0_val_2_0_fu_1104_p3(7 downto 0) => col_buf_0_val_2_0_fu_1104_p3(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      p_15_in => p_15_in,
      \p_Val2_1_reg_2731_reg[3]\(2) => k_buf_0_val_5_U_n_65,
      \p_Val2_1_reg_2731_reg[3]\(1) => k_buf_0_val_5_U_n_66,
      \p_Val2_1_reg_2731_reg[3]\(0) => k_buf_0_val_5_U_n_67,
      \p_Val2_1_reg_2731_reg[3]_0\(3) => k_buf_0_val_5_U_n_68,
      \p_Val2_1_reg_2731_reg[3]_0\(2) => k_buf_0_val_5_U_n_69,
      \p_Val2_1_reg_2731_reg[3]_0\(1) => k_buf_0_val_5_U_n_70,
      \p_Val2_1_reg_2731_reg[3]_0\(0) => k_buf_0_val_5_U_n_71,
      \p_Val2_1_reg_2731_reg[7]\(3) => k_buf_0_val_5_U_n_45,
      \p_Val2_1_reg_2731_reg[7]\(2) => k_buf_0_val_5_U_n_46,
      \p_Val2_1_reg_2731_reg[7]\(1) => k_buf_0_val_5_U_n_47,
      \p_Val2_1_reg_2731_reg[7]\(0) => k_buf_0_val_5_U_n_48,
      \p_Val2_1_reg_2731_reg[7]_0\(2) => k_buf_0_val_5_U_n_49,
      \p_Val2_1_reg_2731_reg[7]_0\(1) => k_buf_0_val_5_U_n_50,
      \p_Val2_1_reg_2731_reg[7]_0\(0) => k_buf_0_val_5_U_n_51,
      \p_Val2_1_reg_2731_reg[7]_1\(1) => k_buf_0_val_5_U_n_52,
      \p_Val2_1_reg_2731_reg[7]_1\(0) => k_buf_0_val_5_U_n_53,
      \p_Val2_1_reg_2731_reg[7]_2\(3) => k_buf_0_val_5_U_n_54,
      \p_Val2_1_reg_2731_reg[7]_2\(2) => k_buf_0_val_5_U_n_55,
      \p_Val2_1_reg_2731_reg[7]_2\(1) => k_buf_0_val_5_U_n_56,
      \p_Val2_1_reg_2731_reg[7]_2\(0) => k_buf_0_val_5_U_n_57,
      \p_Val2_1_reg_2731_reg[7]_3\(2) => k_buf_0_val_5_U_n_58,
      \p_Val2_1_reg_2731_reg[7]_3\(1) => k_buf_0_val_5_U_n_59,
      \p_Val2_1_reg_2731_reg[7]_3\(0) => k_buf_0_val_5_U_n_60,
      \p_Val2_1_reg_2731_reg[7]_4\(3) => k_buf_0_val_5_U_n_61,
      \p_Val2_1_reg_2731_reg[7]_4\(2) => k_buf_0_val_5_U_n_62,
      \p_Val2_1_reg_2731_reg[7]_4\(1) => k_buf_0_val_5_U_n_63,
      \p_Val2_1_reg_2731_reg[7]_4\(0) => k_buf_0_val_5_U_n_64,
      ram_reg(7 downto 0) => ram_reg_0(7 downto 0),
      \right_border_buf_0_4_fu_262_reg[7]\(7 downto 0) => right_border_buf_0_4_fu_262(7 downto 0),
      \right_border_buf_0_5_fu_266_reg[7]\(7 downto 0) => right_border_buf_0_5_fu_266(7 downto 0),
      \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0) => row_assign_9_0_1_t_reg_2608(1 downto 0),
      \row_assign_9_0_2_t_reg_2615_reg[1]\(3) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_4\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(2) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_5\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(1) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_6\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(0) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_7\,
      \src_kernel_win_0_va_1_fu_170_reg[7]\(7 downto 0) => src_kernel_win_0_va_1_fu_170(7 downto 0),
      \src_kernel_win_0_va_3_fu_178_reg[0]\ => \p_Val2_2_fu_1323_p2__25_carry_i_9_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[1]\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_16_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[2]\ => \p_Val2_2_fu_1323_p2__25_carry_i_8_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_0\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_14_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_1\(3) => \p_Val2_1_fu_1355_p2__1_carry_n_4\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_1\(2) => \p_Val2_1_fu_1355_p2__1_carry_n_5\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_1\(1) => \p_Val2_1_fu_1355_p2__1_carry_n_6\,
      \src_kernel_win_0_va_3_fu_178_reg[2]_1\(0) => \p_Val2_1_fu_1355_p2__1_carry_n_7\,
      \src_kernel_win_0_va_3_fu_178_reg[3]\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_15_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[3]_0\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_22_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[4]\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_13_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_0\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_21_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_1\(2) => \p_Val2_1_fu_1355_p2__1_carry__0_n_5\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_1\(1) => \p_Val2_1_fu_1355_p2__1_carry__0_n_6\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_1\(0) => \p_Val2_1_fu_1355_p2__1_carry__0_n_7\,
      \src_kernel_win_0_va_3_fu_178_reg[4]_2\ => \p_Val2_2_fu_1323_p2__25_carry__1_i_4_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[6]\ => \p_Val2_2_fu_1323_p2__25_carry__1_i_5_n_0\,
      \src_kernel_win_0_va_3_fu_178_reg[7]\(7 downto 0) => p_shl_cast_fu_1239_p1(8 downto 1),
      \src_kernel_win_0_va_3_fu_178_reg[7]_0\ => \p_Val2_2_fu_1323_p2__25_carry__0_i_17_n_0\,
      src_kernel_win_0_va_7_fu_1179_p3(7 downto 0) => src_kernel_win_0_va_7_fu_1179_p3(7 downto 0),
      tmp51_cast_fu_1313_p1(8 downto 0) => tmp51_cast_fu_1313_p1(8 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_40_reg_2736_reg[0]\(3) => k_buf_0_val_5_U_n_11,
      \tmp_40_reg_2736_reg[0]\(2) => k_buf_0_val_5_U_n_12,
      \tmp_40_reg_2736_reg[0]\(1) => k_buf_0_val_5_U_n_13,
      \tmp_40_reg_2736_reg[0]\(0) => k_buf_0_val_5_U_n_14,
      \tmp_40_reg_2736_reg[0]_0\(3) => k_buf_0_val_5_U_n_36,
      \tmp_40_reg_2736_reg[0]_0\(2) => k_buf_0_val_5_U_n_37,
      \tmp_40_reg_2736_reg[0]_0\(1) => k_buf_0_val_5_U_n_38,
      \tmp_40_reg_2736_reg[0]_0\(0) => k_buf_0_val_5_U_n_39,
      \tmp_40_reg_2736_reg[0]_1\(3) => k_buf_0_val_5_U_n_40,
      \tmp_40_reg_2736_reg[0]_1\(2) => k_buf_0_val_5_U_n_41,
      \tmp_40_reg_2736_reg[0]_1\(1) => k_buf_0_val_5_U_n_42,
      \tmp_40_reg_2736_reg[0]_1\(0) => k_buf_0_val_5_U_n_43,
      \tmp_40_reg_2736_reg[0]_2\(3) => k_buf_0_val_5_U_n_72,
      \tmp_40_reg_2736_reg[0]_2\(2) => k_buf_0_val_5_U_n_73,
      \tmp_40_reg_2736_reg[0]_2\(1) => k_buf_0_val_5_U_n_74,
      \tmp_40_reg_2736_reg[0]_2\(0) => k_buf_0_val_5_U_n_75,
      \tmp_40_reg_2736_reg[2]\(0) => k_buf_0_val_5_U_n_15,
      \tmp_40_reg_2736_reg[2]_0\(0) => k_buf_0_val_5_U_n_44,
      \tmp_44_reg_2603_reg[1]\(1 downto 0) => tmp_44_reg_2603(1 downto 0)
    );
k_buf_1_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_2
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_1_val_0_0_fu_1400_p3(7 downto 0) => col_buf_1_val_0_0_fu_1400_p3(7 downto 0),
      p_15_in => p_15_in,
      \right_border_buf_1_1_fu_278_reg[7]\(7 downto 0) => right_border_buf_1_1_fu_278(7 downto 0),
      \right_border_buf_1_s_fu_274_reg[7]\(7 downto 0) => \right_border_buf_1_s_fu_274_reg[7]_0\(7 downto 0),
      \right_border_buf_1_s_fu_274_reg[7]_0\(7 downto 0) => right_border_buf_1_s_fu_274(7 downto 0)
    );
k_buf_1_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_3
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      D(7 downto 0) => tmp_131_1_0_2_cast_fu_1549_p1(7 downto 0),
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      S(3) => k_buf_1_val_4_U_n_24,
      S(2) => k_buf_1_val_4_U_n_25,
      S(1) => k_buf_1_val_4_U_n_26,
      S(0) => k_buf_1_val_4_U_n_27,
      WEA(0) => k_buf_0_val_4_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_1_val_0_0_fu_1400_p3(7 downto 0) => col_buf_1_val_0_0_fu_1400_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1418_p3(7 downto 0) => col_buf_1_val_1_0_fu_1418_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1436_p3(7 downto 0) => col_buf_1_val_2_0_fu_1436_p3(7 downto 0),
      p_15_in => p_15_in,
      \p_Val2_3_reg_2747_reg[3]\(3) => k_buf_1_val_4_U_n_28,
      \p_Val2_3_reg_2747_reg[3]\(2) => k_buf_1_val_4_U_n_29,
      \p_Val2_3_reg_2747_reg[3]\(1) => k_buf_1_val_4_U_n_30,
      \p_Val2_3_reg_2747_reg[3]\(0) => k_buf_1_val_4_U_n_31,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_1_2_fu_286_reg[7]\(7 downto 0) => \right_border_buf_1_2_fu_286_reg[7]_0\(7 downto 0),
      \right_border_buf_1_2_fu_286_reg[7]_0\(7 downto 0) => right_border_buf_1_2_fu_286(7 downto 0),
      \right_border_buf_1_3_fu_290_reg[7]\(7 downto 0) => right_border_buf_1_3_fu_290(7 downto 0),
      row_assign_9_0_2_t_reg_2615(1 downto 0) => row_assign_9_0_2_t_reg_2615(1 downto 0),
      \src_kernel_win_1_va_5_fu_210_reg[7]\(7 downto 0) => src_kernel_win_1_va_5_fu_210(7 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590
    );
k_buf_1_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_4
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      CO(0) => \p_Val2_5_fu_1655_p2_carry__1_n_2\,
      D(7 downto 0) => p_0_in0_in(7 downto 0),
      DI(2) => k_buf_1_val_5_U_n_0,
      DI(1) => k_buf_1_val_5_U_n_1,
      DI(0) => k_buf_1_val_5_U_n_2,
      O(3) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_4,
      O(2) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_5,
      O(1) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_6,
      O(0) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_7,
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      S(3) => k_buf_1_val_5_U_n_32,
      S(2) => k_buf_1_val_5_U_n_33,
      S(1) => k_buf_1_val_5_U_n_34,
      S(0) => k_buf_1_val_5_U_n_35,
      WEA(0) => k_buf_0_val_3_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_1_val_0_0_fu_1400_p3(7 downto 0) => col_buf_1_val_0_0_fu_1400_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1436_p3(7 downto 0) => col_buf_1_val_2_0_fu_1436_p3(7 downto 0),
      p_15_in => p_15_in,
      \p_Val2_3_reg_2747_reg[3]\(2) => k_buf_1_val_5_U_n_65,
      \p_Val2_3_reg_2747_reg[3]\(1) => k_buf_1_val_5_U_n_66,
      \p_Val2_3_reg_2747_reg[3]\(0) => k_buf_1_val_5_U_n_67,
      \p_Val2_3_reg_2747_reg[3]_0\(3) => k_buf_1_val_5_U_n_68,
      \p_Val2_3_reg_2747_reg[3]_0\(2) => k_buf_1_val_5_U_n_69,
      \p_Val2_3_reg_2747_reg[3]_0\(1) => k_buf_1_val_5_U_n_70,
      \p_Val2_3_reg_2747_reg[3]_0\(0) => k_buf_1_val_5_U_n_71,
      \p_Val2_3_reg_2747_reg[7]\(3) => k_buf_1_val_5_U_n_45,
      \p_Val2_3_reg_2747_reg[7]\(2) => k_buf_1_val_5_U_n_46,
      \p_Val2_3_reg_2747_reg[7]\(1) => k_buf_1_val_5_U_n_47,
      \p_Val2_3_reg_2747_reg[7]\(0) => k_buf_1_val_5_U_n_48,
      \p_Val2_3_reg_2747_reg[7]_0\(2) => k_buf_1_val_5_U_n_49,
      \p_Val2_3_reg_2747_reg[7]_0\(1) => k_buf_1_val_5_U_n_50,
      \p_Val2_3_reg_2747_reg[7]_0\(0) => k_buf_1_val_5_U_n_51,
      \p_Val2_3_reg_2747_reg[7]_1\(1) => k_buf_1_val_5_U_n_52,
      \p_Val2_3_reg_2747_reg[7]_1\(0) => k_buf_1_val_5_U_n_53,
      \p_Val2_3_reg_2747_reg[7]_2\(3) => k_buf_1_val_5_U_n_54,
      \p_Val2_3_reg_2747_reg[7]_2\(2) => k_buf_1_val_5_U_n_55,
      \p_Val2_3_reg_2747_reg[7]_2\(1) => k_buf_1_val_5_U_n_56,
      \p_Val2_3_reg_2747_reg[7]_2\(0) => k_buf_1_val_5_U_n_57,
      \p_Val2_3_reg_2747_reg[7]_3\(2) => k_buf_1_val_5_U_n_58,
      \p_Val2_3_reg_2747_reg[7]_3\(1) => k_buf_1_val_5_U_n_59,
      \p_Val2_3_reg_2747_reg[7]_3\(0) => k_buf_1_val_5_U_n_60,
      \p_Val2_3_reg_2747_reg[7]_4\(3) => k_buf_1_val_5_U_n_61,
      \p_Val2_3_reg_2747_reg[7]_4\(2) => k_buf_1_val_5_U_n_62,
      \p_Val2_3_reg_2747_reg[7]_4\(1) => k_buf_1_val_5_U_n_63,
      \p_Val2_3_reg_2747_reg[7]_4\(0) => k_buf_1_val_5_U_n_64,
      ram_reg(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_0(7 downto 0) => col_buf_1_val_1_0_fu_1418_p3(7 downto 0),
      \right_border_buf_1_4_fu_298_reg[7]\(7 downto 0) => right_border_buf_1_4_fu_298(7 downto 0),
      \right_border_buf_1_5_fu_302_reg[7]\(7 downto 0) => right_border_buf_1_5_fu_302(7 downto 0),
      \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0) => row_assign_9_0_1_t_reg_2608(1 downto 0),
      row_assign_9_0_2_t_reg_2615(0) => row_assign_9_0_2_t_reg_2615(0),
      \row_assign_9_0_2_t_reg_2615_reg[1]\(3) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_4\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(2) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_5\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(1) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_6\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(0) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_7\,
      row_assign_9_1_0_t_reg_2622(0) => row_assign_9_1_0_t_reg_2622(1),
      \src_kernel_win_1_va_1_fu_194_reg[7]\(7 downto 0) => src_kernel_win_1_va_1_fu_194(7 downto 0),
      \src_kernel_win_1_va_3_fu_202_reg[0]\ => \p_Val2_5_fu_1655_p2__25_carry_i_9_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[1]\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_16_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[2]\ => \p_Val2_5_fu_1655_p2__25_carry_i_8_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_0\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_14_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_1\(3) => \p_Val2_3_fu_1687_p2__1_carry_n_4\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_1\(2) => \p_Val2_3_fu_1687_p2__1_carry_n_5\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_1\(1) => \p_Val2_3_fu_1687_p2__1_carry_n_6\,
      \src_kernel_win_1_va_3_fu_202_reg[2]_1\(0) => \p_Val2_3_fu_1687_p2__1_carry_n_7\,
      \src_kernel_win_1_va_3_fu_202_reg[3]\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_15_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[3]_0\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_22_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[4]\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_13_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_0\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_21_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_1\(2) => \p_Val2_3_fu_1687_p2__1_carry__0_n_5\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_1\(1) => \p_Val2_3_fu_1687_p2__1_carry__0_n_6\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_1\(0) => \p_Val2_3_fu_1687_p2__1_carry__0_n_7\,
      \src_kernel_win_1_va_3_fu_202_reg[4]_2\ => \p_Val2_5_fu_1655_p2__25_carry__1_i_4_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[6]\ => \p_Val2_5_fu_1655_p2__25_carry__1_i_5_n_0\,
      \src_kernel_win_1_va_3_fu_202_reg[7]\(7 downto 0) => p_shl1_cast_fu_1571_p1(8 downto 1),
      \src_kernel_win_1_va_3_fu_202_reg[7]_0\ => \p_Val2_5_fu_1655_p2__25_carry__0_i_17_n_0\,
      src_kernel_win_1_va_7_fu_1511_p3(7 downto 0) => src_kernel_win_1_va_7_fu_1511_p3(7 downto 0),
      tmp59_fu_1639_p2(8 downto 0) => tmp59_fu_1639_p2(8 downto 0),
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_55_reg_2752_reg[0]\(3) => k_buf_1_val_5_U_n_11,
      \tmp_55_reg_2752_reg[0]\(2) => k_buf_1_val_5_U_n_12,
      \tmp_55_reg_2752_reg[0]\(1) => k_buf_1_val_5_U_n_13,
      \tmp_55_reg_2752_reg[0]\(0) => k_buf_1_val_5_U_n_14,
      \tmp_55_reg_2752_reg[0]_0\(3) => k_buf_1_val_5_U_n_36,
      \tmp_55_reg_2752_reg[0]_0\(2) => k_buf_1_val_5_U_n_37,
      \tmp_55_reg_2752_reg[0]_0\(1) => k_buf_1_val_5_U_n_38,
      \tmp_55_reg_2752_reg[0]_0\(0) => k_buf_1_val_5_U_n_39,
      \tmp_55_reg_2752_reg[0]_1\(3) => k_buf_1_val_5_U_n_40,
      \tmp_55_reg_2752_reg[0]_1\(2) => k_buf_1_val_5_U_n_41,
      \tmp_55_reg_2752_reg[0]_1\(1) => k_buf_1_val_5_U_n_42,
      \tmp_55_reg_2752_reg[0]_1\(0) => k_buf_1_val_5_U_n_43,
      \tmp_55_reg_2752_reg[0]_2\(3) => k_buf_1_val_5_U_n_72,
      \tmp_55_reg_2752_reg[0]_2\(2) => k_buf_1_val_5_U_n_73,
      \tmp_55_reg_2752_reg[0]_2\(1) => k_buf_1_val_5_U_n_74,
      \tmp_55_reg_2752_reg[0]_2\(0) => k_buf_1_val_5_U_n_75,
      \tmp_55_reg_2752_reg[2]\(0) => k_buf_1_val_5_U_n_15,
      \tmp_55_reg_2752_reg[2]_0\(0) => k_buf_1_val_5_U_n_44
    );
k_buf_2_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_5
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      aclk => aclk,
      brmerge_reg_2641 => brmerge_reg_2641,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_2_val_0_0_fu_1723_p3(7 downto 0) => col_buf_2_val_0_0_fu_1723_p3(7 downto 0),
      p_15_in => p_15_in,
      \right_border_buf_2_4_fu_294_reg[7]\(7 downto 0) => right_border_buf_2_4_fu_294(7 downto 0),
      \right_border_buf_2_5_fu_306_reg[7]\(7 downto 0) => \right_border_buf_2_5_fu_306_reg[7]_0\(7 downto 0),
      \right_border_buf_2_5_fu_306_reg[7]_0\(7 downto 0) => right_border_buf_2_5_fu_306(7 downto 0)
    );
k_buf_2_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_6
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      D(7 downto 0) => tmp_131_2_0_2_cast_fu_1863_p1(7 downto 0),
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      S(3) => k_buf_2_val_4_U_n_29,
      S(2) => k_buf_2_val_4_U_n_30,
      S(1) => k_buf_2_val_4_U_n_31,
      S(0) => k_buf_2_val_4_U_n_32,
      WEA(0) => k_buf_0_val_4_ce1,
      aclk => aclk,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_pp0_stage0,
      \ap_NS_fsm3__18\ => \ap_NS_fsm3__18\,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_0,
      ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      brmerge_reg_2641 => brmerge_reg_2641,
      \ce1253_out__1\ => \ce1253_out__1\,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_2_val_0_0_fu_1723_p3(7 downto 0) => col_buf_2_val_0_0_fu_1723_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1741_p3(7 downto 0) => col_buf_2_val_1_0_fu_1741_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1759_p3(7 downto 0) => col_buf_2_val_2_0_fu_1759_p3(7 downto 0),
      \exitcond_reg_2628_reg[0]\ => \exitcond_reg_2628_reg_n_0_[0]\,
      icmp_reg_2577 => icmp_reg_2577,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      img_1_data_stream_2_full_n => img_1_data_stream_2_full_n,
      \k_buf_1_val_4_d11__0\ => \k_buf_1_val_4_d11__0\,
      or_cond_i_i_reg_2637 => or_cond_i_i_reg_2637,
      p_15_in => p_15_in,
      \p_Val2_6_reg_2763_reg[3]\(3) => k_buf_2_val_4_U_n_33,
      \p_Val2_6_reg_2763_reg[3]\(2) => k_buf_2_val_4_U_n_34,
      \p_Val2_6_reg_2763_reg[3]\(1) => k_buf_2_val_4_U_n_35,
      \p_Val2_6_reg_2763_reg[3]\(0) => k_buf_2_val_4_U_n_36,
      ram_reg(7 downto 0) => ram_reg_3(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]\ => k_buf_2_val_4_U_n_9,
      \right_border_buf_2_2_fu_270_reg[7]\(7 downto 0) => right_border_buf_2_2_fu_270(7 downto 0),
      \right_border_buf_2_3_fu_282_reg[7]\(7 downto 0) => \right_border_buf_2_3_fu_282_reg[7]_0\(7 downto 0),
      \right_border_buf_2_3_fu_282_reg[7]_0\(7 downto 0) => right_border_buf_2_3_fu_282(7 downto 0),
      row_assign_9_0_2_t_reg_2615(1 downto 0) => row_assign_9_0_2_t_reg_2615(1 downto 0),
      \src_kernel_win_2_va_5_fu_234_reg[7]\(7 downto 0) => src_kernel_win_2_va_5_fu_234(7 downto 0),
      \tmp_102_0_1_reg_2586_reg[0]\ => \tmp_102_0_1_reg_2586_reg_n_0_[0]\,
      tmp_12_reg_2568 => tmp_12_reg_2568,
      tmp_14_reg_2590 => tmp_14_reg_2590
    );
k_buf_2_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_7
     port map (
      ADDRBWRADDR(9) => k_buf_2_val_5_U_n_2,
      ADDRBWRADDR(8) => k_buf_2_val_5_U_n_3,
      ADDRBWRADDR(7) => k_buf_2_val_5_U_n_4,
      ADDRBWRADDR(6) => k_buf_2_val_5_U_n_5,
      ADDRBWRADDR(5) => k_buf_2_val_5_U_n_6,
      ADDRBWRADDR(4) => k_buf_2_val_5_U_n_7,
      ADDRBWRADDR(3) => k_buf_2_val_5_U_n_8,
      ADDRBWRADDR(2) => k_buf_2_val_5_U_n_9,
      ADDRBWRADDR(1) => k_buf_2_val_5_U_n_10,
      ADDRBWRADDR(0) => k_buf_2_val_5_U_n_11,
      CO(0) => tmp_30_fu_954_p2,
      D(7) => k_buf_2_val_5_U_n_31,
      D(6) => k_buf_2_val_5_U_n_32,
      D(5) => k_buf_2_val_5_U_n_33,
      D(4) => k_buf_2_val_5_U_n_34,
      D(3) => k_buf_2_val_5_U_n_35,
      D(2) => k_buf_2_val_5_U_n_36,
      D(1) => k_buf_2_val_5_U_n_37,
      D(0) => k_buf_2_val_5_U_n_38,
      DI(2) => k_buf_2_val_5_U_n_13,
      DI(1) => k_buf_2_val_5_U_n_14,
      DI(0) => k_buf_2_val_5_U_n_15,
      E(0) => k_buf_2_val_4_U_n_9,
      O(3) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_4,
      O(2) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_5,
      O(1) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_6,
      O(0) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_7,
      Q(9 downto 0) => k_buf_2_val_5_addr_reg_2719(9 downto 0),
      S(3) => k_buf_2_val_5_U_n_57,
      S(2) => k_buf_2_val_5_U_n_58,
      S(1) => k_buf_2_val_5_U_n_59,
      S(0) => k_buf_2_val_5_U_n_60,
      WEA(0) => k_buf_0_val_3_ce1,
      aclk => aclk,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_pp0_stage0,
      \ap_NS_fsm3__18\ => \ap_NS_fsm3__18\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      brmerge_reg_2641 => brmerge_reg_2641,
      \ce1253_out__1\ => \ce1253_out__1\,
      \col_assign_2_0_t_reg_2660_reg[1]\(1 downto 0) => col_assign_2_0_t_reg_2660(1 downto 0),
      col_buf_2_val_0_0_fu_1723_p3(7 downto 0) => col_buf_2_val_0_0_fu_1723_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1759_p3(7 downto 0) => col_buf_2_val_2_0_fu_1759_p3(7 downto 0),
      \or_cond_i_i_reg_2637_reg[0]\ => k_buf_2_val_5_U_n_29,
      \or_cond_i_i_reg_2637_reg[0]_0\ => k_buf_2_val_5_U_n_30,
      \p_027_0_i_reg_524_reg[9]\(9 downto 1) => \p_027_0_i_reg_524_reg__0__0\(9 downto 1),
      \p_027_0_i_reg_524_reg[9]\(0) => \p_027_0_i_reg_524_reg__0\(0),
      p_15_in => p_15_in,
      p_18_in => p_18_in,
      \p_Val2_6_reg_2763_reg[3]\(2) => k_buf_2_val_5_U_n_90,
      \p_Val2_6_reg_2763_reg[3]\(1) => k_buf_2_val_5_U_n_91,
      \p_Val2_6_reg_2763_reg[3]\(0) => k_buf_2_val_5_U_n_92,
      \p_Val2_6_reg_2763_reg[3]_0\(3) => k_buf_2_val_5_U_n_93,
      \p_Val2_6_reg_2763_reg[3]_0\(2) => k_buf_2_val_5_U_n_94,
      \p_Val2_6_reg_2763_reg[3]_0\(1) => k_buf_2_val_5_U_n_95,
      \p_Val2_6_reg_2763_reg[3]_0\(0) => k_buf_2_val_5_U_n_96,
      \p_Val2_6_reg_2763_reg[7]\(3) => k_buf_2_val_5_U_n_70,
      \p_Val2_6_reg_2763_reg[7]\(2) => k_buf_2_val_5_U_n_71,
      \p_Val2_6_reg_2763_reg[7]\(1) => k_buf_2_val_5_U_n_72,
      \p_Val2_6_reg_2763_reg[7]\(0) => k_buf_2_val_5_U_n_73,
      \p_Val2_6_reg_2763_reg[7]_0\(2) => k_buf_2_val_5_U_n_74,
      \p_Val2_6_reg_2763_reg[7]_0\(1) => k_buf_2_val_5_U_n_75,
      \p_Val2_6_reg_2763_reg[7]_0\(0) => k_buf_2_val_5_U_n_76,
      \p_Val2_6_reg_2763_reg[7]_1\(1) => k_buf_2_val_5_U_n_77,
      \p_Val2_6_reg_2763_reg[7]_1\(0) => k_buf_2_val_5_U_n_78,
      \p_Val2_6_reg_2763_reg[7]_2\(3) => k_buf_2_val_5_U_n_79,
      \p_Val2_6_reg_2763_reg[7]_2\(2) => k_buf_2_val_5_U_n_80,
      \p_Val2_6_reg_2763_reg[7]_2\(1) => k_buf_2_val_5_U_n_81,
      \p_Val2_6_reg_2763_reg[7]_2\(0) => k_buf_2_val_5_U_n_82,
      \p_Val2_6_reg_2763_reg[7]_3\(2) => k_buf_2_val_5_U_n_83,
      \p_Val2_6_reg_2763_reg[7]_3\(1) => k_buf_2_val_5_U_n_84,
      \p_Val2_6_reg_2763_reg[7]_3\(0) => k_buf_2_val_5_U_n_85,
      \p_Val2_6_reg_2763_reg[7]_4\(3) => k_buf_2_val_5_U_n_86,
      \p_Val2_6_reg_2763_reg[7]_4\(2) => k_buf_2_val_5_U_n_87,
      \p_Val2_6_reg_2763_reg[7]_4\(1) => k_buf_2_val_5_U_n_88,
      \p_Val2_6_reg_2763_reg[7]_4\(0) => k_buf_2_val_5_U_n_89,
      p_assign_2_fu_959_p2(9 downto 0) => p_assign_2_fu_959_p2(9 downto 0),
      ram_reg => k_buf_2_val_5_U_n_47,
      ram_reg_0 => k_buf_2_val_5_U_n_48,
      ram_reg_1 => k_buf_2_val_5_U_n_49,
      ram_reg_10(7 downto 0) => col_buf_2_val_1_0_fu_1741_p3(7 downto 0),
      ram_reg_2 => k_buf_2_val_5_U_n_50,
      ram_reg_3 => k_buf_2_val_5_U_n_51,
      ram_reg_4 => k_buf_2_val_5_U_n_52,
      ram_reg_5 => k_buf_2_val_5_U_n_53,
      ram_reg_6 => k_buf_2_val_5_U_n_54,
      ram_reg_7 => k_buf_2_val_5_U_n_55,
      ram_reg_8 => k_buf_2_val_5_U_n_56,
      ram_reg_9(7 downto 0) => ram_reg_4(7 downto 0),
      \right_border_buf_2_1_fu_258_reg[7]\(7 downto 0) => right_border_buf_2_1_fu_258(7 downto 0),
      \right_border_buf_2_s_fu_246_reg[7]\(7 downto 0) => right_border_buf_2_s_fu_246(7 downto 0),
      \row_assign_9_0_1_t_reg_2608_reg[1]\(1 downto 0) => row_assign_9_0_1_t_reg_2608(1 downto 0),
      row_assign_9_0_2_t_reg_2615(0) => row_assign_9_0_2_t_reg_2615(0),
      \row_assign_9_0_2_t_reg_2615_reg[1]\(3) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_4\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(2) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_5\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(1) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_6\,
      \row_assign_9_0_2_t_reg_2615_reg[1]\(0) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_7\,
      \row_assign_9_0_2_t_reg_2615_reg[1]_0\(0) => \p_Val2_s_fu_1969_p2_carry__1_n_2\,
      row_assign_9_1_0_t_reg_2622(0) => row_assign_9_1_0_t_reg_2622(1),
      src_kernel_win_2_va_10_fu_1825_p3(7 downto 0) => src_kernel_win_2_va_10_fu_1825_p3(7 downto 0),
      \src_kernel_win_2_va_1_fu_218_reg[7]\(7 downto 0) => src_kernel_win_2_va_1_fu_218(7 downto 0),
      \src_kernel_win_2_va_3_fu_226_reg[0]\ => \p_Val2_s_fu_1969_p2__25_carry_i_9_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[1]\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_16_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[2]\ => \p_Val2_s_fu_1969_p2__25_carry_i_8_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_0\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_14_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_1\(3) => \p_Val2_6_fu_2001_p2__1_carry_n_4\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_1\(2) => \p_Val2_6_fu_2001_p2__1_carry_n_5\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_1\(1) => \p_Val2_6_fu_2001_p2__1_carry_n_6\,
      \src_kernel_win_2_va_3_fu_226_reg[2]_1\(0) => \p_Val2_6_fu_2001_p2__1_carry_n_7\,
      \src_kernel_win_2_va_3_fu_226_reg[3]\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_15_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[3]_0\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_22_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[4]\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_13_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_0\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_21_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_1\(2) => \p_Val2_6_fu_2001_p2__1_carry__0_n_5\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_1\(1) => \p_Val2_6_fu_2001_p2__1_carry__0_n_6\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_1\(0) => \p_Val2_6_fu_2001_p2__1_carry__0_n_7\,
      \src_kernel_win_2_va_3_fu_226_reg[4]_2\ => \p_Val2_s_fu_1969_p2__25_carry__1_i_4_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[6]\ => \p_Val2_s_fu_1969_p2__25_carry__1_i_5_n_0\,
      \src_kernel_win_2_va_3_fu_226_reg[7]\(7 downto 0) => p_shl2_cast_fu_1885_p1(8 downto 1),
      \src_kernel_win_2_va_3_fu_226_reg[7]_0\ => \p_Val2_s_fu_1969_p2__25_carry__0_i_17_n_0\,
      tmp67_fu_1953_p2(8 downto 0) => tmp67_fu_1953_p2(8 downto 0),
      \tmp_13_reg_2582_reg[0]\ => \tmp_13_reg_2582_reg_n_0_[0]\,
      tmp_14_reg_2590 => tmp_14_reg_2590,
      \tmp_18_reg_2279_reg[10]\(0) => tmp_28_fu_917_p2,
      \tmp_68_reg_2768_reg[0]\(3) => k_buf_2_val_5_U_n_24,
      \tmp_68_reg_2768_reg[0]\(2) => k_buf_2_val_5_U_n_25,
      \tmp_68_reg_2768_reg[0]\(1) => k_buf_2_val_5_U_n_26,
      \tmp_68_reg_2768_reg[0]\(0) => k_buf_2_val_5_U_n_27,
      \tmp_68_reg_2768_reg[0]_0\(3) => k_buf_2_val_5_U_n_61,
      \tmp_68_reg_2768_reg[0]_0\(2) => k_buf_2_val_5_U_n_62,
      \tmp_68_reg_2768_reg[0]_0\(1) => k_buf_2_val_5_U_n_63,
      \tmp_68_reg_2768_reg[0]_0\(0) => k_buf_2_val_5_U_n_64,
      \tmp_68_reg_2768_reg[0]_1\(3) => k_buf_2_val_5_U_n_65,
      \tmp_68_reg_2768_reg[0]_1\(2) => k_buf_2_val_5_U_n_66,
      \tmp_68_reg_2768_reg[0]_1\(1) => k_buf_2_val_5_U_n_67,
      \tmp_68_reg_2768_reg[0]_1\(0) => k_buf_2_val_5_U_n_68,
      \tmp_68_reg_2768_reg[0]_2\(3) => k_buf_2_val_5_U_n_97,
      \tmp_68_reg_2768_reg[0]_2\(2) => k_buf_2_val_5_U_n_98,
      \tmp_68_reg_2768_reg[0]_2\(1) => k_buf_2_val_5_U_n_99,
      \tmp_68_reg_2768_reg[0]_2\(0) => k_buf_2_val_5_U_n_100,
      \tmp_68_reg_2768_reg[2]\(0) => k_buf_2_val_5_U_n_28,
      \tmp_68_reg_2768_reg[2]_0\(0) => k_buf_2_val_5_U_n_69
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_1\(1),
      I1 => k_buf_2_val_4_U_n_9,
      I2 => \ce1253_out__1\,
      O => Sobel_U0_p_src_data_stream_0_V_read
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => \ap_NS_fsm3__18\,
      I2 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      I4 => img_1_data_stream_0_full_n,
      O => \^srl_sig_reg[0][0]\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => \ap_NS_fsm3__18\,
      I2 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      I4 => img_1_data_stream_2_full_n,
      O => \^srl_sig_reg[0][0]_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => \ap_NS_fsm3__18\,
      I2 => ap_pipeline_reg_pp0_iter1_or_cond_i_reg_2685,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      I4 => img_1_data_stream_1_full_n,
      O => \^srl_sig_reg[0][0]_1\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808080808080"
    )
        port map (
      I0 => \^d\(0),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => Sobel_U0_ap_start,
      I3 => start_control_reg,
      I4 => AXIvideo2Mat_U0_ap_start,
      I5 => start_for_Sobel_U0_full_n,
      O => mOutPtr110_out
    );
\or_cond_i_i_reg_2637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => k_buf_2_val_5_U_n_30,
      Q => or_cond_i_i_reg_2637,
      R => '0'
    );
\or_cond_i_reg_2685[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_18_in,
      I1 => exitcond_fu_866_p2,
      O => \or_cond_i_reg_2685[0]_i_1_n_0\
    );
\or_cond_i_reg_2685[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \or_cond_i_reg_2685[0]_i_3_n_0\,
      I1 => \or_cond_i_reg_2685[0]_i_4_n_0\,
      I2 => \p_027_0_i_reg_524_reg__0__0\(4),
      I3 => \p_027_0_i_reg_524_reg__0__0\(3),
      I4 => \p_027_0_i_reg_524_reg__0__0\(8),
      I5 => icmp_reg_2577,
      O => or_cond_i_fu_1025_p2
    );
\or_cond_i_reg_2685[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(7),
      I1 => \p_027_0_i_reg_524_reg__0__0\(9),
      I2 => \p_027_0_i_reg_524_reg__0__0\(5),
      I3 => \p_027_0_i_reg_524_reg__0__0\(6),
      O => \or_cond_i_reg_2685[0]_i_3_n_0\
    );
\or_cond_i_reg_2685[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(2),
      I1 => \p_027_0_i_reg_524_reg__0__0\(1),
      O => \or_cond_i_reg_2685[0]_i_4_n_0\
    );
\or_cond_i_reg_2685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \or_cond_i_reg_2685[0]_i_1_n_0\,
      D => or_cond_i_fu_1025_p2,
      Q => or_cond_i_reg_2685,
      R => '0'
    );
\p_014_0_i_reg_513[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tmp_5_reg_502(0),
      I1 => tmp_5_reg_502(1),
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state7,
      O => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(0),
      Q => \p_014_0_i_reg_513_reg_n_0_[0]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(1),
      Q => \p_014_0_i_reg_513_reg_n_0_[1]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(2),
      Q => \p_014_0_i_reg_513_reg_n_0_[2]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(3),
      Q => \p_014_0_i_reg_513_reg_n_0_[3]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(4),
      Q => \p_014_0_i_reg_513_reg_n_0_[4]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(5),
      Q => \p_014_0_i_reg_513_reg_n_0_[5]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(6),
      Q => \p_014_0_i_reg_513_reg_n_0_[6]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(7),
      Q => \p_014_0_i_reg_513_reg_n_0_[7]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(8),
      Q => \p_014_0_i_reg_513_reg_n_0_[8]\,
      R => p_014_0_i_reg_513
    );
\p_014_0_i_reg_513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_2563(9),
      Q => \p_014_0_i_reg_513_reg_n_0_[9]\,
      R => p_014_0_i_reg_513
    );
\p_027_0_i_reg_524[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0\(0),
      O => \p_027_0_i_reg_524[0]_i_1_n_0\
    );
\p_027_0_i_reg_524[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0\(0),
      I1 => \p_027_0_i_reg_524_reg__0__0\(1),
      O => \p_027_0_i_reg_524[1]_i_1_n_0\
    );
\p_027_0_i_reg_524[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0\(0),
      I1 => \p_027_0_i_reg_524_reg__0__0\(1),
      I2 => \p_027_0_i_reg_524_reg__0__0\(2),
      O => j_V_fu_871_p2(2)
    );
\p_027_0_i_reg_524[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(1),
      I1 => \p_027_0_i_reg_524_reg__0\(0),
      I2 => \p_027_0_i_reg_524_reg__0__0\(2),
      I3 => \p_027_0_i_reg_524_reg__0__0\(3),
      O => j_V_fu_871_p2(3)
    );
\p_027_0_i_reg_524[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(2),
      I1 => \p_027_0_i_reg_524_reg__0\(0),
      I2 => \p_027_0_i_reg_524_reg__0__0\(1),
      I3 => \p_027_0_i_reg_524_reg__0__0\(3),
      I4 => \p_027_0_i_reg_524_reg__0__0\(4),
      O => j_V_fu_871_p2(4)
    );
\p_027_0_i_reg_524[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(3),
      I1 => \p_027_0_i_reg_524_reg__0__0\(1),
      I2 => \p_027_0_i_reg_524_reg__0\(0),
      I3 => \p_027_0_i_reg_524_reg__0__0\(2),
      I4 => \p_027_0_i_reg_524_reg__0__0\(4),
      I5 => \p_027_0_i_reg_524_reg__0__0\(5),
      O => j_V_fu_871_p2(5)
    );
\p_027_0_i_reg_524[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_027_0_i_reg_524[9]_i_4_n_0\,
      I1 => \p_027_0_i_reg_524_reg__0__0\(6),
      O => j_V_fu_871_p2(6)
    );
\p_027_0_i_reg_524[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \p_027_0_i_reg_524[9]_i_4_n_0\,
      I1 => \p_027_0_i_reg_524_reg__0__0\(6),
      I2 => \p_027_0_i_reg_524_reg__0__0\(7),
      O => j_V_fu_871_p2(7)
    );
\p_027_0_i_reg_524[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(6),
      I1 => \p_027_0_i_reg_524[9]_i_4_n_0\,
      I2 => \p_027_0_i_reg_524_reg__0__0\(7),
      I3 => \p_027_0_i_reg_524_reg__0__0\(8),
      O => j_V_fu_871_p2(8)
    );
\p_027_0_i_reg_524[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000700"
    )
        port map (
      I0 => p_18_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond1_fu_645_p2_carry_n_0,
      I3 => ap_CS_fsm_state3,
      I4 => exitcond_fu_866_p2,
      O => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_18_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_fu_866_p2,
      O => \p_027_0_i_reg_524[9]_i_2_n_0\
    );
\p_027_0_i_reg_524[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(7),
      I1 => \p_027_0_i_reg_524[9]_i_4_n_0\,
      I2 => \p_027_0_i_reg_524_reg__0__0\(6),
      I3 => \p_027_0_i_reg_524_reg__0__0\(8),
      I4 => \p_027_0_i_reg_524_reg__0__0\(9),
      O => j_V_fu_871_p2(9)
    );
\p_027_0_i_reg_524[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(5),
      I1 => \p_027_0_i_reg_524_reg__0__0\(3),
      I2 => \p_027_0_i_reg_524_reg__0__0\(1),
      I3 => \p_027_0_i_reg_524_reg__0\(0),
      I4 => \p_027_0_i_reg_524_reg__0__0\(2),
      I5 => \p_027_0_i_reg_524_reg__0__0\(4),
      O => \p_027_0_i_reg_524[9]_i_4_n_0\
    );
\p_027_0_i_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => \p_027_0_i_reg_524[0]_i_1_n_0\,
      Q => \p_027_0_i_reg_524_reg__0\(0),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => \p_027_0_i_reg_524[1]_i_1_n_0\,
      Q => \p_027_0_i_reg_524_reg__0__0\(1),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(2),
      Q => \p_027_0_i_reg_524_reg__0__0\(2),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(3),
      Q => \p_027_0_i_reg_524_reg__0__0\(3),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(4),
      Q => \p_027_0_i_reg_524_reg__0__0\(4),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(5),
      Q => \p_027_0_i_reg_524_reg__0__0\(5),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(6),
      Q => \p_027_0_i_reg_524_reg__0__0\(6),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(7),
      Q => \p_027_0_i_reg_524_reg__0__0\(7),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(8),
      Q => \p_027_0_i_reg_524_reg__0__0\(8),
      R => p_027_0_i_reg_524
    );
\p_027_0_i_reg_524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \p_027_0_i_reg_524[9]_i_2_n_0\,
      D => j_V_fu_871_p2(9),
      Q => \p_027_0_i_reg_524_reg__0__0\(9),
      R => p_027_0_i_reg_524
    );
\p_Val2_1_fu_1355_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_1_fu_1355_p2__1_carry_n_0\,
      CO(2) => \p_Val2_1_fu_1355_p2__1_carry_n_1\,
      CO(1) => \p_Val2_1_fu_1355_p2__1_carry_n_2\,
      CO(0) => \p_Val2_1_fu_1355_p2__1_carry_n_3\,
      CYINIT => p_Val2_5_0_0_2_fu_1221_p2_carry_n_7,
      DI(3) => k_buf_0_val_5_U_n_45,
      DI(2) => k_buf_0_val_5_U_n_46,
      DI(1) => k_buf_0_val_5_U_n_47,
      DI(0) => k_buf_0_val_5_U_n_48,
      O(3) => \p_Val2_1_fu_1355_p2__1_carry_n_4\,
      O(2) => \p_Val2_1_fu_1355_p2__1_carry_n_5\,
      O(1) => \p_Val2_1_fu_1355_p2__1_carry_n_6\,
      O(0) => \p_Val2_1_fu_1355_p2__1_carry_n_7\,
      S(3) => k_buf_0_val_5_U_n_61,
      S(2) => k_buf_0_val_5_U_n_62,
      S(1) => k_buf_0_val_5_U_n_63,
      S(0) => k_buf_0_val_5_U_n_64
    );
\p_Val2_1_fu_1355_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1355_p2__1_carry_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_1_fu_1355_p2__1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_1_fu_1355_p2__1_carry__0_n_2\,
      CO(0) => \p_Val2_1_fu_1355_p2__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => k_buf_0_val_5_U_n_52,
      DI(0) => k_buf_0_val_5_U_n_53,
      O(3) => \NLW_p_Val2_1_fu_1355_p2__1_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_Val2_1_fu_1355_p2__1_carry__0_n_5\,
      O(1) => \p_Val2_1_fu_1355_p2__1_carry__0_n_6\,
      O(0) => \p_Val2_1_fu_1355_p2__1_carry__0_n_7\,
      S(3) => '0',
      S(2) => k_buf_0_val_5_U_n_49,
      S(1) => k_buf_0_val_5_U_n_50,
      S(0) => k_buf_0_val_5_U_n_51
    );
\p_Val2_1_fu_1355_p2__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_1_fu_1355_p2__21_carry_n_0\,
      CO(2) => \p_Val2_1_fu_1355_p2__21_carry_n_1\,
      CO(1) => \p_Val2_1_fu_1355_p2__21_carry_n_2\,
      CO(0) => \p_Val2_1_fu_1355_p2__21_carry_n_3\,
      CYINIT => '1',
      DI(3) => k_buf_0_val_5_U_n_65,
      DI(2) => k_buf_0_val_5_U_n_66,
      DI(1) => k_buf_0_val_5_U_n_67,
      DI(0) => '1',
      O(3 downto 0) => p_Val2_1_fu_1355_p2(3 downto 0),
      S(3) => k_buf_0_val_5_U_n_68,
      S(2) => k_buf_0_val_5_U_n_69,
      S(1) => k_buf_0_val_5_U_n_70,
      S(0) => k_buf_0_val_5_U_n_71
    );
\p_Val2_1_fu_1355_p2__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1355_p2__21_carry_n_0\,
      CO(3) => \NLW_p_Val2_1_fu_1355_p2__21_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_1_fu_1355_p2__21_carry__0_n_1\,
      CO(1) => \p_Val2_1_fu_1355_p2__21_carry__0_n_2\,
      CO(0) => \p_Val2_1_fu_1355_p2__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => k_buf_0_val_5_U_n_58,
      DI(1) => k_buf_0_val_5_U_n_59,
      DI(0) => k_buf_0_val_5_U_n_60,
      O(3 downto 0) => p_Val2_1_fu_1355_p2(7 downto 4),
      S(3) => k_buf_0_val_5_U_n_54,
      S(2) => k_buf_0_val_5_U_n_55,
      S(1) => k_buf_0_val_5_U_n_56,
      S(0) => k_buf_0_val_5_U_n_57
    );
\p_Val2_1_reg_2731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(0),
      Q => p_Val2_1_reg_2731(0),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(1),
      Q => p_Val2_1_reg_2731(1),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(2),
      Q => p_Val2_1_reg_2731(2),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(3),
      Q => p_Val2_1_reg_2731(3),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(4),
      Q => p_Val2_1_reg_2731(4),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(5),
      Q => p_Val2_1_reg_2731(5),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(6),
      Q => p_Val2_1_reg_2731(6),
      R => '0'
    );
\p_Val2_1_reg_2731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_1_fu_1355_p2(7),
      Q => p_Val2_1_reg_2731(7),
      R => '0'
    );
\p_Val2_2_fu_1323_p2__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_2_fu_1323_p2__25_carry_n_0\,
      CO(2) => \p_Val2_2_fu_1323_p2__25_carry_n_1\,
      CO(1) => \p_Val2_2_fu_1323_p2__25_carry_n_2\,
      CO(0) => \p_Val2_2_fu_1323_p2__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => k_buf_0_val_5_U_n_0,
      DI(2) => k_buf_0_val_5_U_n_1,
      DI(1) => k_buf_0_val_5_U_n_2,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Val2_2_fu_1323_p2__25_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => k_buf_0_val_5_U_n_72,
      S(2) => k_buf_0_val_5_U_n_73,
      S(1) => k_buf_0_val_5_U_n_74,
      S(0) => k_buf_0_val_5_U_n_75
    );
\p_Val2_2_fu_1323_p2__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_1323_p2__25_carry_n_0\,
      CO(3) => \p_Val2_2_fu_1323_p2__25_carry__0_n_0\,
      CO(2) => \p_Val2_2_fu_1323_p2__25_carry__0_n_1\,
      CO(1) => \p_Val2_2_fu_1323_p2__25_carry__0_n_2\,
      CO(0) => \p_Val2_2_fu_1323_p2__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => k_buf_0_val_5_U_n_11,
      DI(2) => k_buf_0_val_5_U_n_12,
      DI(1) => k_buf_0_val_5_U_n_13,
      DI(0) => k_buf_0_val_5_U_n_14,
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_p_Val2_2_fu_1323_p2__25_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => k_buf_0_val_5_U_n_40,
      S(2) => k_buf_0_val_5_U_n_41,
      S(1) => k_buf_0_val_5_U_n_42,
      S(0) => k_buf_0_val_5_U_n_43
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(5),
      I1 => p_shl_cast_fu_1239_p1(3),
      I2 => p_shl_cast_fu_1239_p1(1),
      I3 => p_shl_cast_fu_1239_p1(2),
      I4 => p_shl_cast_fu_1239_p1(4),
      I5 => tmp51_cast_fu_1313_p1(5),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_13_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(3),
      I1 => p_shl_cast_fu_1239_p1(1),
      I2 => p_shl_cast_fu_1239_p1(2),
      I3 => p_shl_cast_fu_1239_p1(4),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_14_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(4),
      I1 => p_shl_cast_fu_1239_p1(2),
      I2 => p_shl_cast_fu_1239_p1(1),
      I3 => p_shl_cast_fu_1239_p1(3),
      I4 => tmp51_cast_fu_1313_p1(4),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_15_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(2),
      I1 => p_shl_cast_fu_1239_p1(1),
      I2 => p_shl_cast_fu_1239_p1(3),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_16_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(8),
      I1 => \p_Val2_2_fu_1323_p2__25_carry__1_i_4_n_0\,
      I2 => p_shl_cast_fu_1239_p1(7),
      I3 => tmp51_cast_fu_1313_p1(8),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_17_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(5),
      I1 => p_shl_cast_fu_1239_p1(3),
      I2 => p_shl_cast_fu_1239_p1(1),
      I3 => p_shl_cast_fu_1239_p1(2),
      I4 => p_shl_cast_fu_1239_p1(4),
      I5 => p_shl_cast_fu_1239_p1(6),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_21_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(4),
      I1 => p_shl_cast_fu_1239_p1(2),
      I2 => p_shl_cast_fu_1239_p1(1),
      I3 => p_shl_cast_fu_1239_p1(3),
      I4 => p_shl_cast_fu_1239_p1(5),
      O => \p_Val2_2_fu_1323_p2__25_carry__0_i_22_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_1323_p2__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_2_fu_1323_p2__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_2_fu_1323_p2__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => k_buf_0_val_5_U_n_15,
      O(3 downto 2) => \NLW_p_Val2_2_fu_1323_p2__25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(2 downto 1),
      S(3 downto 2) => B"00",
      S(1) => \p_Val2_2_fu_1323_p2__25_carry__1_i_2_n_0\,
      S(0) => k_buf_0_val_5_U_n_44
    );
\p_Val2_2_fu_1323_p2__25_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF7FF"
    )
        port map (
      I0 => tmp51_cast_fu_1313_p1(8),
      I1 => \p_Val2_2_fu_1323_p2_carry__1_n_2\,
      I2 => p_shl_cast_fu_1239_p1(7),
      I3 => \p_Val2_2_fu_1323_p2__25_carry__1_i_4_n_0\,
      I4 => p_shl_cast_fu_1239_p1(8),
      O => \p_Val2_2_fu_1323_p2__25_carry__1_i_2_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(5),
      I1 => p_shl_cast_fu_1239_p1(3),
      I2 => p_shl_cast_fu_1239_p1(1),
      I3 => p_shl_cast_fu_1239_p1(2),
      I4 => p_shl_cast_fu_1239_p1(4),
      I5 => p_shl_cast_fu_1239_p1(6),
      O => \p_Val2_2_fu_1323_p2__25_carry__1_i_4_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_Val2_2_fu_1323_p2__25_carry__1_i_4_n_0\,
      I1 => p_shl_cast_fu_1239_p1(7),
      O => \p_Val2_2_fu_1323_p2__25_carry__1_i_5_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(3),
      I1 => p_shl_cast_fu_1239_p1(1),
      I2 => p_shl_cast_fu_1239_p1(2),
      I3 => tmp51_cast_fu_1313_p1(3),
      O => \p_Val2_2_fu_1323_p2__25_carry_i_8_n_0\
    );
\p_Val2_2_fu_1323_p2__25_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl_cast_fu_1239_p1(1),
      I1 => p_shl_cast_fu_1239_p1(2),
      O => \p_Val2_2_fu_1323_p2__25_carry_i_9_n_0\
    );
p_Val2_2_fu_1323_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_2_fu_1323_p2_carry_n_0,
      CO(2) => p_Val2_2_fu_1323_p2_carry_n_1,
      CO(1) => p_Val2_2_fu_1323_p2_carry_n_2,
      CO(0) => p_Val2_2_fu_1323_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_4,
      DI(2) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_5,
      DI(1) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_6,
      DI(0) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_7,
      O(3 downto 0) => tmp51_cast_fu_1313_p1(3 downto 0),
      S(3) => k_buf_0_val_5_U_n_32,
      S(2) => k_buf_0_val_5_U_n_33,
      S(1) => k_buf_0_val_5_U_n_34,
      S(0) => k_buf_0_val_5_U_n_35
    );
\p_Val2_2_fu_1323_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_2_fu_1323_p2_carry_n_0,
      CO(3) => \p_Val2_2_fu_1323_p2_carry__0_n_0\,
      CO(2) => \p_Val2_2_fu_1323_p2_carry__0_n_1\,
      CO(1) => \p_Val2_2_fu_1323_p2_carry__0_n_2\,
      CO(0) => \p_Val2_2_fu_1323_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_4\,
      DI(2) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_5\,
      DI(1) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_6\,
      DI(0) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_7\,
      O(3 downto 0) => tmp51_cast_fu_1313_p1(7 downto 4),
      S(3) => k_buf_0_val_5_U_n_36,
      S(2) => k_buf_0_val_5_U_n_37,
      S(1) => k_buf_0_val_5_U_n_38,
      S(0) => k_buf_0_val_5_U_n_39
    );
\p_Val2_2_fu_1323_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_1323_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_2_fu_1323_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_2_fu_1323_p2_carry__1_n_2\,
      CO(0) => \NLW_p_Val2_2_fu_1323_p2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_Val2_2_fu_1323_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp51_cast_fu_1313_p1(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Val2_5_0_0_2_fu_1221_p2_carry__1_n_7\
    );
\p_Val2_3_fu_1687_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_3_fu_1687_p2__1_carry_n_0\,
      CO(2) => \p_Val2_3_fu_1687_p2__1_carry_n_1\,
      CO(1) => \p_Val2_3_fu_1687_p2__1_carry_n_2\,
      CO(0) => \p_Val2_3_fu_1687_p2__1_carry_n_3\,
      CYINIT => p_Val2_5_1_0_2_fu_1553_p2_carry_n_7,
      DI(3) => k_buf_1_val_5_U_n_45,
      DI(2) => k_buf_1_val_5_U_n_46,
      DI(1) => k_buf_1_val_5_U_n_47,
      DI(0) => k_buf_1_val_5_U_n_48,
      O(3) => \p_Val2_3_fu_1687_p2__1_carry_n_4\,
      O(2) => \p_Val2_3_fu_1687_p2__1_carry_n_5\,
      O(1) => \p_Val2_3_fu_1687_p2__1_carry_n_6\,
      O(0) => \p_Val2_3_fu_1687_p2__1_carry_n_7\,
      S(3) => k_buf_1_val_5_U_n_61,
      S(2) => k_buf_1_val_5_U_n_62,
      S(1) => k_buf_1_val_5_U_n_63,
      S(0) => k_buf_1_val_5_U_n_64
    );
\p_Val2_3_fu_1687_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_3_fu_1687_p2__1_carry_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_3_fu_1687_p2__1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_3_fu_1687_p2__1_carry__0_n_2\,
      CO(0) => \p_Val2_3_fu_1687_p2__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => k_buf_1_val_5_U_n_52,
      DI(0) => k_buf_1_val_5_U_n_53,
      O(3) => \NLW_p_Val2_3_fu_1687_p2__1_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_Val2_3_fu_1687_p2__1_carry__0_n_5\,
      O(1) => \p_Val2_3_fu_1687_p2__1_carry__0_n_6\,
      O(0) => \p_Val2_3_fu_1687_p2__1_carry__0_n_7\,
      S(3) => '0',
      S(2) => k_buf_1_val_5_U_n_49,
      S(1) => k_buf_1_val_5_U_n_50,
      S(0) => k_buf_1_val_5_U_n_51
    );
\p_Val2_3_fu_1687_p2__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_3_fu_1687_p2__21_carry_n_0\,
      CO(2) => \p_Val2_3_fu_1687_p2__21_carry_n_1\,
      CO(1) => \p_Val2_3_fu_1687_p2__21_carry_n_2\,
      CO(0) => \p_Val2_3_fu_1687_p2__21_carry_n_3\,
      CYINIT => '1',
      DI(3) => k_buf_1_val_5_U_n_65,
      DI(2) => k_buf_1_val_5_U_n_66,
      DI(1) => k_buf_1_val_5_U_n_67,
      DI(0) => '1',
      O(3 downto 0) => p_Val2_3_fu_1687_p2(3 downto 0),
      S(3) => k_buf_1_val_5_U_n_68,
      S(2) => k_buf_1_val_5_U_n_69,
      S(1) => k_buf_1_val_5_U_n_70,
      S(0) => k_buf_1_val_5_U_n_71
    );
\p_Val2_3_fu_1687_p2__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_3_fu_1687_p2__21_carry_n_0\,
      CO(3) => \NLW_p_Val2_3_fu_1687_p2__21_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_3_fu_1687_p2__21_carry__0_n_1\,
      CO(1) => \p_Val2_3_fu_1687_p2__21_carry__0_n_2\,
      CO(0) => \p_Val2_3_fu_1687_p2__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => k_buf_1_val_5_U_n_58,
      DI(1) => k_buf_1_val_5_U_n_59,
      DI(0) => k_buf_1_val_5_U_n_60,
      O(3 downto 0) => p_Val2_3_fu_1687_p2(7 downto 4),
      S(3) => k_buf_1_val_5_U_n_54,
      S(2) => k_buf_1_val_5_U_n_55,
      S(1) => k_buf_1_val_5_U_n_56,
      S(0) => k_buf_1_val_5_U_n_57
    );
\p_Val2_3_reg_2747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(0),
      Q => p_Val2_3_reg_2747(0),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(1),
      Q => p_Val2_3_reg_2747(1),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(2),
      Q => p_Val2_3_reg_2747(2),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(3),
      Q => p_Val2_3_reg_2747(3),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(4),
      Q => p_Val2_3_reg_2747(4),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(5),
      Q => p_Val2_3_reg_2747(5),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(6),
      Q => p_Val2_3_reg_2747(6),
      R => '0'
    );
\p_Val2_3_reg_2747_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_3_fu_1687_p2(7),
      Q => p_Val2_3_reg_2747(7),
      R => '0'
    );
p_Val2_5_0_0_2_fu_1221_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_0,
      CO(2) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_1,
      CO(1) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_2,
      CO(0) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => tmp_131_0_0_2_cast_fu_1217_p1(3 downto 0),
      O(3) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_4,
      O(2) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_5,
      O(1) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_6,
      O(0) => p_Val2_5_0_0_2_fu_1221_p2_carry_n_7,
      S(3) => k_buf_0_val_4_U_n_24,
      S(2) => k_buf_0_val_4_U_n_25,
      S(1) => k_buf_0_val_4_U_n_26,
      S(0) => k_buf_0_val_4_U_n_27
    );
\p_Val2_5_0_0_2_fu_1221_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_0_0_2_fu_1221_p2_carry_n_0,
      CO(3) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_0\,
      CO(2) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_1\,
      CO(1) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_2\,
      CO(0) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_131_0_0_2_cast_fu_1217_p1(7 downto 4),
      O(3) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_4\,
      O(2) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_5\,
      O(1) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_6\,
      O(0) => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_7\,
      S(3) => k_buf_0_val_4_U_n_28,
      S(2) => k_buf_0_val_4_U_n_29,
      S(1) => k_buf_0_val_4_U_n_30,
      S(0) => k_buf_0_val_4_U_n_31
    );
\p_Val2_5_0_0_2_fu_1221_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_0_0_2_fu_1221_p2_carry__0_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_5_0_0_2_fu_1221_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_5_0_0_2_fu_1221_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Val2_5_0_0_2_fu_1221_p2_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
p_Val2_5_1_0_2_fu_1553_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_0,
      CO(2) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_1,
      CO(1) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_2,
      CO(0) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => tmp_131_1_0_2_cast_fu_1549_p1(3 downto 0),
      O(3) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_4,
      O(2) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_5,
      O(1) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_6,
      O(0) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_7,
      S(3) => k_buf_1_val_4_U_n_28,
      S(2) => k_buf_1_val_4_U_n_29,
      S(1) => k_buf_1_val_4_U_n_30,
      S(0) => k_buf_1_val_4_U_n_31
    );
\p_Val2_5_1_0_2_fu_1553_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_1_0_2_fu_1553_p2_carry_n_0,
      CO(3) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_0\,
      CO(2) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_1\,
      CO(1) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_2\,
      CO(0) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_131_1_0_2_cast_fu_1549_p1(7 downto 4),
      O(3) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_4\,
      O(2) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_5\,
      O(1) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_6\,
      O(0) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_7\,
      S(3) => k_buf_1_val_4_U_n_24,
      S(2) => k_buf_1_val_4_U_n_25,
      S(1) => k_buf_1_val_4_U_n_26,
      S(0) => k_buf_1_val_4_U_n_27
    );
\p_Val2_5_1_0_2_fu_1553_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_5_1_0_2_fu_1553_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_5_1_0_2_fu_1553_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Val2_5_1_0_2_fu_1553_p2_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
p_Val2_5_2_0_2_fu_1867_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_0,
      CO(2) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_1,
      CO(1) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_2,
      CO(0) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => tmp_131_2_0_2_cast_fu_1863_p1(3 downto 0),
      O(3) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_4,
      O(2) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_5,
      O(1) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_6,
      O(0) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_7,
      S(3) => k_buf_2_val_4_U_n_33,
      S(2) => k_buf_2_val_4_U_n_34,
      S(1) => k_buf_2_val_4_U_n_35,
      S(0) => k_buf_2_val_4_U_n_36
    );
\p_Val2_5_2_0_2_fu_1867_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_2_0_2_fu_1867_p2_carry_n_0,
      CO(3) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_0\,
      CO(2) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_1\,
      CO(1) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_2\,
      CO(0) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_131_2_0_2_cast_fu_1863_p1(7 downto 4),
      O(3) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_4\,
      O(2) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_5\,
      O(1) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_6\,
      O(0) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_7\,
      S(3) => k_buf_2_val_4_U_n_29,
      S(2) => k_buf_2_val_4_U_n_30,
      S(1) => k_buf_2_val_4_U_n_31,
      S(0) => k_buf_2_val_4_U_n_32
    );
\p_Val2_5_2_0_2_fu_1867_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_5_2_0_2_fu_1867_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_5_2_0_2_fu_1867_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Val2_5_2_0_2_fu_1867_p2_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
\p_Val2_5_fu_1655_p2__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_5_fu_1655_p2__25_carry_n_0\,
      CO(2) => \p_Val2_5_fu_1655_p2__25_carry_n_1\,
      CO(1) => \p_Val2_5_fu_1655_p2__25_carry_n_2\,
      CO(0) => \p_Val2_5_fu_1655_p2__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => k_buf_1_val_5_U_n_0,
      DI(2) => k_buf_1_val_5_U_n_1,
      DI(1) => k_buf_1_val_5_U_n_2,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Val2_5_fu_1655_p2__25_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => k_buf_1_val_5_U_n_72,
      S(2) => k_buf_1_val_5_U_n_73,
      S(1) => k_buf_1_val_5_U_n_74,
      S(0) => k_buf_1_val_5_U_n_75
    );
\p_Val2_5_fu_1655_p2__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_1655_p2__25_carry_n_0\,
      CO(3) => \p_Val2_5_fu_1655_p2__25_carry__0_n_0\,
      CO(2) => \p_Val2_5_fu_1655_p2__25_carry__0_n_1\,
      CO(1) => \p_Val2_5_fu_1655_p2__25_carry__0_n_2\,
      CO(0) => \p_Val2_5_fu_1655_p2__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => k_buf_1_val_5_U_n_11,
      DI(2) => k_buf_1_val_5_U_n_12,
      DI(1) => k_buf_1_val_5_U_n_13,
      DI(0) => k_buf_1_val_5_U_n_14,
      O(3) => p_Val2_5_fu_1655_p2(8),
      O(2 downto 0) => \NLW_p_Val2_5_fu_1655_p2__25_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => k_buf_1_val_5_U_n_40,
      S(2) => k_buf_1_val_5_U_n_41,
      S(1) => k_buf_1_val_5_U_n_42,
      S(0) => k_buf_1_val_5_U_n_43
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(5),
      I1 => p_shl1_cast_fu_1571_p1(3),
      I2 => p_shl1_cast_fu_1571_p1(1),
      I3 => p_shl1_cast_fu_1571_p1(2),
      I4 => p_shl1_cast_fu_1571_p1(4),
      I5 => tmp59_fu_1639_p2(5),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_13_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(3),
      I1 => p_shl1_cast_fu_1571_p1(1),
      I2 => p_shl1_cast_fu_1571_p1(2),
      I3 => p_shl1_cast_fu_1571_p1(4),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_14_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(4),
      I1 => p_shl1_cast_fu_1571_p1(2),
      I2 => p_shl1_cast_fu_1571_p1(1),
      I3 => p_shl1_cast_fu_1571_p1(3),
      I4 => tmp59_fu_1639_p2(4),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_15_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(2),
      I1 => p_shl1_cast_fu_1571_p1(1),
      I2 => p_shl1_cast_fu_1571_p1(3),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_16_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(8),
      I1 => \p_Val2_5_fu_1655_p2__25_carry__1_i_4_n_0\,
      I2 => p_shl1_cast_fu_1571_p1(7),
      I3 => tmp59_fu_1639_p2(8),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_17_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(5),
      I1 => p_shl1_cast_fu_1571_p1(3),
      I2 => p_shl1_cast_fu_1571_p1(1),
      I3 => p_shl1_cast_fu_1571_p1(2),
      I4 => p_shl1_cast_fu_1571_p1(4),
      I5 => p_shl1_cast_fu_1571_p1(6),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_21_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(4),
      I1 => p_shl1_cast_fu_1571_p1(2),
      I2 => p_shl1_cast_fu_1571_p1(1),
      I3 => p_shl1_cast_fu_1571_p1(3),
      I4 => p_shl1_cast_fu_1571_p1(5),
      O => \p_Val2_5_fu_1655_p2__25_carry__0_i_22_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_1655_p2__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_5_fu_1655_p2__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_5_fu_1655_p2__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => k_buf_1_val_5_U_n_15,
      O(3 downto 2) => \NLW_p_Val2_5_fu_1655_p2__25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_5_fu_1655_p2(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \p_Val2_5_fu_1655_p2__25_carry__1_i_2_n_0\,
      S(0) => k_buf_1_val_5_U_n_44
    );
\p_Val2_5_fu_1655_p2__25_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF7FF"
    )
        port map (
      I0 => tmp59_fu_1639_p2(8),
      I1 => \p_Val2_5_fu_1655_p2_carry__1_n_2\,
      I2 => p_shl1_cast_fu_1571_p1(7),
      I3 => \p_Val2_5_fu_1655_p2__25_carry__1_i_4_n_0\,
      I4 => p_shl1_cast_fu_1571_p1(8),
      O => \p_Val2_5_fu_1655_p2__25_carry__1_i_2_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(5),
      I1 => p_shl1_cast_fu_1571_p1(3),
      I2 => p_shl1_cast_fu_1571_p1(1),
      I3 => p_shl1_cast_fu_1571_p1(2),
      I4 => p_shl1_cast_fu_1571_p1(4),
      I5 => p_shl1_cast_fu_1571_p1(6),
      O => \p_Val2_5_fu_1655_p2__25_carry__1_i_4_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_Val2_5_fu_1655_p2__25_carry__1_i_4_n_0\,
      I1 => p_shl1_cast_fu_1571_p1(7),
      O => \p_Val2_5_fu_1655_p2__25_carry__1_i_5_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(3),
      I1 => p_shl1_cast_fu_1571_p1(1),
      I2 => p_shl1_cast_fu_1571_p1(2),
      I3 => tmp59_fu_1639_p2(3),
      O => \p_Val2_5_fu_1655_p2__25_carry_i_8_n_0\
    );
\p_Val2_5_fu_1655_p2__25_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl1_cast_fu_1571_p1(1),
      I1 => p_shl1_cast_fu_1571_p1(2),
      O => \p_Val2_5_fu_1655_p2__25_carry_i_9_n_0\
    );
p_Val2_5_fu_1655_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_fu_1655_p2_carry_n_0,
      CO(2) => p_Val2_5_fu_1655_p2_carry_n_1,
      CO(1) => p_Val2_5_fu_1655_p2_carry_n_2,
      CO(0) => p_Val2_5_fu_1655_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_4,
      DI(2) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_5,
      DI(1) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_6,
      DI(0) => p_Val2_5_1_0_2_fu_1553_p2_carry_n_7,
      O(3 downto 0) => tmp59_fu_1639_p2(3 downto 0),
      S(3) => k_buf_1_val_5_U_n_32,
      S(2) => k_buf_1_val_5_U_n_33,
      S(1) => k_buf_1_val_5_U_n_34,
      S(0) => k_buf_1_val_5_U_n_35
    );
\p_Val2_5_fu_1655_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_fu_1655_p2_carry_n_0,
      CO(3) => \p_Val2_5_fu_1655_p2_carry__0_n_0\,
      CO(2) => \p_Val2_5_fu_1655_p2_carry__0_n_1\,
      CO(1) => \p_Val2_5_fu_1655_p2_carry__0_n_2\,
      CO(0) => \p_Val2_5_fu_1655_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_4\,
      DI(2) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_5\,
      DI(1) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_6\,
      DI(0) => \p_Val2_5_1_0_2_fu_1553_p2_carry__0_n_7\,
      O(3 downto 0) => tmp59_fu_1639_p2(7 downto 4),
      S(3) => k_buf_1_val_5_U_n_36,
      S(2) => k_buf_1_val_5_U_n_37,
      S(1) => k_buf_1_val_5_U_n_38,
      S(0) => k_buf_1_val_5_U_n_39
    );
\p_Val2_5_fu_1655_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_1655_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_5_fu_1655_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_5_fu_1655_p2_carry__1_n_2\,
      CO(0) => \NLW_p_Val2_5_fu_1655_p2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_Val2_5_fu_1655_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp59_fu_1639_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Val2_5_1_0_2_fu_1553_p2_carry__1_n_7\
    );
\p_Val2_6_fu_2001_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_fu_2001_p2__1_carry_n_0\,
      CO(2) => \p_Val2_6_fu_2001_p2__1_carry_n_1\,
      CO(1) => \p_Val2_6_fu_2001_p2__1_carry_n_2\,
      CO(0) => \p_Val2_6_fu_2001_p2__1_carry_n_3\,
      CYINIT => p_Val2_5_2_0_2_fu_1867_p2_carry_n_7,
      DI(3) => k_buf_2_val_5_U_n_70,
      DI(2) => k_buf_2_val_5_U_n_71,
      DI(1) => k_buf_2_val_5_U_n_72,
      DI(0) => k_buf_2_val_5_U_n_73,
      O(3) => \p_Val2_6_fu_2001_p2__1_carry_n_4\,
      O(2) => \p_Val2_6_fu_2001_p2__1_carry_n_5\,
      O(1) => \p_Val2_6_fu_2001_p2__1_carry_n_6\,
      O(0) => \p_Val2_6_fu_2001_p2__1_carry_n_7\,
      S(3) => k_buf_2_val_5_U_n_86,
      S(2) => k_buf_2_val_5_U_n_87,
      S(1) => k_buf_2_val_5_U_n_88,
      S(0) => k_buf_2_val_5_U_n_89
    );
\p_Val2_6_fu_2001_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_fu_2001_p2__1_carry_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_6_fu_2001_p2__1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_6_fu_2001_p2__1_carry__0_n_2\,
      CO(0) => \p_Val2_6_fu_2001_p2__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => k_buf_2_val_5_U_n_77,
      DI(0) => k_buf_2_val_5_U_n_78,
      O(3) => \NLW_p_Val2_6_fu_2001_p2__1_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_Val2_6_fu_2001_p2__1_carry__0_n_5\,
      O(1) => \p_Val2_6_fu_2001_p2__1_carry__0_n_6\,
      O(0) => \p_Val2_6_fu_2001_p2__1_carry__0_n_7\,
      S(3) => '0',
      S(2) => k_buf_2_val_5_U_n_74,
      S(1) => k_buf_2_val_5_U_n_75,
      S(0) => k_buf_2_val_5_U_n_76
    );
\p_Val2_6_fu_2001_p2__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_6_fu_2001_p2__21_carry_n_0\,
      CO(2) => \p_Val2_6_fu_2001_p2__21_carry_n_1\,
      CO(1) => \p_Val2_6_fu_2001_p2__21_carry_n_2\,
      CO(0) => \p_Val2_6_fu_2001_p2__21_carry_n_3\,
      CYINIT => '1',
      DI(3) => k_buf_2_val_5_U_n_90,
      DI(2) => k_buf_2_val_5_U_n_91,
      DI(1) => k_buf_2_val_5_U_n_92,
      DI(0) => '1',
      O(3 downto 0) => p_Val2_6_fu_2001_p2(3 downto 0),
      S(3) => k_buf_2_val_5_U_n_93,
      S(2) => k_buf_2_val_5_U_n_94,
      S(1) => k_buf_2_val_5_U_n_95,
      S(0) => k_buf_2_val_5_U_n_96
    );
\p_Val2_6_fu_2001_p2__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_6_fu_2001_p2__21_carry_n_0\,
      CO(3) => \NLW_p_Val2_6_fu_2001_p2__21_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_6_fu_2001_p2__21_carry__0_n_1\,
      CO(1) => \p_Val2_6_fu_2001_p2__21_carry__0_n_2\,
      CO(0) => \p_Val2_6_fu_2001_p2__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => k_buf_2_val_5_U_n_83,
      DI(1) => k_buf_2_val_5_U_n_84,
      DI(0) => k_buf_2_val_5_U_n_85,
      O(3 downto 0) => p_Val2_6_fu_2001_p2(7 downto 4),
      S(3) => k_buf_2_val_5_U_n_79,
      S(2) => k_buf_2_val_5_U_n_80,
      S(1) => k_buf_2_val_5_U_n_81,
      S(0) => k_buf_2_val_5_U_n_82
    );
\p_Val2_6_reg_2763_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(0),
      Q => p_Val2_6_reg_2763(0),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(1),
      Q => p_Val2_6_reg_2763(1),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(2),
      Q => p_Val2_6_reg_2763(2),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(3),
      Q => p_Val2_6_reg_2763(3),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(4),
      Q => p_Val2_6_reg_2763(4),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(5),
      Q => p_Val2_6_reg_2763(5),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(6),
      Q => p_Val2_6_reg_2763(6),
      R => '0'
    );
\p_Val2_6_reg_2763_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_6_fu_2001_p2(7),
      Q => p_Val2_6_reg_2763(7),
      R => '0'
    );
\p_Val2_s_fu_1969_p2__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_s_fu_1969_p2__25_carry_n_0\,
      CO(2) => \p_Val2_s_fu_1969_p2__25_carry_n_1\,
      CO(1) => \p_Val2_s_fu_1969_p2__25_carry_n_2\,
      CO(0) => \p_Val2_s_fu_1969_p2__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => k_buf_2_val_5_U_n_13,
      DI(2) => k_buf_2_val_5_U_n_14,
      DI(1) => k_buf_2_val_5_U_n_15,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Val2_s_fu_1969_p2__25_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => k_buf_2_val_5_U_n_97,
      S(2) => k_buf_2_val_5_U_n_98,
      S(1) => k_buf_2_val_5_U_n_99,
      S(0) => k_buf_2_val_5_U_n_100
    );
\p_Val2_s_fu_1969_p2__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1969_p2__25_carry_n_0\,
      CO(3) => \p_Val2_s_fu_1969_p2__25_carry__0_n_0\,
      CO(2) => \p_Val2_s_fu_1969_p2__25_carry__0_n_1\,
      CO(1) => \p_Val2_s_fu_1969_p2__25_carry__0_n_2\,
      CO(0) => \p_Val2_s_fu_1969_p2__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => k_buf_2_val_5_U_n_24,
      DI(2) => k_buf_2_val_5_U_n_25,
      DI(1) => k_buf_2_val_5_U_n_26,
      DI(0) => k_buf_2_val_5_U_n_27,
      O(3) => p_Val2_s_fu_1969_p2(8),
      O(2 downto 0) => \NLW_p_Val2_s_fu_1969_p2__25_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => k_buf_2_val_5_U_n_65,
      S(2) => k_buf_2_val_5_U_n_66,
      S(1) => k_buf_2_val_5_U_n_67,
      S(0) => k_buf_2_val_5_U_n_68
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(5),
      I1 => p_shl2_cast_fu_1885_p1(3),
      I2 => p_shl2_cast_fu_1885_p1(1),
      I3 => p_shl2_cast_fu_1885_p1(2),
      I4 => p_shl2_cast_fu_1885_p1(4),
      I5 => tmp67_fu_1953_p2(5),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_13_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(3),
      I1 => p_shl2_cast_fu_1885_p1(1),
      I2 => p_shl2_cast_fu_1885_p1(2),
      I3 => p_shl2_cast_fu_1885_p1(4),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_14_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(4),
      I1 => p_shl2_cast_fu_1885_p1(2),
      I2 => p_shl2_cast_fu_1885_p1(1),
      I3 => p_shl2_cast_fu_1885_p1(3),
      I4 => tmp67_fu_1953_p2(4),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_15_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(2),
      I1 => p_shl2_cast_fu_1885_p1(1),
      I2 => p_shl2_cast_fu_1885_p1(3),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_16_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(8),
      I1 => \p_Val2_s_fu_1969_p2__25_carry__1_i_4_n_0\,
      I2 => p_shl2_cast_fu_1885_p1(7),
      I3 => tmp67_fu_1953_p2(8),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_17_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(5),
      I1 => p_shl2_cast_fu_1885_p1(3),
      I2 => p_shl2_cast_fu_1885_p1(1),
      I3 => p_shl2_cast_fu_1885_p1(2),
      I4 => p_shl2_cast_fu_1885_p1(4),
      I5 => p_shl2_cast_fu_1885_p1(6),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_21_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(4),
      I1 => p_shl2_cast_fu_1885_p1(2),
      I2 => p_shl2_cast_fu_1885_p1(1),
      I3 => p_shl2_cast_fu_1885_p1(3),
      I4 => p_shl2_cast_fu_1885_p1(5),
      O => \p_Val2_s_fu_1969_p2__25_carry__0_i_22_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1969_p2__25_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_s_fu_1969_p2__25_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_s_fu_1969_p2__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => k_buf_2_val_5_U_n_28,
      O(3 downto 2) => \NLW_p_Val2_s_fu_1969_p2__25_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_s_fu_1969_p2(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \p_Val2_s_fu_1969_p2__25_carry__1_i_2_n_0\,
      S(0) => k_buf_2_val_5_U_n_69
    );
\p_Val2_s_fu_1969_p2__25_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEF7FF"
    )
        port map (
      I0 => tmp67_fu_1953_p2(8),
      I1 => \p_Val2_s_fu_1969_p2_carry__1_n_2\,
      I2 => p_shl2_cast_fu_1885_p1(7),
      I3 => \p_Val2_s_fu_1969_p2__25_carry__1_i_4_n_0\,
      I4 => p_shl2_cast_fu_1885_p1(8),
      O => \p_Val2_s_fu_1969_p2__25_carry__1_i_2_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(5),
      I1 => p_shl2_cast_fu_1885_p1(3),
      I2 => p_shl2_cast_fu_1885_p1(1),
      I3 => p_shl2_cast_fu_1885_p1(2),
      I4 => p_shl2_cast_fu_1885_p1(4),
      I5 => p_shl2_cast_fu_1885_p1(6),
      O => \p_Val2_s_fu_1969_p2__25_carry__1_i_4_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_Val2_s_fu_1969_p2__25_carry__1_i_4_n_0\,
      I1 => p_shl2_cast_fu_1885_p1(7),
      O => \p_Val2_s_fu_1969_p2__25_carry__1_i_5_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(3),
      I1 => p_shl2_cast_fu_1885_p1(1),
      I2 => p_shl2_cast_fu_1885_p1(2),
      I3 => tmp67_fu_1953_p2(3),
      O => \p_Val2_s_fu_1969_p2__25_carry_i_8_n_0\
    );
\p_Val2_s_fu_1969_p2__25_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl2_cast_fu_1885_p1(1),
      I1 => p_shl2_cast_fu_1885_p1(2),
      O => \p_Val2_s_fu_1969_p2__25_carry_i_9_n_0\
    );
p_Val2_s_fu_1969_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_s_fu_1969_p2_carry_n_0,
      CO(2) => p_Val2_s_fu_1969_p2_carry_n_1,
      CO(1) => p_Val2_s_fu_1969_p2_carry_n_2,
      CO(0) => p_Val2_s_fu_1969_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_4,
      DI(2) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_5,
      DI(1) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_6,
      DI(0) => p_Val2_5_2_0_2_fu_1867_p2_carry_n_7,
      O(3 downto 0) => tmp67_fu_1953_p2(3 downto 0),
      S(3) => k_buf_2_val_5_U_n_57,
      S(2) => k_buf_2_val_5_U_n_58,
      S(1) => k_buf_2_val_5_U_n_59,
      S(0) => k_buf_2_val_5_U_n_60
    );
\p_Val2_s_fu_1969_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_s_fu_1969_p2_carry_n_0,
      CO(3) => \p_Val2_s_fu_1969_p2_carry__0_n_0\,
      CO(2) => \p_Val2_s_fu_1969_p2_carry__0_n_1\,
      CO(1) => \p_Val2_s_fu_1969_p2_carry__0_n_2\,
      CO(0) => \p_Val2_s_fu_1969_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_4\,
      DI(2) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_5\,
      DI(1) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_6\,
      DI(0) => \p_Val2_5_2_0_2_fu_1867_p2_carry__0_n_7\,
      O(3 downto 0) => tmp67_fu_1953_p2(7 downto 4),
      S(3) => k_buf_2_val_5_U_n_61,
      S(2) => k_buf_2_val_5_U_n_62,
      S(1) => k_buf_2_val_5_U_n_63,
      S(0) => k_buf_2_val_5_U_n_64
    );
\p_Val2_s_fu_1969_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_s_fu_1969_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_s_fu_1969_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_s_fu_1969_p2_carry__1_n_2\,
      CO(0) => \NLW_p_Val2_s_fu_1969_p2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_Val2_s_fu_1969_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp67_fu_1953_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Val2_5_2_0_2_fu_1867_p2_carry__1_n_7\
    );
p_assign_2_fu_959_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_assign_2_fu_959_p2_carry_n_0,
      CO(2) => p_assign_2_fu_959_p2_carry_n_1,
      CO(1) => p_assign_2_fu_959_p2_carry_n_2,
      CO(0) => p_assign_2_fu_959_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 1) => tmp_57_2_cast_reg_2549(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => p_assign_2_fu_959_p2(3 downto 0),
      S(3) => p_assign_2_fu_959_p2_carry_i_1_n_0,
      S(2) => p_assign_2_fu_959_p2_carry_i_2_n_0,
      S(1) => p_assign_2_fu_959_p2_carry_i_3_n_0,
      S(0) => \p_027_0_i_reg_524_reg__0\(0)
    );
\p_assign_2_fu_959_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_assign_2_fu_959_p2_carry_n_0,
      CO(3) => \p_assign_2_fu_959_p2_carry__0_n_0\,
      CO(2) => \p_assign_2_fu_959_p2_carry__0_n_1\,
      CO(1) => \p_assign_2_fu_959_p2_carry__0_n_2\,
      CO(0) => \p_assign_2_fu_959_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_57_2_cast_reg_2549(7 downto 4),
      O(3 downto 0) => p_assign_2_fu_959_p2(7 downto 4),
      S(3) => \p_assign_2_fu_959_p2_carry__0_i_1_n_0\,
      S(2) => \p_assign_2_fu_959_p2_carry__0_i_2_n_0\,
      S(1) => \p_assign_2_fu_959_p2_carry__0_i_3_n_0\,
      S(0) => \p_assign_2_fu_959_p2_carry__0_i_4_n_0\
    );
\p_assign_2_fu_959_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(7),
      I1 => k_buf_2_val_5_U_n_51,
      O => \p_assign_2_fu_959_p2_carry__0_i_1_n_0\
    );
\p_assign_2_fu_959_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(6),
      I1 => k_buf_2_val_5_U_n_49,
      O => \p_assign_2_fu_959_p2_carry__0_i_2_n_0\
    );
\p_assign_2_fu_959_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(5),
      I1 => k_buf_2_val_5_U_n_48,
      O => \p_assign_2_fu_959_p2_carry__0_i_3_n_0\
    );
\p_assign_2_fu_959_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(4),
      I1 => k_buf_2_val_5_U_n_47,
      O => \p_assign_2_fu_959_p2_carry__0_i_4_n_0\
    );
\p_assign_2_fu_959_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_assign_2_fu_959_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_assign_2_fu_959_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_assign_2_fu_959_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_57_2_cast_reg_2549(8),
      O(3 downto 2) => \NLW_p_assign_2_fu_959_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_assign_2_fu_959_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \p_assign_2_fu_959_p2_carry__1_i_1_n_0\,
      S(0) => \p_assign_2_fu_959_p2_carry__1_i_2_n_0\
    );
\p_assign_2_fu_959_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(9),
      I1 => k_buf_2_val_5_U_n_54,
      O => \p_assign_2_fu_959_p2_carry__1_i_1_n_0\
    );
\p_assign_2_fu_959_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(8),
      I1 => k_buf_2_val_5_U_n_53,
      O => \p_assign_2_fu_959_p2_carry__1_i_2_n_0\
    );
p_assign_2_fu_959_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999666999966669"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(3),
      I1 => \p_027_0_i_reg_524_reg__0__0\(3),
      I2 => \p_027_0_i_reg_524_reg__0__0\(1),
      I3 => \p_027_0_i_reg_524_reg__0__0\(2),
      I4 => k_buf_2_val_5_U_n_29,
      I5 => \p_027_0_i_reg_524_reg__0\(0),
      O => p_assign_2_fu_959_p2_carry_i_1_n_0
    );
p_assign_2_fu_959_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99699669"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(2),
      I1 => \p_027_0_i_reg_524_reg__0__0\(2),
      I2 => \p_027_0_i_reg_524_reg__0__0\(1),
      I3 => k_buf_2_val_5_U_n_29,
      I4 => \p_027_0_i_reg_524_reg__0\(0),
      O => p_assign_2_fu_959_p2_carry_i_2_n_0
    );
p_assign_2_fu_959_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => tmp_57_2_cast_reg_2549(1),
      I1 => \p_027_0_i_reg_524_reg__0__0\(1),
      I2 => k_buf_2_val_5_U_n_29,
      I3 => \p_027_0_i_reg_524_reg__0\(0),
      O => p_assign_2_fu_959_p2_carry_i_3_n_0
    );
\rev_reg_2572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => rev_fu_666_p2,
      Q => rev_reg_2572,
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(0),
      Q => right_border_buf_0_1_fu_242(0),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(1),
      Q => right_border_buf_0_1_fu_242(1),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(2),
      Q => right_border_buf_0_1_fu_242(2),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(3),
      Q => right_border_buf_0_1_fu_242(3),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(4),
      Q => right_border_buf_0_1_fu_242(4),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(5),
      Q => right_border_buf_0_1_fu_242(5),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(6),
      Q => right_border_buf_0_1_fu_242(6),
      R => '0'
    );
\right_border_buf_0_1_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_s_fu_238(7),
      Q => right_border_buf_0_1_fu_242(7),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(0),
      Q => right_border_buf_0_2_fu_250(0),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(1),
      Q => right_border_buf_0_2_fu_250(1),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(2),
      Q => right_border_buf_0_2_fu_250(2),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(3),
      Q => right_border_buf_0_2_fu_250(3),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(4),
      Q => right_border_buf_0_2_fu_250(4),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(5),
      Q => right_border_buf_0_2_fu_250(5),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(6),
      Q => right_border_buf_0_2_fu_250(6),
      R => '0'
    );
\right_border_buf_0_2_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_1_0_fu_1086_p3(7),
      Q => right_border_buf_0_2_fu_250(7),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(0),
      Q => right_border_buf_0_3_fu_254(0),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(1),
      Q => right_border_buf_0_3_fu_254(1),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(2),
      Q => right_border_buf_0_3_fu_254(2),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(3),
      Q => right_border_buf_0_3_fu_254(3),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(4),
      Q => right_border_buf_0_3_fu_254(4),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(5),
      Q => right_border_buf_0_3_fu_254(5),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(6),
      Q => right_border_buf_0_3_fu_254(6),
      R => '0'
    );
\right_border_buf_0_3_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_2_fu_250(7),
      Q => right_border_buf_0_3_fu_254(7),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(0),
      Q => right_border_buf_0_4_fu_262(0),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(1),
      Q => right_border_buf_0_4_fu_262(1),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(2),
      Q => right_border_buf_0_4_fu_262(2),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(3),
      Q => right_border_buf_0_4_fu_262(3),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(4),
      Q => right_border_buf_0_4_fu_262(4),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(5),
      Q => right_border_buf_0_4_fu_262(5),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(6),
      Q => right_border_buf_0_4_fu_262(6),
      R => '0'
    );
\right_border_buf_0_4_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_2_0_fu_1104_p3(7),
      Q => right_border_buf_0_4_fu_262(7),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(0),
      Q => right_border_buf_0_5_fu_266(0),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(1),
      Q => right_border_buf_0_5_fu_266(1),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(2),
      Q => right_border_buf_0_5_fu_266(2),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(3),
      Q => right_border_buf_0_5_fu_266(3),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(4),
      Q => right_border_buf_0_5_fu_266(4),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(5),
      Q => right_border_buf_0_5_fu_266(5),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(6),
      Q => right_border_buf_0_5_fu_266(6),
      R => '0'
    );
\right_border_buf_0_5_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_0_4_fu_262(7),
      Q => right_border_buf_0_5_fu_266(7),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(0),
      Q => right_border_buf_0_s_fu_238(0),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(1),
      Q => right_border_buf_0_s_fu_238(1),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(2),
      Q => right_border_buf_0_s_fu_238(2),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(3),
      Q => right_border_buf_0_s_fu_238(3),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(4),
      Q => right_border_buf_0_s_fu_238(4),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(5),
      Q => right_border_buf_0_s_fu_238(5),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(6),
      Q => right_border_buf_0_s_fu_238(6),
      R => '0'
    );
\right_border_buf_0_s_fu_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_0_val_0_0_fu_1068_p3(7),
      Q => right_border_buf_0_s_fu_238(7),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(0),
      Q => right_border_buf_1_1_fu_278(0),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(1),
      Q => right_border_buf_1_1_fu_278(1),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(2),
      Q => right_border_buf_1_1_fu_278(2),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(3),
      Q => right_border_buf_1_1_fu_278(3),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(4),
      Q => right_border_buf_1_1_fu_278(4),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(5),
      Q => right_border_buf_1_1_fu_278(5),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(6),
      Q => right_border_buf_1_1_fu_278(6),
      R => '0'
    );
\right_border_buf_1_1_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_s_fu_274(7),
      Q => right_border_buf_1_1_fu_278(7),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(0),
      Q => right_border_buf_1_2_fu_286(0),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(1),
      Q => right_border_buf_1_2_fu_286(1),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(2),
      Q => right_border_buf_1_2_fu_286(2),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(3),
      Q => right_border_buf_1_2_fu_286(3),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(4),
      Q => right_border_buf_1_2_fu_286(4),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(5),
      Q => right_border_buf_1_2_fu_286(5),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(6),
      Q => right_border_buf_1_2_fu_286(6),
      R => '0'
    );
\right_border_buf_1_2_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_1_0_fu_1418_p3(7),
      Q => right_border_buf_1_2_fu_286(7),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(0),
      Q => right_border_buf_1_3_fu_290(0),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(1),
      Q => right_border_buf_1_3_fu_290(1),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(2),
      Q => right_border_buf_1_3_fu_290(2),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(3),
      Q => right_border_buf_1_3_fu_290(3),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(4),
      Q => right_border_buf_1_3_fu_290(4),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(5),
      Q => right_border_buf_1_3_fu_290(5),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(6),
      Q => right_border_buf_1_3_fu_290(6),
      R => '0'
    );
\right_border_buf_1_3_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_2_fu_286(7),
      Q => right_border_buf_1_3_fu_290(7),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(0),
      Q => right_border_buf_1_4_fu_298(0),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(1),
      Q => right_border_buf_1_4_fu_298(1),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(2),
      Q => right_border_buf_1_4_fu_298(2),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(3),
      Q => right_border_buf_1_4_fu_298(3),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(4),
      Q => right_border_buf_1_4_fu_298(4),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(5),
      Q => right_border_buf_1_4_fu_298(5),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(6),
      Q => right_border_buf_1_4_fu_298(6),
      R => '0'
    );
\right_border_buf_1_4_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_2_0_fu_1436_p3(7),
      Q => right_border_buf_1_4_fu_298(7),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(0),
      Q => right_border_buf_1_5_fu_302(0),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(1),
      Q => right_border_buf_1_5_fu_302(1),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(2),
      Q => right_border_buf_1_5_fu_302(2),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(3),
      Q => right_border_buf_1_5_fu_302(3),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(4),
      Q => right_border_buf_1_5_fu_302(4),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(5),
      Q => right_border_buf_1_5_fu_302(5),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(6),
      Q => right_border_buf_1_5_fu_302(6),
      R => '0'
    );
\right_border_buf_1_5_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_1_4_fu_298(7),
      Q => right_border_buf_1_5_fu_302(7),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(0),
      Q => right_border_buf_1_s_fu_274(0),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(1),
      Q => right_border_buf_1_s_fu_274(1),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(2),
      Q => right_border_buf_1_s_fu_274(2),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(3),
      Q => right_border_buf_1_s_fu_274(3),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(4),
      Q => right_border_buf_1_s_fu_274(4),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(5),
      Q => right_border_buf_1_s_fu_274(5),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(6),
      Q => right_border_buf_1_s_fu_274(6),
      R => '0'
    );
\right_border_buf_1_s_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_1_val_0_0_fu_1400_p3(7),
      Q => right_border_buf_1_s_fu_274(7),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(0),
      Q => right_border_buf_2_1_fu_258(0),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(1),
      Q => right_border_buf_2_1_fu_258(1),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(2),
      Q => right_border_buf_2_1_fu_258(2),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(3),
      Q => right_border_buf_2_1_fu_258(3),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(4),
      Q => right_border_buf_2_1_fu_258(4),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(5),
      Q => right_border_buf_2_1_fu_258(5),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(6),
      Q => right_border_buf_2_1_fu_258(6),
      R => '0'
    );
\right_border_buf_2_1_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_2_0_fu_1759_p3(7),
      Q => right_border_buf_2_1_fu_258(7),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(0),
      Q => right_border_buf_2_2_fu_270(0),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(1),
      Q => right_border_buf_2_2_fu_270(1),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(2),
      Q => right_border_buf_2_2_fu_270(2),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(3),
      Q => right_border_buf_2_2_fu_270(3),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(4),
      Q => right_border_buf_2_2_fu_270(4),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(5),
      Q => right_border_buf_2_2_fu_270(5),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(6),
      Q => right_border_buf_2_2_fu_270(6),
      R => '0'
    );
\right_border_buf_2_2_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_3_fu_282(7),
      Q => right_border_buf_2_2_fu_270(7),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(0),
      Q => right_border_buf_2_3_fu_282(0),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(1),
      Q => right_border_buf_2_3_fu_282(1),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(2),
      Q => right_border_buf_2_3_fu_282(2),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(3),
      Q => right_border_buf_2_3_fu_282(3),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(4),
      Q => right_border_buf_2_3_fu_282(4),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(5),
      Q => right_border_buf_2_3_fu_282(5),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(6),
      Q => right_border_buf_2_3_fu_282(6),
      R => '0'
    );
\right_border_buf_2_3_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_1_0_fu_1741_p3(7),
      Q => right_border_buf_2_3_fu_282(7),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(0),
      Q => right_border_buf_2_4_fu_294(0),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(1),
      Q => right_border_buf_2_4_fu_294(1),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(2),
      Q => right_border_buf_2_4_fu_294(2),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(3),
      Q => right_border_buf_2_4_fu_294(3),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(4),
      Q => right_border_buf_2_4_fu_294(4),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(5),
      Q => right_border_buf_2_4_fu_294(5),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(6),
      Q => right_border_buf_2_4_fu_294(6),
      R => '0'
    );
\right_border_buf_2_4_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_5_fu_306(7),
      Q => right_border_buf_2_4_fu_294(7),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(0),
      Q => right_border_buf_2_5_fu_306(0),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(1),
      Q => right_border_buf_2_5_fu_306(1),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(2),
      Q => right_border_buf_2_5_fu_306(2),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(3),
      Q => right_border_buf_2_5_fu_306(3),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(4),
      Q => right_border_buf_2_5_fu_306(4),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(5),
      Q => right_border_buf_2_5_fu_306(5),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(6),
      Q => right_border_buf_2_5_fu_306(6),
      R => '0'
    );
\right_border_buf_2_5_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => col_buf_2_val_0_0_fu_1723_p3(7),
      Q => right_border_buf_2_5_fu_306(7),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(0),
      Q => right_border_buf_2_s_fu_246(0),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(1),
      Q => right_border_buf_2_s_fu_246(1),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(2),
      Q => right_border_buf_2_s_fu_246(2),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(3),
      Q => right_border_buf_2_s_fu_246(3),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(4),
      Q => right_border_buf_2_s_fu_246(4),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(5),
      Q => right_border_buf_2_s_fu_246(5),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(6),
      Q => right_border_buf_2_s_fu_246(6),
      R => '0'
    );
\right_border_buf_2_s_fu_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => k_buf_2_val_4_U_n_9,
      D => right_border_buf_2_1_fu_258(7),
      Q => right_border_buf_2_s_fu_246(7),
      R => '0'
    );
\row_assign_9_0_1_t_reg_2608[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_128_0_1_cast_reg_2542(1),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      O => \row_assign_9_0_1_t_reg_2608[0]_i_1_n_0\
    );
\row_assign_9_0_1_t_reg_2608[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1781E87"
    )
        port map (
      I0 => \tmp_19_fu_749_p2_carry__0_n_2\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => tmp_128_0_1_cast_reg_2542(1),
      I4 => tmp_3_reg_2535(1),
      O => row_assign_9_0_1_t_fu_831_p22_out(1)
    );
\row_assign_9_0_1_t_reg_2608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => \row_assign_9_0_1_t_reg_2608[0]_i_1_n_0\,
      Q => row_assign_9_0_1_t_reg_2608(0),
      R => '0'
    );
\row_assign_9_0_1_t_reg_2608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => row_assign_9_0_1_t_fu_831_p22_out(1),
      Q => row_assign_9_0_1_t_reg_2608(1),
      R => '0'
    );
\row_assign_9_0_2_t_reg_2615[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I1 => tmp_128_0_1_cast_reg_2542(1),
      O => \row_assign_9_0_2_t_reg_2615[0]_i_1_n_0\
    );
\row_assign_9_0_2_t_reg_2615[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \tmp_22_fu_775_p2_carry__0_n_2\,
      I1 => tmp_128_0_1_cast_reg_2542(1),
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I4 => tmp_3_reg_2535(1),
      O => row_assign_9_0_2_t_fu_844_p21_out(1)
    );
\row_assign_9_0_2_t_reg_2615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => \row_assign_9_0_2_t_reg_2615[0]_i_1_n_0\,
      Q => row_assign_9_0_2_t_reg_2615(0),
      R => '0'
    );
\row_assign_9_0_2_t_reg_2615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => row_assign_9_0_2_t_fu_844_p21_out(1),
      Q => row_assign_9_0_2_t_reg_2615(1),
      R => '0'
    );
\row_assign_9_1_0_t_reg_2622[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"781E87E1"
    )
        port map (
      I0 => \tmp_17_fu_723_p2_carry__0_n_2\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => tmp_128_0_1_cast_reg_2542(1),
      I4 => tmp_3_reg_2535(1),
      O => row_assign_9_1_0_t_fu_857_p20_out(1)
    );
\row_assign_9_1_0_t_reg_2622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => row_assign_9_1_0_t_fu_857_p20_out(1),
      Q => row_assign_9_1_0_t_reg_2622(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(0),
      Q => src_kernel_win_0_va_1_fu_170(0),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(1),
      Q => src_kernel_win_0_va_1_fu_170(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(2),
      Q => src_kernel_win_0_va_1_fu_170(2),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(3),
      Q => src_kernel_win_0_va_1_fu_170(3),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(4),
      Q => src_kernel_win_0_va_1_fu_170(4),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(5),
      Q => src_kernel_win_0_va_1_fu_170(5),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(6),
      Q => src_kernel_win_0_va_1_fu_170(6),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_fu_166(7),
      Q => src_kernel_win_0_va_1_fu_170(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(0),
      Q => src_kernel_win_0_va_2_fu_174(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(1),
      Q => src_kernel_win_0_va_2_fu_174(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(2),
      Q => src_kernel_win_0_va_2_fu_174(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(3),
      Q => src_kernel_win_0_va_2_fu_174(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(4),
      Q => src_kernel_win_0_va_2_fu_174(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(5),
      Q => src_kernel_win_0_va_2_fu_174(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(6),
      Q => src_kernel_win_0_va_2_fu_174(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_7_fu_1179_p3(7),
      Q => src_kernel_win_0_va_2_fu_174(7),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(0),
      Q => p_shl_cast_fu_1239_p1(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(1),
      Q => p_shl_cast_fu_1239_p1(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(2),
      Q => p_shl_cast_fu_1239_p1(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(3),
      Q => p_shl_cast_fu_1239_p1(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(4),
      Q => p_shl_cast_fu_1239_p1(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(5),
      Q => p_shl_cast_fu_1239_p1(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(6),
      Q => p_shl_cast_fu_1239_p1(7),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_2_fu_174(7),
      Q => p_shl_cast_fu_1239_p1(8),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \ap_NS_fsm3__18\,
      I1 => \exitcond_reg_2628_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      O => src_kernel_win_0_va_1_fu_1700
    );
\src_kernel_win_0_va_4_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(0),
      Q => src_kernel_win_0_va_4_fu_182(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(1),
      Q => src_kernel_win_0_va_4_fu_182(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(2),
      Q => src_kernel_win_0_va_4_fu_182(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(3),
      Q => src_kernel_win_0_va_4_fu_182(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(4),
      Q => src_kernel_win_0_va_4_fu_182(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(5),
      Q => src_kernel_win_0_va_4_fu_182(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(6),
      Q => src_kernel_win_0_va_4_fu_182(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_0_0_2_cast_fu_1217_p1(7),
      Q => src_kernel_win_0_va_4_fu_182(7),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(0),
      Q => src_kernel_win_0_va_5_fu_186(0),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(1),
      Q => src_kernel_win_0_va_5_fu_186(1),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(2),
      Q => src_kernel_win_0_va_5_fu_186(2),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(3),
      Q => src_kernel_win_0_va_5_fu_186(3),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(4),
      Q => src_kernel_win_0_va_5_fu_186(4),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(5),
      Q => src_kernel_win_0_va_5_fu_186(5),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(6),
      Q => src_kernel_win_0_va_5_fu_186(6),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_0_va_4_fu_182(7),
      Q => src_kernel_win_0_va_5_fu_186(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(0),
      Q => src_kernel_win_0_va_fu_166(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(1),
      Q => src_kernel_win_0_va_fu_166(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(2),
      Q => src_kernel_win_0_va_fu_166(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(3),
      Q => src_kernel_win_0_va_fu_166(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(4),
      Q => src_kernel_win_0_va_fu_166(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(5),
      Q => src_kernel_win_0_va_fu_166(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(6),
      Q => src_kernel_win_0_va_fu_166(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in1_in(7),
      Q => src_kernel_win_0_va_fu_166(7),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(0),
      Q => src_kernel_win_1_va_1_fu_194(0),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(1),
      Q => src_kernel_win_1_va_1_fu_194(1),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(2),
      Q => src_kernel_win_1_va_1_fu_194(2),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(3),
      Q => src_kernel_win_1_va_1_fu_194(3),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(4),
      Q => src_kernel_win_1_va_1_fu_194(4),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(5),
      Q => src_kernel_win_1_va_1_fu_194(5),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(6),
      Q => src_kernel_win_1_va_1_fu_194(6),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_fu_190(7),
      Q => src_kernel_win_1_va_1_fu_194(7),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(0),
      Q => src_kernel_win_1_va_2_fu_198(0),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(1),
      Q => src_kernel_win_1_va_2_fu_198(1),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(2),
      Q => src_kernel_win_1_va_2_fu_198(2),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(3),
      Q => src_kernel_win_1_va_2_fu_198(3),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(4),
      Q => src_kernel_win_1_va_2_fu_198(4),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(5),
      Q => src_kernel_win_1_va_2_fu_198(5),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(6),
      Q => src_kernel_win_1_va_2_fu_198(6),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_7_fu_1511_p3(7),
      Q => src_kernel_win_1_va_2_fu_198(7),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(0),
      Q => p_shl1_cast_fu_1571_p1(1),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(1),
      Q => p_shl1_cast_fu_1571_p1(2),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(2),
      Q => p_shl1_cast_fu_1571_p1(3),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(3),
      Q => p_shl1_cast_fu_1571_p1(4),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(4),
      Q => p_shl1_cast_fu_1571_p1(5),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(5),
      Q => p_shl1_cast_fu_1571_p1(6),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(6),
      Q => p_shl1_cast_fu_1571_p1(7),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_2_fu_198(7),
      Q => p_shl1_cast_fu_1571_p1(8),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(0),
      Q => src_kernel_win_1_va_4_fu_206(0),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(1),
      Q => src_kernel_win_1_va_4_fu_206(1),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(2),
      Q => src_kernel_win_1_va_4_fu_206(2),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(3),
      Q => src_kernel_win_1_va_4_fu_206(3),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(4),
      Q => src_kernel_win_1_va_4_fu_206(4),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(5),
      Q => src_kernel_win_1_va_4_fu_206(5),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(6),
      Q => src_kernel_win_1_va_4_fu_206(6),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_1_0_2_cast_fu_1549_p1(7),
      Q => src_kernel_win_1_va_4_fu_206(7),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(0),
      Q => src_kernel_win_1_va_5_fu_210(0),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(1),
      Q => src_kernel_win_1_va_5_fu_210(1),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(2),
      Q => src_kernel_win_1_va_5_fu_210(2),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(3),
      Q => src_kernel_win_1_va_5_fu_210(3),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(4),
      Q => src_kernel_win_1_va_5_fu_210(4),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(5),
      Q => src_kernel_win_1_va_5_fu_210(5),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(6),
      Q => src_kernel_win_1_va_5_fu_210(6),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_1_va_4_fu_206(7),
      Q => src_kernel_win_1_va_5_fu_210(7),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(0),
      Q => src_kernel_win_1_va_fu_190(0),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(1),
      Q => src_kernel_win_1_va_fu_190(1),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(2),
      Q => src_kernel_win_1_va_fu_190(2),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(3),
      Q => src_kernel_win_1_va_fu_190(3),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(4),
      Q => src_kernel_win_1_va_fu_190(4),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(5),
      Q => src_kernel_win_1_va_fu_190(5),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(6),
      Q => src_kernel_win_1_va_fu_190(6),
      R => '0'
    );
\src_kernel_win_1_va_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => p_0_in0_in(7),
      Q => src_kernel_win_1_va_fu_190(7),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(0),
      Q => src_kernel_win_2_va_1_fu_218(0),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(1),
      Q => src_kernel_win_2_va_1_fu_218(1),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(2),
      Q => src_kernel_win_2_va_1_fu_218(2),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(3),
      Q => src_kernel_win_2_va_1_fu_218(3),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(4),
      Q => src_kernel_win_2_va_1_fu_218(4),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(5),
      Q => src_kernel_win_2_va_1_fu_218(5),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(6),
      Q => src_kernel_win_2_va_1_fu_218(6),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_fu_214(7),
      Q => src_kernel_win_2_va_1_fu_218(7),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(0),
      Q => src_kernel_win_2_va_2_fu_222(0),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(1),
      Q => src_kernel_win_2_va_2_fu_222(1),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(2),
      Q => src_kernel_win_2_va_2_fu_222(2),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(3),
      Q => src_kernel_win_2_va_2_fu_222(3),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(4),
      Q => src_kernel_win_2_va_2_fu_222(4),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(5),
      Q => src_kernel_win_2_va_2_fu_222(5),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(6),
      Q => src_kernel_win_2_va_2_fu_222(6),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_10_fu_1825_p3(7),
      Q => src_kernel_win_2_va_2_fu_222(7),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(0),
      Q => p_shl2_cast_fu_1885_p1(1),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(1),
      Q => p_shl2_cast_fu_1885_p1(2),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(2),
      Q => p_shl2_cast_fu_1885_p1(3),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(3),
      Q => p_shl2_cast_fu_1885_p1(4),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(4),
      Q => p_shl2_cast_fu_1885_p1(5),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(5),
      Q => p_shl2_cast_fu_1885_p1(6),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(6),
      Q => p_shl2_cast_fu_1885_p1(7),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_2_fu_222(7),
      Q => p_shl2_cast_fu_1885_p1(8),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(0),
      Q => src_kernel_win_2_va_4_fu_230(0),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(1),
      Q => src_kernel_win_2_va_4_fu_230(1),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(2),
      Q => src_kernel_win_2_va_4_fu_230(2),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(3),
      Q => src_kernel_win_2_va_4_fu_230(3),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(4),
      Q => src_kernel_win_2_va_4_fu_230(4),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(5),
      Q => src_kernel_win_2_va_4_fu_230(5),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(6),
      Q => src_kernel_win_2_va_4_fu_230(6),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => tmp_131_2_0_2_cast_fu_1863_p1(7),
      Q => src_kernel_win_2_va_4_fu_230(7),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(0),
      Q => src_kernel_win_2_va_5_fu_234(0),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(1),
      Q => src_kernel_win_2_va_5_fu_234(1),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(2),
      Q => src_kernel_win_2_va_5_fu_234(2),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(3),
      Q => src_kernel_win_2_va_5_fu_234(3),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(4),
      Q => src_kernel_win_2_va_5_fu_234(4),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(5),
      Q => src_kernel_win_2_va_5_fu_234(5),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(6),
      Q => src_kernel_win_2_va_5_fu_234(6),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => src_kernel_win_2_va_4_fu_230(7),
      Q => src_kernel_win_2_va_5_fu_234(7),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_38,
      Q => src_kernel_win_2_va_fu_214(0),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_37,
      Q => src_kernel_win_2_va_fu_214(1),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_36,
      Q => src_kernel_win_2_va_fu_214(2),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_35,
      Q => src_kernel_win_2_va_fu_214(3),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_34,
      Q => src_kernel_win_2_va_fu_214(4),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_33,
      Q => src_kernel_win_2_va_fu_214(5),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_32,
      Q => src_kernel_win_2_va_fu_214(6),
      R => '0'
    );
\src_kernel_win_2_va_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => src_kernel_win_0_va_1_fu_1700,
      D => k_buf_2_val_5_U_n_31,
      Q => src_kernel_win_2_va_fu_214(7),
      R => '0'
    );
\tmp_102_0_1_reg_2586[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A2A2AE"
    )
        port map (
      I0 => \tmp_102_0_1_reg_2586_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => exitcond1_fu_645_p2_carry_n_0,
      I3 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I5 => \tmp_102_0_1_reg_2586[0]_i_2_n_0\,
      O => \tmp_102_0_1_reg_2586[0]_i_1_n_0\
    );
\tmp_102_0_1_reg_2586[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_13_reg_2582[0]_i_3_n_0\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      O => \tmp_102_0_1_reg_2586[0]_i_2_n_0\
    );
\tmp_102_0_1_reg_2586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \tmp_102_0_1_reg_2586[0]_i_1_n_0\,
      Q => \tmp_102_0_1_reg_2586_reg_n_0_[0]\,
      R => '0'
    );
\tmp_10_reg_2554[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => tmp_10_fu_639_p2(0)
    );
\tmp_10_reg_2554[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \tmp_10_reg_2554[1]_i_1_n_0\
    );
\tmp_10_reg_2554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_10_fu_639_p2(0),
      Q => tmp_10_reg_2554(0),
      R => '0'
    );
\tmp_10_reg_2554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_10_reg_2554[1]_i_1_n_0\,
      Q => tmp_10_reg_2554(1),
      R => '0'
    );
\tmp_128_0_1_cast_reg_2542[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_src_rows_V_read_reg_64_reg[10]\(0),
      O => tmp_128_0_1_cast_fu_616_p2(1)
    );
\tmp_128_0_1_cast_reg_2542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_128_0_1_cast_fu_616_p2(1),
      Q => tmp_128_0_1_cast_reg_2542(1),
      R => '0'
    );
\tmp_128_0_cast_reg_2530[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_2257(0),
      O => tmp_2_fu_589_p2(1)
    );
\tmp_128_0_cast_reg_2530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_2_fu_589_p2(1),
      Q => tmp_128_0_cast_reg_2530(1),
      R => '0'
    );
tmp_12_fu_656_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_12_fu_656_p2_carry_n_0,
      CO(2) => tmp_12_fu_656_p2_carry_n_1,
      CO(1) => tmp_12_fu_656_p2_carry_n_2,
      CO(0) => tmp_12_fu_656_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_12_fu_656_p2_carry_i_1_n_0,
      DI(2) => tmp_12_fu_656_p2_carry_i_2_n_0,
      DI(1) => tmp_12_fu_656_p2_carry_i_3_n_0,
      DI(0) => tmp_12_fu_656_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_12_fu_656_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_12_fu_656_p2_carry_i_5_n_0,
      S(2) => tmp_12_fu_656_p2_carry_i_6_n_0,
      S(1) => tmp_12_fu_656_p2_carry_i_7_n_0,
      S(0) => tmp_12_fu_656_p2_carry_i_8_n_0
    );
\tmp_12_fu_656_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_12_fu_656_p2_carry_n_0,
      CO(3 downto 1) => \NLW_tmp_12_fu_656_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_12_fu_656_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_12_fu_656_p2_carry__0_i_1_n_0\,
      O(3 downto 2) => \NLW_tmp_12_fu_656_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => rev_fu_666_p2,
      O(0) => \NLW_tmp_12_fu_656_p2_carry__0_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_12_fu_656_p2_carry__0_i_2_n_0\
    );
\tmp_12_fu_656_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      I3 => tmp_reg_2257(9),
      O => \tmp_12_fu_656_p2_carry__0_i_1_n_0\
    );
\tmp_12_fu_656_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I2 => tmp_reg_2257(9),
      I3 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_12_fu_656_p2_carry__0_i_2_n_0\
    );
tmp_12_fu_656_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I3 => tmp_reg_2257(7),
      O => tmp_12_fu_656_p2_carry_i_1_n_0
    );
tmp_12_fu_656_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I3 => tmp_reg_2257(5),
      O => tmp_12_fu_656_p2_carry_i_2_n_0
    );
tmp_12_fu_656_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I3 => tmp_reg_2257(3),
      O => tmp_12_fu_656_p2_carry_i_3_n_0
    );
tmp_12_fu_656_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => tmp_reg_2257(1),
      O => tmp_12_fu_656_p2_carry_i_4_n_0
    );
tmp_12_fu_656_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I2 => tmp_reg_2257(7),
      I3 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_12_fu_656_p2_carry_i_5_n_0
    );
tmp_12_fu_656_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I2 => tmp_reg_2257(5),
      I3 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_12_fu_656_p2_carry_i_6_n_0
    );
tmp_12_fu_656_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I2 => tmp_reg_2257(3),
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_12_fu_656_p2_carry_i_7_n_0
    );
tmp_12_fu_656_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => tmp_reg_2257(1),
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => tmp_12_fu_656_p2_carry_i_8_n_0
    );
\tmp_12_reg_2568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => tmp_12_fu_656_p2,
      Q => tmp_12_reg_2568,
      R => '0'
    );
\tmp_13_reg_2582[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A2A2AE"
    )
        port map (
      I0 => \tmp_13_reg_2582_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => exitcond1_fu_645_p2_carry_n_0,
      I3 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I5 => \tmp_13_reg_2582[0]_i_2_n_0\,
      O => \tmp_13_reg_2582[0]_i_1_n_0\
    );
\tmp_13_reg_2582[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \tmp_13_reg_2582[0]_i_3_n_0\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      O => \tmp_13_reg_2582[0]_i_2_n_0\
    );
\tmp_13_reg_2582[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => \tmp_13_reg_2582[0]_i_3_n_0\
    );
\tmp_13_reg_2582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \tmp_13_reg_2582[0]_i_1_n_0\,
      Q => \tmp_13_reg_2582_reg_n_0_[0]\,
      R => '0'
    );
tmp_14_fu_700_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_14_fu_700_p2_carry_n_0,
      CO(2) => tmp_14_fu_700_p2_carry_n_1,
      CO(1) => tmp_14_fu_700_p2_carry_n_2,
      CO(0) => tmp_14_fu_700_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_14_fu_700_p2_carry_i_1_n_0,
      DI(2) => tmp_14_fu_700_p2_carry_i_2_n_0,
      DI(1) => tmp_14_fu_700_p2_carry_i_3_n_0,
      DI(0) => tmp_14_fu_700_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_14_fu_700_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_14_fu_700_p2_carry_i_5_n_0,
      S(2) => tmp_14_fu_700_p2_carry_i_6_n_0,
      S(1) => tmp_14_fu_700_p2_carry_i_7_n_0,
      S(0) => tmp_14_fu_700_p2_carry_i_8_n_0
    );
\tmp_14_fu_700_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_14_fu_700_p2_carry_n_0,
      CO(3 downto 1) => \NLW_tmp_14_fu_700_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_14_fu_700_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_14_fu_700_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_tmp_14_fu_700_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_14_fu_700_p2_carry__0_i_2_n_0\
    );
\tmp_14_fu_700_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I1 => tmp_reg_2257(8),
      I2 => tmp_reg_2257(9),
      I3 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_14_fu_700_p2_carry__0_i_1_n_0\
    );
\tmp_14_fu_700_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I1 => tmp_reg_2257(8),
      I2 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      I3 => tmp_reg_2257(9),
      O => \tmp_14_fu_700_p2_carry__0_i_2_n_0\
    );
tmp_14_fu_700_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I1 => tmp_reg_2257(6),
      I2 => tmp_reg_2257(7),
      I3 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_14_fu_700_p2_carry_i_1_n_0
    );
tmp_14_fu_700_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I1 => tmp_reg_2257(4),
      I2 => tmp_reg_2257(5),
      I3 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_14_fu_700_p2_carry_i_2_n_0
    );
tmp_14_fu_700_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I1 => tmp_reg_2257(2),
      I2 => tmp_reg_2257(3),
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_14_fu_700_p2_carry_i_3_n_0
    );
tmp_14_fu_700_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I1 => tmp_reg_2257(0),
      I2 => tmp_reg_2257(1),
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => tmp_14_fu_700_p2_carry_i_4_n_0
    );
tmp_14_fu_700_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I1 => tmp_reg_2257(6),
      I2 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I3 => tmp_reg_2257(7),
      O => tmp_14_fu_700_p2_carry_i_5_n_0
    );
tmp_14_fu_700_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I1 => tmp_reg_2257(4),
      I2 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I3 => tmp_reg_2257(5),
      O => tmp_14_fu_700_p2_carry_i_6_n_0
    );
tmp_14_fu_700_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I1 => tmp_reg_2257(2),
      I2 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I3 => tmp_reg_2257(3),
      O => tmp_14_fu_700_p2_carry_i_7_n_0
    );
tmp_14_fu_700_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I1 => tmp_reg_2257(0),
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => tmp_reg_2257(1),
      O => tmp_14_fu_700_p2_carry_i_8_n_0
    );
\tmp_14_reg_2590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => tmp_14_fu_700_p2,
      Q => tmp_14_reg_2590,
      R => '0'
    );
tmp_17_fu_723_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_17_fu_723_p2_carry_n_0,
      CO(2) => tmp_17_fu_723_p2_carry_n_1,
      CO(1) => tmp_17_fu_723_p2_carry_n_2,
      CO(0) => tmp_17_fu_723_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_17_fu_723_p2_carry_i_1_n_0,
      DI(2) => tmp_17_fu_723_p2_carry_i_2_n_0,
      DI(1) => tmp_17_fu_723_p2_carry_i_3_n_0,
      DI(0) => tmp_17_fu_723_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_17_fu_723_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_17_fu_723_p2_carry_i_5_n_0,
      S(2) => tmp_17_fu_723_p2_carry_i_6_n_0,
      S(1) => tmp_17_fu_723_p2_carry_i_7_n_0,
      S(0) => tmp_17_fu_723_p2_carry_i_8_n_0
    );
\tmp_17_fu_723_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_17_fu_723_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_17_fu_723_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_17_fu_723_p2_carry__0_n_2\,
      CO(0) => \tmp_17_fu_723_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_17_fu_723_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_tmp_17_fu_723_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_17_fu_723_p2_carry__0_i_2_n_0\,
      S(0) => \tmp_17_fu_723_p2_carry__0_i_3_n_0\
    );
\tmp_17_fu_723_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => tmp_reg_2257(9),
      I2 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I3 => \tmp_17_fu_723_p2_carry__0_i_4_n_0\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_17_fu_723_p2_carry__0_i_1_n_0\
    );
\tmp_17_fu_723_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_8_reg_2266(10),
      O => \tmp_17_fu_723_p2_carry__0_i_2_n_0\
    );
\tmp_17_fu_723_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => tmp_reg_2257(9),
      I2 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I3 => \tmp_17_fu_723_p2_carry__0_i_4_n_0\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_17_fu_723_p2_carry__0_i_3_n_0\
    );
\tmp_17_fu_723_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I1 => tmp_17_fu_723_p2_carry_i_9_n_0,
      I2 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => \tmp_17_fu_723_p2_carry__0_i_4_n_0\
    );
tmp_17_fu_723_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(7),
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => tmp_17_fu_723_p2_carry_i_9_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_17_fu_723_p2_carry_i_1_n_0
    );
tmp_17_fu_723_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_17_fu_723_p2_carry_i_10_n_0
    );
tmp_17_fu_723_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(5),
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => tmp_17_fu_723_p2_carry_i_10_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_17_fu_723_p2_carry_i_2_n_0
    );
tmp_17_fu_723_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088CCECECEE0"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(3),
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_17_fu_723_p2_carry_i_3_n_0
    );
tmp_17_fu_723_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CE0"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => tmp_reg_2257(1),
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => tmp_17_fu_723_p2_carry_i_4_n_0
    );
tmp_17_fu_723_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(7),
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => tmp_17_fu_723_p2_carry_i_9_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_17_fu_723_p2_carry_i_5_n_0
    );
tmp_17_fu_723_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(5),
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => tmp_17_fu_723_p2_carry_i_10_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_17_fu_723_p2_carry_i_6_n_0
    );
tmp_17_fu_723_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844221212118"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(3),
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_17_fu_723_p2_carry_i_7_n_0
    );
tmp_17_fu_723_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => tmp_reg_2257(1),
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => tmp_17_fu_723_p2_carry_i_8_n_0
    );
tmp_17_fu_723_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_17_fu_723_p2_carry_i_9_n_0
    );
\tmp_18_reg_2279[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_44_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_18_reg_2279[10]_i_1_n_0\
    );
\tmp_18_reg_2279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(0),
      Q => tmp_18_reg_2279(0),
      R => '0'
    );
\tmp_18_reg_2279_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(10),
      Q => tmp_18_reg_2279(10),
      R => '0'
    );
\tmp_18_reg_2279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(1),
      Q => tmp_18_reg_2279(1),
      R => '0'
    );
\tmp_18_reg_2279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(2),
      Q => tmp_18_reg_2279(2),
      R => '0'
    );
\tmp_18_reg_2279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(3),
      Q => tmp_18_reg_2279(3),
      R => '0'
    );
\tmp_18_reg_2279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(4),
      Q => tmp_18_reg_2279(4),
      R => '0'
    );
\tmp_18_reg_2279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(5),
      Q => tmp_18_reg_2279(5),
      R => '0'
    );
\tmp_18_reg_2279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(6),
      Q => tmp_18_reg_2279(6),
      R => '0'
    );
\tmp_18_reg_2279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(7),
      Q => tmp_18_reg_2279(7),
      R => '0'
    );
\tmp_18_reg_2279_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(8),
      Q => tmp_18_reg_2279(8),
      R => '0'
    );
\tmp_18_reg_2279_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => Q(9),
      Q => tmp_18_reg_2279(9),
      R => '0'
    );
tmp_19_fu_749_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_19_fu_749_p2_carry_n_0,
      CO(2) => tmp_19_fu_749_p2_carry_n_1,
      CO(1) => tmp_19_fu_749_p2_carry_n_2,
      CO(0) => tmp_19_fu_749_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_19_fu_749_p2_carry_i_1_n_0,
      DI(2) => tmp_19_fu_749_p2_carry_i_2_n_0,
      DI(1) => tmp_19_fu_749_p2_carry_i_3_n_0,
      DI(0) => tmp_19_fu_749_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_19_fu_749_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_19_fu_749_p2_carry_i_5_n_0,
      S(2) => tmp_19_fu_749_p2_carry_i_6_n_0,
      S(1) => tmp_19_fu_749_p2_carry_i_7_n_0,
      S(0) => tmp_19_fu_749_p2_carry_i_8_n_0
    );
\tmp_19_fu_749_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_19_fu_749_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_19_fu_749_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_19_fu_749_p2_carry__0_n_2\,
      CO(0) => \tmp_19_fu_749_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_19_fu_749_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_tmp_19_fu_749_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_19_fu_749_p2_carry__0_i_2_n_0\,
      S(0) => \tmp_19_fu_749_p2_carry__0_i_3_n_0\
    );
\tmp_19_fu_749_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088CCECECEE0"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => tmp_reg_2257(9),
      I2 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I3 => \tmp_19_fu_749_p2_carry__0_i_4_n_0\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_19_fu_749_p2_carry__0_i_1_n_0\
    );
\tmp_19_fu_749_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_8_reg_2266(10),
      O => \tmp_19_fu_749_p2_carry__0_i_2_n_0\
    );
\tmp_19_fu_749_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844221212118"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => tmp_reg_2257(9),
      I2 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I3 => \tmp_19_fu_749_p2_carry__0_i_4_n_0\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_19_fu_749_p2_carry__0_i_3_n_0\
    );
\tmp_19_fu_749_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      O => \tmp_19_fu_749_p2_carry__0_i_4_n_0\
    );
tmp_19_fu_749_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(7),
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => tmp_19_fu_749_p2_carry_i_9_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_19_fu_749_p2_carry_i_1_n_0
    );
tmp_19_fu_749_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_19_fu_749_p2_carry_i_10_n_0
    );
tmp_19_fu_749_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(5),
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => tmp_19_fu_749_p2_carry_i_10_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_19_fu_749_p2_carry_i_2_n_0
    );
tmp_19_fu_749_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(3),
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_19_fu_749_p2_carry_i_3_n_0
    );
tmp_19_fu_749_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => tmp_reg_2257(1),
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      O => tmp_19_fu_749_p2_carry_i_4_n_0
    );
tmp_19_fu_749_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(7),
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => tmp_19_fu_749_p2_carry_i_9_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_19_fu_749_p2_carry_i_5_n_0
    );
tmp_19_fu_749_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(5),
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => tmp_19_fu_749_p2_carry_i_10_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_19_fu_749_p2_carry_i_6_n_0
    );
tmp_19_fu_749_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(3),
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_19_fu_749_p2_carry_i_7_n_0
    );
tmp_19_fu_749_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => tmp_reg_2257(1),
      O => tmp_19_fu_749_p2_carry_i_8_n_0
    );
tmp_19_fu_749_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_19_fu_749_p2_carry_i_9_n_0
    );
\tmp_1_reg_2520[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_18_reg_2279(1),
      O => tmp_1_fu_569_p2(1)
    );
\tmp_1_reg_2520[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_18_reg_2279(1),
      I1 => tmp_18_reg_2279(2),
      O => tmp_1_fu_569_p2(2)
    );
\tmp_1_reg_2520[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_18_reg_2279(1),
      I1 => tmp_18_reg_2279(2),
      I2 => tmp_18_reg_2279(3),
      O => tmp_1_fu_569_p2(3)
    );
\tmp_1_reg_2520[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_18_reg_2279(2),
      I1 => tmp_18_reg_2279(1),
      I2 => tmp_18_reg_2279(3),
      I3 => tmp_18_reg_2279(4),
      O => tmp_1_fu_569_p2(4)
    );
\tmp_1_reg_2520[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_18_reg_2279(3),
      I1 => tmp_18_reg_2279(1),
      I2 => tmp_18_reg_2279(2),
      I3 => tmp_18_reg_2279(4),
      I4 => tmp_18_reg_2279(5),
      O => tmp_1_fu_569_p2(5)
    );
\tmp_1_reg_2520[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => tmp_18_reg_2279(2),
      I2 => tmp_18_reg_2279(1),
      I3 => tmp_18_reg_2279(3),
      I4 => tmp_18_reg_2279(5),
      I5 => tmp_18_reg_2279(6),
      O => tmp_1_fu_569_p2(6)
    );
\tmp_1_reg_2520[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_1_reg_2520[9]_i_2_n_0\,
      I1 => tmp_18_reg_2279(7),
      O => tmp_1_fu_569_p2(7)
    );
\tmp_1_reg_2520[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_1_reg_2520[9]_i_2_n_0\,
      I1 => tmp_18_reg_2279(7),
      I2 => tmp_18_reg_2279(8),
      O => tmp_1_fu_569_p2(8)
    );
\tmp_1_reg_2520[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_18_reg_2279(7),
      I1 => \tmp_1_reg_2520[9]_i_2_n_0\,
      I2 => tmp_18_reg_2279(8),
      I3 => tmp_18_reg_2279(9),
      O => tmp_1_fu_569_p2(9)
    );
\tmp_1_reg_2520[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tmp_18_reg_2279(6),
      I1 => tmp_18_reg_2279(4),
      I2 => tmp_18_reg_2279(2),
      I3 => tmp_18_reg_2279(1),
      I4 => tmp_18_reg_2279(3),
      I5 => tmp_18_reg_2279(5),
      O => \tmp_1_reg_2520[9]_i_2_n_0\
    );
\tmp_1_reg_2520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_18_reg_2279(0),
      Q => tmp_1_reg_2520(0),
      R => '0'
    );
\tmp_1_reg_2520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(1),
      Q => tmp_1_reg_2520(1),
      R => '0'
    );
\tmp_1_reg_2520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(2),
      Q => tmp_1_reg_2520(2),
      R => '0'
    );
\tmp_1_reg_2520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(3),
      Q => tmp_1_reg_2520(3),
      R => '0'
    );
\tmp_1_reg_2520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(4),
      Q => tmp_1_reg_2520(4),
      R => '0'
    );
\tmp_1_reg_2520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(5),
      Q => tmp_1_reg_2520(5),
      R => '0'
    );
\tmp_1_reg_2520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(6),
      Q => tmp_1_reg_2520(6),
      R => '0'
    );
\tmp_1_reg_2520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(7),
      Q => tmp_1_reg_2520(7),
      R => '0'
    );
\tmp_1_reg_2520_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(8),
      Q => tmp_1_reg_2520(8),
      R => '0'
    );
\tmp_1_reg_2520_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_1_fu_569_p2(9),
      Q => tmp_1_reg_2520(9),
      R => '0'
    );
tmp_22_fu_775_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_22_fu_775_p2_carry_n_0,
      CO(2) => tmp_22_fu_775_p2_carry_n_1,
      CO(1) => tmp_22_fu_775_p2_carry_n_2,
      CO(0) => tmp_22_fu_775_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_22_fu_775_p2_carry_i_1_n_0,
      DI(2) => tmp_22_fu_775_p2_carry_i_2_n_0,
      DI(1) => tmp_22_fu_775_p2_carry_i_3_n_0,
      DI(0) => tmp_22_fu_775_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_22_fu_775_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_22_fu_775_p2_carry_i_5_n_0,
      S(2) => tmp_22_fu_775_p2_carry_i_6_n_0,
      S(1) => tmp_22_fu_775_p2_carry_i_7_n_0,
      S(0) => tmp_22_fu_775_p2_carry_i_8_n_0
    );
\tmp_22_fu_775_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_22_fu_775_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_22_fu_775_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_fu_775_p2_carry__0_n_2\,
      CO(0) => \tmp_22_fu_775_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_22_fu_775_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_tmp_22_fu_775_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_22_fu_775_p2_carry__0_i_2_n_0\,
      S(0) => \tmp_22_fu_775_p2_carry__0_i_3_n_0\
    );
\tmp_22_fu_775_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088CCECECEE0"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => tmp_reg_2257(9),
      I2 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I3 => \tmp_22_fu_775_p2_carry__0_i_4_n_0\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_22_fu_775_p2_carry__0_i_1_n_0\
    );
\tmp_22_fu_775_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_8_reg_2266(10),
      O => \tmp_22_fu_775_p2_carry__0_i_2_n_0\
    );
\tmp_22_fu_775_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844221212118"
    )
        port map (
      I0 => tmp_reg_2257(8),
      I1 => tmp_reg_2257(9),
      I2 => \p_014_0_i_reg_513_reg_n_0_[8]\,
      I3 => \tmp_22_fu_775_p2_carry__0_i_4_n_0\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[9]\,
      O => \tmp_22_fu_775_p2_carry__0_i_3_n_0\
    );
\tmp_22_fu_775_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I2 => \i_V_reg_2563[6]_i_2_n_0\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      O => \tmp_22_fu_775_p2_carry__0_i_4_n_0\
    );
tmp_22_fu_775_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(7),
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => tmp_22_fu_775_p2_carry_i_9_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_22_fu_775_p2_carry_i_1_n_0
    );
tmp_22_fu_775_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_22_fu_775_p2_carry_i_10_n_0
    );
tmp_22_fu_775_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(5),
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => tmp_22_fu_775_p2_carry_i_10_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_22_fu_775_p2_carry_i_2_n_0
    );
tmp_22_fu_775_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088C8C8CCEE0E0E0"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(3),
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_22_fu_775_p2_carry_i_3_n_0
    );
tmp_22_fu_775_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB80"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => tmp_reg_2257(1),
      O => tmp_22_fu_775_p2_carry_i_4_n_0
    );
tmp_22_fu_775_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(7),
      I2 => \p_014_0_i_reg_513_reg_n_0_[6]\,
      I3 => tmp_22_fu_775_p2_carry_i_9_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[7]\,
      O => tmp_22_fu_775_p2_carry_i_5_n_0
    );
tmp_22_fu_775_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(5),
      I2 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I3 => tmp_22_fu_775_p2_carry_i_10_n_0,
      I4 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_22_fu_775_p2_carry_i_6_n_0
    );
tmp_22_fu_775_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8442424221181818"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(3),
      I2 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      O => tmp_22_fu_775_p2_carry_i_7_n_0
    );
tmp_22_fu_775_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1842"
    )
        port map (
      I0 => tmp_reg_2257(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => tmp_reg_2257(1),
      O => tmp_22_fu_775_p2_carry_i_8_n_0
    );
tmp_22_fu_775_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \p_014_0_i_reg_513_reg_n_0_[4]\,
      I1 => \p_014_0_i_reg_513_reg_n_0_[2]\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I4 => \p_014_0_i_reg_513_reg_n_0_[3]\,
      I5 => \p_014_0_i_reg_513_reg_n_0_[5]\,
      O => tmp_22_fu_775_p2_carry_i_9_n_0
    );
\tmp_23_reg_2515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(0),
      Q => tmp_23_reg_2515(0),
      R => '0'
    );
\tmp_23_reg_2515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(1),
      Q => tmp_23_reg_2515(1),
      R => '0'
    );
tmp_28_fu_917_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_28_fu_917_p2_carry_n_0,
      CO(2) => tmp_28_fu_917_p2_carry_n_1,
      CO(1) => tmp_28_fu_917_p2_carry_n_2,
      CO(0) => tmp_28_fu_917_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_28_fu_917_p2_carry_i_1_n_0,
      DI(2) => tmp_28_fu_917_p2_carry_i_2_n_0,
      DI(1) => tmp_28_fu_917_p2_carry_i_3_n_0,
      DI(0) => tmp_28_fu_917_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_28_fu_917_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_28_fu_917_p2_carry_i_5_n_0,
      S(2) => tmp_28_fu_917_p2_carry_i_6_n_0,
      S(1) => tmp_28_fu_917_p2_carry_i_7_n_0,
      S(0) => tmp_28_fu_917_p2_carry_i_8_n_0
    );
\tmp_28_fu_917_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_28_fu_917_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_28_fu_917_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_28_fu_917_p2,
      CO(0) => \tmp_28_fu_917_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_28_fu_917_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_28_fu_917_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_28_fu_917_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_28_fu_917_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_28_fu_917_p2_carry__0_i_4_n_0\
    );
\tmp_28_fu_917_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_18_reg_2279(10),
      I1 => k_buf_2_val_5_U_n_29,
      O => \tmp_28_fu_917_p2_carry__0_i_1_n_0\
    );
\tmp_28_fu_917_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_18_reg_2279(8),
      I1 => tmp_18_reg_2279(9),
      I2 => \p_027_0_i_reg_524_reg__0__0\(8),
      I3 => \tmp_28_fu_917_p2_carry__0_i_5_n_0\,
      I4 => \p_027_0_i_reg_524_reg__0__0\(9),
      O => \tmp_28_fu_917_p2_carry__0_i_2_n_0\
    );
\tmp_28_fu_917_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_18_reg_2279(10),
      I1 => k_buf_2_val_5_U_n_29,
      O => \tmp_28_fu_917_p2_carry__0_i_3_n_0\
    );
\tmp_28_fu_917_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_18_reg_2279(8),
      I1 => tmp_18_reg_2279(9),
      I2 => \p_027_0_i_reg_524_reg__0__0\(8),
      I3 => \tmp_28_fu_917_p2_carry__0_i_5_n_0\,
      I4 => \p_027_0_i_reg_524_reg__0__0\(9),
      O => \tmp_28_fu_917_p2_carry__0_i_4_n_0\
    );
\tmp_28_fu_917_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(6),
      I1 => k_buf_2_val_5_U_n_50,
      I2 => \p_027_0_i_reg_524_reg__0__0\(7),
      O => \tmp_28_fu_917_p2_carry__0_i_5_n_0\
    );
tmp_28_fu_917_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_18_reg_2279(6),
      I1 => tmp_18_reg_2279(7),
      I2 => \p_027_0_i_reg_524_reg__0__0\(6),
      I3 => k_buf_2_val_5_U_n_50,
      I4 => \p_027_0_i_reg_524_reg__0__0\(7),
      O => tmp_28_fu_917_p2_carry_i_1_n_0
    );
tmp_28_fu_917_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088CCEE0"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => tmp_18_reg_2279(5),
      I2 => \p_027_0_i_reg_524_reg__0__0\(4),
      I3 => tmp_28_fu_917_p2_carry_i_9_n_0,
      I4 => \p_027_0_i_reg_524_reg__0__0\(5),
      O => tmp_28_fu_917_p2_carry_i_2_n_0
    );
tmp_28_fu_917_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808088CCECECEE0"
    )
        port map (
      I0 => tmp_18_reg_2279(2),
      I1 => tmp_18_reg_2279(3),
      I2 => \p_027_0_i_reg_524_reg__0__0\(2),
      I3 => \p_027_0_i_reg_524_reg__0\(0),
      I4 => \p_027_0_i_reg_524_reg__0__0\(1),
      I5 => \p_027_0_i_reg_524_reg__0__0\(3),
      O => tmp_28_fu_917_p2_carry_i_3_n_0
    );
tmp_28_fu_917_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CE0"
    )
        port map (
      I0 => tmp_18_reg_2279(0),
      I1 => tmp_18_reg_2279(1),
      I2 => \p_027_0_i_reg_524_reg__0\(0),
      I3 => \p_027_0_i_reg_524_reg__0__0\(1),
      O => tmp_28_fu_917_p2_carry_i_4_n_0
    );
tmp_28_fu_917_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_18_reg_2279(6),
      I1 => tmp_18_reg_2279(7),
      I2 => \p_027_0_i_reg_524_reg__0__0\(6),
      I3 => k_buf_2_val_5_U_n_50,
      I4 => \p_027_0_i_reg_524_reg__0__0\(7),
      O => tmp_28_fu_917_p2_carry_i_5_n_0
    );
tmp_28_fu_917_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => tmp_18_reg_2279(5),
      I2 => \p_027_0_i_reg_524_reg__0__0\(4),
      I3 => tmp_28_fu_917_p2_carry_i_9_n_0,
      I4 => \p_027_0_i_reg_524_reg__0__0\(5),
      O => tmp_28_fu_917_p2_carry_i_6_n_0
    );
tmp_28_fu_917_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844221212118"
    )
        port map (
      I0 => tmp_18_reg_2279(2),
      I1 => tmp_18_reg_2279(3),
      I2 => \p_027_0_i_reg_524_reg__0__0\(2),
      I3 => \p_027_0_i_reg_524_reg__0\(0),
      I4 => \p_027_0_i_reg_524_reg__0__0\(1),
      I5 => \p_027_0_i_reg_524_reg__0__0\(3),
      O => tmp_28_fu_917_p2_carry_i_7_n_0
    );
tmp_28_fu_917_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => tmp_18_reg_2279(0),
      I1 => tmp_18_reg_2279(1),
      I2 => \p_027_0_i_reg_524_reg__0\(0),
      I3 => \p_027_0_i_reg_524_reg__0__0\(1),
      O => tmp_28_fu_917_p2_carry_i_8_n_0
    );
tmp_28_fu_917_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(2),
      I1 => \p_027_0_i_reg_524_reg__0\(0),
      I2 => \p_027_0_i_reg_524_reg__0__0\(1),
      I3 => \p_027_0_i_reg_524_reg__0__0\(3),
      O => tmp_28_fu_917_p2_carry_i_9_n_0
    );
tmp_30_fu_954_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_30_fu_954_p2_carry_n_0,
      CO(2) => tmp_30_fu_954_p2_carry_n_1,
      CO(1) => tmp_30_fu_954_p2_carry_n_2,
      CO(0) => tmp_30_fu_954_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_30_fu_954_p2_carry_i_1_n_0,
      DI(2) => tmp_30_fu_954_p2_carry_i_2_n_0,
      DI(1) => tmp_30_fu_954_p2_carry_i_3_n_0,
      DI(0) => tmp_30_fu_954_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_30_fu_954_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_30_fu_954_p2_carry_i_5_n_0,
      S(2) => tmp_30_fu_954_p2_carry_i_6_n_0,
      S(1) => tmp_30_fu_954_p2_carry_i_7_n_0,
      S(0) => tmp_30_fu_954_p2_carry_i_8_n_0
    );
\tmp_30_fu_954_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_30_fu_954_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_30_fu_954_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_30_fu_954_p2,
      CO(0) => \tmp_30_fu_954_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_30_fu_954_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_30_fu_954_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_30_fu_954_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_30_fu_954_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_30_fu_954_p2_carry__0_i_4_n_0\
    );
\tmp_30_fu_954_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFB"
    )
        port map (
      I0 => \p_027_0_i_reg_524_reg__0__0\(8),
      I1 => k_buf_2_val_5_U_n_52,
      I2 => \p_027_0_i_reg_524_reg__0__0\(7),
      I3 => \p_027_0_i_reg_524_reg__0__0\(9),
      I4 => k_buf_2_val_5_U_n_29,
      I5 => tmp_18_reg_2279(10),
      O => \tmp_30_fu_954_p2_carry__0_i_1_n_0\
    );
\tmp_30_fu_954_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_18_reg_2279(8),
      I1 => k_buf_2_val_5_U_n_53,
      I2 => k_buf_2_val_5_U_n_54,
      I3 => tmp_18_reg_2279(9),
      O => \tmp_30_fu_954_p2_carry__0_i_2_n_0\
    );
\tmp_30_fu_954_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAA9A"
    )
        port map (
      I0 => tmp_18_reg_2279(10),
      I1 => \p_027_0_i_reg_524_reg__0__0\(8),
      I2 => k_buf_2_val_5_U_n_52,
      I3 => \p_027_0_i_reg_524_reg__0__0\(7),
      I4 => \p_027_0_i_reg_524_reg__0__0\(9),
      I5 => k_buf_2_val_5_U_n_29,
      O => \tmp_30_fu_954_p2_carry__0_i_3_n_0\
    );
\tmp_30_fu_954_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_2279(8),
      I1 => k_buf_2_val_5_U_n_53,
      I2 => tmp_18_reg_2279(9),
      I3 => k_buf_2_val_5_U_n_54,
      O => \tmp_30_fu_954_p2_carry__0_i_4_n_0\
    );
tmp_30_fu_954_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_18_reg_2279(6),
      I1 => k_buf_2_val_5_U_n_49,
      I2 => k_buf_2_val_5_U_n_51,
      I3 => tmp_18_reg_2279(7),
      O => tmp_30_fu_954_p2_carry_i_1_n_0
    );
tmp_30_fu_954_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => k_buf_2_val_5_U_n_47,
      I2 => k_buf_2_val_5_U_n_48,
      I3 => tmp_18_reg_2279(5),
      O => tmp_30_fu_954_p2_carry_i_2_n_0
    );
tmp_30_fu_954_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_18_reg_2279(2),
      I1 => k_buf_2_val_5_U_n_56,
      I2 => k_buf_2_val_5_U_n_55,
      I3 => tmp_18_reg_2279(3),
      O => tmp_30_fu_954_p2_carry_i_3_n_0
    );
tmp_30_fu_954_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8CF0088"
    )
        port map (
      I0 => tmp_18_reg_2279(0),
      I1 => \p_027_0_i_reg_524_reg__0\(0),
      I2 => k_buf_2_val_5_U_n_29,
      I3 => \p_027_0_i_reg_524_reg__0__0\(1),
      I4 => tmp_18_reg_2279(1),
      O => tmp_30_fu_954_p2_carry_i_4_n_0
    );
tmp_30_fu_954_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_2279(6),
      I1 => k_buf_2_val_5_U_n_49,
      I2 => tmp_18_reg_2279(7),
      I3 => k_buf_2_val_5_U_n_51,
      O => tmp_30_fu_954_p2_carry_i_5_n_0
    );
tmp_30_fu_954_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => k_buf_2_val_5_U_n_47,
      I2 => tmp_18_reg_2279(5),
      I3 => k_buf_2_val_5_U_n_48,
      O => tmp_30_fu_954_p2_carry_i_6_n_0
    );
tmp_30_fu_954_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_18_reg_2279(2),
      I1 => k_buf_2_val_5_U_n_56,
      I2 => tmp_18_reg_2279(3),
      I3 => k_buf_2_val_5_U_n_55,
      O => tmp_30_fu_954_p2_carry_i_7_n_0
    );
tmp_30_fu_954_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42481812"
    )
        port map (
      I0 => tmp_18_reg_2279(0),
      I1 => tmp_18_reg_2279(1),
      I2 => \p_027_0_i_reg_524_reg__0\(0),
      I3 => k_buf_2_val_5_U_n_29,
      I4 => \p_027_0_i_reg_524_reg__0__0\(1),
      O => tmp_30_fu_954_p2_carry_i_8_n_0
    );
\tmp_3_reg_2535[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_src_rows_V_read_reg_64_reg[10]\(0),
      I1 => \p_src_rows_V_read_reg_64_reg[10]\(1),
      O => \tmp_3_reg_2535[1]_i_1_n_0\
    );
\tmp_3_reg_2535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_3_reg_2535[1]_i_1_n_0\,
      Q => tmp_3_reg_2535(1),
      R => '0'
    );
\tmp_40_reg_2736[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_18_in,
      I1 => \exitcond_reg_2628_reg_n_0_[0]\,
      I2 => or_cond_i_reg_2685,
      O => isneg_1_reg_27410
    );
\tmp_40_reg_2736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_0_in(0),
      Q => tmp_40_reg_2736(0),
      R => '0'
    );
\tmp_40_reg_2736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_0_in(1),
      Q => tmp_40_reg_2736(1),
      R => '0'
    );
\tmp_40_reg_2736_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_0_in(2),
      Q => tmp_40_reg_2736(2),
      R => '0'
    );
\tmp_44_reg_2603[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_reg_2515(0),
      I1 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      O => tmp_44_fu_817_p2(0)
    );
\tmp_44_reg_2603[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609F53AC9F60AC53"
    )
        port map (
      I0 => tmp_23_reg_2515(0),
      I1 => \tmp_17_fu_723_p2_carry__0_n_2\,
      I2 => \p_014_0_i_reg_513_reg_n_0_[0]\,
      I3 => \p_014_0_i_reg_513_reg_n_0_[1]\,
      I4 => tmp_128_0_cast_reg_2530(1),
      I5 => tmp_23_reg_2515(1),
      O => tmp_44_fu_817_p2(1)
    );
\tmp_44_reg_2603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => tmp_44_fu_817_p2(0),
      Q => tmp_44_reg_2603(0),
      R => '0'
    );
\tmp_44_reg_2603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \icmp_reg_2577[0]_i_1_n_0\,
      D => tmp_44_fu_817_p2(1),
      Q => tmp_44_reg_2603(1),
      R => '0'
    );
\tmp_55_reg_2752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_5_fu_1655_p2(8),
      Q => tmp_55_reg_2752(0),
      R => '0'
    );
\tmp_55_reg_2752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_5_fu_1655_p2(9),
      Q => tmp_55_reg_2752(1),
      R => '0'
    );
\tmp_55_reg_2752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_5_fu_1655_p2(10),
      Q => tmp_55_reg_2752(2),
      R => '0'
    );
\tmp_57_2_cast_reg_2549[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_18_reg_2279(0),
      O => tmp_57_2_fu_629_p2(1)
    );
\tmp_57_2_cast_reg_2549[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_18_reg_2279(0),
      I1 => tmp_18_reg_2279(1),
      O => \tmp_57_2_cast_reg_2549[2]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => tmp_18_reg_2279(1),
      I1 => tmp_18_reg_2279(0),
      I2 => tmp_18_reg_2279(2),
      O => \tmp_57_2_cast_reg_2549[3]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => tmp_18_reg_2279(2),
      I1 => tmp_18_reg_2279(0),
      I2 => tmp_18_reg_2279(1),
      I3 => tmp_18_reg_2279(3),
      O => \tmp_57_2_cast_reg_2549[4]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => tmp_18_reg_2279(3),
      I1 => tmp_18_reg_2279(1),
      I2 => tmp_18_reg_2279(0),
      I3 => tmp_18_reg_2279(2),
      I4 => tmp_18_reg_2279(4),
      O => \tmp_57_2_cast_reg_2549[5]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => tmp_18_reg_2279(2),
      I2 => tmp_18_reg_2279(0),
      I3 => tmp_18_reg_2279(1),
      I4 => tmp_18_reg_2279(3),
      I5 => tmp_18_reg_2279(5),
      O => \tmp_57_2_cast_reg_2549[6]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_57_2_cast_reg_2549[9]_i_3_n_0\,
      I1 => tmp_18_reg_2279(6),
      O => \tmp_57_2_cast_reg_2549[7]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => tmp_18_reg_2279(6),
      I1 => \tmp_57_2_cast_reg_2549[9]_i_3_n_0\,
      I2 => tmp_18_reg_2279(7),
      O => \tmp_57_2_cast_reg_2549[8]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_5_reg_502(1),
      I2 => tmp_5_reg_502(0),
      O => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\
    );
\tmp_57_2_cast_reg_2549[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => tmp_18_reg_2279(7),
      I1 => \tmp_57_2_cast_reg_2549[9]_i_3_n_0\,
      I2 => tmp_18_reg_2279(6),
      I3 => tmp_18_reg_2279(8),
      O => \tmp_57_2_cast_reg_2549[9]_i_2_n_0\
    );
\tmp_57_2_cast_reg_2549[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_18_reg_2279(4),
      I1 => tmp_18_reg_2279(2),
      I2 => tmp_18_reg_2279(0),
      I3 => tmp_18_reg_2279(1),
      I4 => tmp_18_reg_2279(3),
      I5 => tmp_18_reg_2279(5),
      O => \tmp_57_2_cast_reg_2549[9]_i_3_n_0\
    );
\tmp_57_2_cast_reg_2549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_57_2_fu_629_p2(1),
      Q => tmp_57_2_cast_reg_2549(1),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[2]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(2),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[3]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(3),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[4]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(4),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[5]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(5),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[6]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(6),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[7]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(7),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[8]_i_1_n_0\,
      Q => tmp_57_2_cast_reg_2549(8),
      R => '0'
    );
\tmp_57_2_cast_reg_2549_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => \tmp_57_2_cast_reg_2549[9]_i_2_n_0\,
      Q => tmp_57_2_cast_reg_2549(9),
      R => '0'
    );
\tmp_5_reg_502[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001A1A1A"
    )
        port map (
      I0 => tmp_5_reg_502(0),
      I1 => tmp_5_reg_502(1),
      I2 => ap_CS_fsm_state2,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_reg_grp_Filter2D_fu_44_ap_start,
      O => \tmp_5_reg_502[0]_i_1_n_0\
    );
\tmp_5_reg_502[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00787878"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_5_reg_502(0),
      I2 => tmp_5_reg_502(1),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_reg_grp_Filter2D_fu_44_ap_start,
      O => \tmp_5_reg_502[1]_i_1_n_0\
    );
\tmp_5_reg_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \tmp_5_reg_502[0]_i_1_n_0\,
      Q => tmp_5_reg_502(0),
      R => '0'
    );
\tmp_5_reg_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \tmp_5_reg_502[1]_i_1_n_0\,
      Q => tmp_5_reg_502(1),
      R => '0'
    );
\tmp_68_reg_2768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_s_fu_1969_p2(8),
      Q => tmp_68_reg_2768(0),
      R => '0'
    );
\tmp_68_reg_2768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_s_fu_1969_p2(9),
      Q => tmp_68_reg_2768(1),
      R => '0'
    );
\tmp_68_reg_2768_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => isneg_1_reg_27410,
      D => p_Val2_s_fu_1969_p2(10),
      Q => tmp_68_reg_2768(2),
      R => '0'
    );
\tmp_8_reg_2266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(10),
      Q => tmp_8_reg_2266(10),
      R => '0'
    );
\tmp_9_reg_2525[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_2257(1),
      O => tmp_9_fu_574_p2(1)
    );
\tmp_9_reg_2525[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_2257(1),
      I1 => tmp_reg_2257(2),
      O => tmp_9_fu_574_p2(2)
    );
\tmp_9_reg_2525[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_reg_2257(1),
      I1 => tmp_reg_2257(2),
      I2 => tmp_reg_2257(3),
      O => tmp_9_fu_574_p2(3)
    );
\tmp_9_reg_2525[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_reg_2257(2),
      I1 => tmp_reg_2257(1),
      I2 => tmp_reg_2257(3),
      I3 => tmp_reg_2257(4),
      O => tmp_9_fu_574_p2(4)
    );
\tmp_9_reg_2525[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_reg_2257(3),
      I1 => tmp_reg_2257(1),
      I2 => tmp_reg_2257(2),
      I3 => tmp_reg_2257(4),
      I4 => tmp_reg_2257(5),
      O => tmp_9_fu_574_p2(5)
    );
\tmp_9_reg_2525[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp_reg_2257(4),
      I1 => tmp_reg_2257(2),
      I2 => tmp_reg_2257(1),
      I3 => tmp_reg_2257(3),
      I4 => tmp_reg_2257(5),
      I5 => tmp_reg_2257(6),
      O => tmp_9_fu_574_p2(6)
    );
\tmp_9_reg_2525[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_reg_2525[9]_i_2_n_0\,
      I1 => tmp_reg_2257(7),
      O => tmp_9_fu_574_p2(7)
    );
\tmp_9_reg_2525[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_9_reg_2525[9]_i_2_n_0\,
      I1 => tmp_reg_2257(7),
      I2 => tmp_reg_2257(8),
      O => tmp_9_fu_574_p2(8)
    );
\tmp_9_reg_2525[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_reg_2257(7),
      I1 => \tmp_9_reg_2525[9]_i_2_n_0\,
      I2 => tmp_reg_2257(8),
      I3 => tmp_reg_2257(9),
      O => tmp_9_fu_574_p2(9)
    );
\tmp_9_reg_2525[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tmp_reg_2257(6),
      I1 => tmp_reg_2257(4),
      I2 => tmp_reg_2257(2),
      I3 => tmp_reg_2257(1),
      I4 => tmp_reg_2257(3),
      I5 => tmp_reg_2257(5),
      O => \tmp_9_reg_2525[9]_i_2_n_0\
    );
\tmp_9_reg_2525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_reg_2257(0),
      Q => tmp_9_reg_2525(0),
      R => '0'
    );
\tmp_9_reg_2525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(1),
      Q => tmp_9_reg_2525(1),
      R => '0'
    );
\tmp_9_reg_2525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(2),
      Q => tmp_9_reg_2525(2),
      R => '0'
    );
\tmp_9_reg_2525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(3),
      Q => tmp_9_reg_2525(3),
      R => '0'
    );
\tmp_9_reg_2525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(4),
      Q => tmp_9_reg_2525(4),
      R => '0'
    );
\tmp_9_reg_2525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(5),
      Q => tmp_9_reg_2525(5),
      R => '0'
    );
\tmp_9_reg_2525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(6),
      Q => tmp_9_reg_2525(6),
      R => '0'
    );
\tmp_9_reg_2525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(7),
      Q => tmp_9_reg_2525(7),
      R => '0'
    );
\tmp_9_reg_2525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(8),
      Q => tmp_9_reg_2525(8),
      R => '0'
    );
\tmp_9_reg_2525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_57_2_cast_reg_2549[9]_i_1_n_0\,
      D => tmp_9_fu_574_p2(9),
      Q => tmp_9_reg_2525(9),
      R => '0'
    );
\tmp_reg_2257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(0),
      Q => tmp_reg_2257(0),
      R => '0'
    );
\tmp_reg_2257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(1),
      Q => tmp_reg_2257(1),
      R => '0'
    );
\tmp_reg_2257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(2),
      Q => tmp_reg_2257(2),
      R => '0'
    );
\tmp_reg_2257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(3),
      Q => tmp_reg_2257(3),
      R => '0'
    );
\tmp_reg_2257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(4),
      Q => tmp_reg_2257(4),
      R => '0'
    );
\tmp_reg_2257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(5),
      Q => tmp_reg_2257(5),
      R => '0'
    );
\tmp_reg_2257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(6),
      Q => tmp_reg_2257(6),
      R => '0'
    );
\tmp_reg_2257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(7),
      Q => tmp_reg_2257(7),
      R => '0'
    );
\tmp_reg_2257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(8),
      Q => tmp_reg_2257(8),
      R => '0'
    );
\tmp_reg_2257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \tmp_18_reg_2279[10]_i_1_n_0\,
      D => \p_src_rows_V_read_reg_64_reg[10]\(9),
      Q => tmp_reg_2257(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_2_fu_250_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_274_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_2_fu_286_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_306_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_3_fu_282_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    \grp_Filter2D_fu_44_ap_done__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_U0_p_src_data_stream_0_V_read : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : out STD_LOGIC;
    \k_buf_1_val_4_d11__0\ : out STD_LOGIC;
    Sobel_U0_p_src_cols_V_read : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_4\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_5\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_6\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_7\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    Sobel_U0_ap_start : in STD_LOGIC;
    start_control_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_ap_start : in STD_LOGIC;
    start_for_Sobel_U0_full_n : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_2_full_n : in STD_LOGIC;
    img_1_data_stream_1_full_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    img_0_cols_V_channel_1_empty_n : in STD_LOGIC;
    img_0_rows_V_channel_1_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sobel_u0_p_src_cols_v_read\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_reg_grp_Filter2D_fu_44_ap_start : STD_LOGIC;
  signal grp_Filter2D_fu_44_n_59 : STD_LOGIC;
  signal grp_Filter2D_fu_44_n_60 : STD_LOGIC;
  signal p_src_cols_V_read_reg_69 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_src_rows_V_read_reg_64 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  Sobel_U0_p_src_cols_V_read <= \^sobel_u0_p_src_cols_v_read\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => grp_Filter2D_fu_44_n_59,
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
ap_reg_grp_Filter2D_fu_44_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => grp_Filter2D_fu_44_n_60,
      Q => ap_reg_grp_Filter2D_fu_44_ap_start,
      R => SS(0)
    );
grp_Filter2D_fu_44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
     port map (
      AXIvideo2Mat_U0_ap_start => AXIvideo2Mat_U0_ap_start,
      D(0) => \grp_Filter2D_fu_44_ap_done__0\,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => \^sobel_u0_p_src_cols_v_read\,
      Q(10 downto 0) => p_src_cols_V_read_reg_69(10 downto 0),
      \SRL_SIG_reg[0][0]\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_1\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]_2\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_3\,
      \SRL_SIG_reg[0][0]_4\ => \SRL_SIG_reg[0][0]_4\,
      \SRL_SIG_reg[0][0]_5\ => \SRL_SIG_reg[0][0]_5\,
      \SRL_SIG_reg[0][0]_6\ => \SRL_SIG_reg[0][0]_6\,
      \SRL_SIG_reg[0][0]_7\ => \SRL_SIG_reg[0][0]_7\,
      \SRL_SIG_reg[0][1]\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]_0\,
      \SRL_SIG_reg[0][1]_1\ => \SRL_SIG_reg[0][1]_1\,
      \SRL_SIG_reg[0][2]\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]_0\,
      \SRL_SIG_reg[0][2]_1\ => \SRL_SIG_reg[0][2]_1\,
      \SRL_SIG_reg[0][3]\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]_0\,
      \SRL_SIG_reg[0][3]_1\ => \SRL_SIG_reg[0][3]_1\,
      \SRL_SIG_reg[0][4]\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]_0\,
      \SRL_SIG_reg[0][4]_1\ => \SRL_SIG_reg[0][4]_1\,
      \SRL_SIG_reg[0][5]\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]_0\,
      \SRL_SIG_reg[0][5]_1\ => \SRL_SIG_reg[0][5]_1\,
      \SRL_SIG_reg[0][6]\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]_0\,
      \SRL_SIG_reg[0][6]_1\ => \SRL_SIG_reg[0][6]_1\,
      \SRL_SIG_reg[0][7]\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]_0\,
      \SRL_SIG_reg[0][7]_1\ => \SRL_SIG_reg[0][7]_1\,
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      SS(0) => SS(0),
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      Sobel_U0_p_src_data_stream_0_V_read => Sobel_U0_p_src_data_stream_0_V_read,
      aclk => aclk,
      \ap_CS_fsm_reg[1]_0\(1) => ap_NS_fsm(1),
      \ap_CS_fsm_reg[1]_0\(0) => grp_Filter2D_fu_44_n_59,
      \ap_CS_fsm_reg[1]_1\(1 downto 0) => \^q\(1 downto 0),
      ap_reg_grp_Filter2D_fu_44_ap_start => ap_reg_grp_Filter2D_fu_44_ap_start,
      ap_reg_grp_Filter2D_fu_44_ap_start_reg => grp_Filter2D_fu_44_n_60,
      aresetn => aresetn,
      img_0_cols_V_channel_1_empty_n => img_0_cols_V_channel_1_empty_n,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_rows_V_channel_1_empty_n => img_0_rows_V_channel_1_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      img_1_data_stream_2_full_n => img_1_data_stream_2_full_n,
      \k_buf_1_val_4_d11__0\ => \k_buf_1_val_4_d11__0\,
      mOutPtr110_out => mOutPtr110_out,
      \p_src_rows_V_read_reg_64_reg[10]\(10 downto 0) => p_src_rows_V_read_reg_64(10 downto 0),
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_4(7 downto 0),
      \right_border_buf_0_2_fu_250_reg[7]_0\(7 downto 0) => \right_border_buf_0_2_fu_250_reg[7]\(7 downto 0),
      \right_border_buf_1_2_fu_286_reg[7]_0\(7 downto 0) => \right_border_buf_1_2_fu_286_reg[7]\(7 downto 0),
      \right_border_buf_1_s_fu_274_reg[7]_0\(7 downto 0) => \right_border_buf_1_s_fu_274_reg[7]\(7 downto 0),
      \right_border_buf_2_3_fu_282_reg[7]_0\(7 downto 0) => \right_border_buf_2_3_fu_282_reg[7]\(7 downto 0),
      \right_border_buf_2_5_fu_306_reg[7]_0\(7 downto 0) => \right_border_buf_2_5_fu_306_reg[7]\(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_0,
      shiftReg_ce_1 => shiftReg_ce_1,
      start_control_reg => start_control_reg,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n
    );
\p_src_cols_V_read_reg_69_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(0),
      Q => p_src_cols_V_read_reg_69(0),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(10),
      Q => p_src_cols_V_read_reg_69(10),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(1),
      Q => p_src_cols_V_read_reg_69(1),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(2),
      Q => p_src_cols_V_read_reg_69(2),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(3),
      Q => p_src_cols_V_read_reg_69(3),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(4),
      Q => p_src_cols_V_read_reg_69(4),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(5),
      Q => p_src_cols_V_read_reg_69(5),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(6),
      Q => p_src_cols_V_read_reg_69(6),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(7),
      Q => p_src_cols_V_read_reg_69(7),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(8),
      Q => p_src_cols_V_read_reg_69(8),
      R => '0'
    );
\p_src_cols_V_read_reg_69_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => \SRL_SIG_reg[1][10]\(9),
      Q => p_src_cols_V_read_reg_69(9),
      R => '0'
    );
\p_src_rows_V_read_reg_64[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_0_rows_V_channel_1_empty_n,
      I2 => Sobel_U0_ap_start,
      I3 => img_0_cols_V_channel_1_empty_n,
      O => \^sobel_u0_p_src_cols_v_read\
    );
\p_src_rows_V_read_reg_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(0),
      Q => p_src_rows_V_read_reg_64(0),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(10),
      Q => p_src_rows_V_read_reg_64(10),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(1),
      Q => p_src_rows_V_read_reg_64(1),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(2),
      Q => p_src_rows_V_read_reg_64(2),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(3),
      Q => p_src_rows_V_read_reg_64(3),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(4),
      Q => p_src_rows_V_read_reg_64(4),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(5),
      Q => p_src_rows_V_read_reg_64(5),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(6),
      Q => p_src_rows_V_read_reg_64(6),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(7),
      Q => p_src_rows_V_read_reg_64(7),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(8),
      Q => p_src_rows_V_read_reg_64(8),
      R => '0'
    );
\p_src_rows_V_read_reg_64_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^sobel_u0_p_src_cols_v_read\,
      D => D(9),
      Q => p_src_rows_V_read_reg_64(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_i_reg_286_reg[0]\ : out STD_LOGIC;
    sig_image_core_output_V_user_V_din : out STD_LOGIC;
    sig_image_core_output_V_last_V_din : out STD_LOGIC;
    img_1_data_stream_0_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \index_reg[2]\ : out STD_LOGIC;
    sig_image_core_input_V_dest_V_read : out STD_LOGIC;
    sig_image_core_output_V_dest_V_write : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p2_reg[31]\ : out STD_LOGIC;
    \data_p2_reg[30]\ : out STD_LOGIC;
    \data_p2_reg[26]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \index_reg[2]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    sig_image_core_input_V_last_V_dout : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    sig_image_core_input_V_user_V_dout : in STD_LOGIC;
    \AXI_video_strm_V_id_V0_status20_out__5\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \fifo_write__0\ : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    full_reg_1 : in STD_LOGIC;
    full_reg_2 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_ready : in STD_LOGIC;
    rows : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cols : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXIvideo2Mat_U0_ap_start : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_2_V_write : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_3 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_4 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_5 : STD_LOGIC;
  signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
  signal Mat2AXIvideo_U0_img_cols_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_0 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_14 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_5 : STD_LOGIC;
  signal Sobel_U0_ap_start : STD_LOGIC;
  signal Sobel_U0_n_51 : STD_LOGIC;
  signal Sobel_U0_n_54 : STD_LOGIC;
  signal Sobel_U0_n_56 : STD_LOGIC;
  signal Sobel_U0_n_58 : STD_LOGIC;
  signal Sobel_U0_n_61 : STD_LOGIC;
  signal Sobel_U0_n_62 : STD_LOGIC;
  signal Sobel_U0_n_63 : STD_LOGIC;
  signal Sobel_U0_n_64 : STD_LOGIC;
  signal Sobel_U0_n_65 : STD_LOGIC;
  signal Sobel_U0_n_66 : STD_LOGIC;
  signal Sobel_U0_n_67 : STD_LOGIC;
  signal Sobel_U0_n_68 : STD_LOGIC;
  signal Sobel_U0_n_69 : STD_LOGIC;
  signal Sobel_U0_n_70 : STD_LOGIC;
  signal Sobel_U0_n_71 : STD_LOGIC;
  signal Sobel_U0_n_72 : STD_LOGIC;
  signal Sobel_U0_n_73 : STD_LOGIC;
  signal Sobel_U0_n_74 : STD_LOGIC;
  signal Sobel_U0_n_75 : STD_LOGIC;
  signal Sobel_U0_n_76 : STD_LOGIC;
  signal Sobel_U0_n_77 : STD_LOGIC;
  signal Sobel_U0_n_78 : STD_LOGIC;
  signal Sobel_U0_n_79 : STD_LOGIC;
  signal Sobel_U0_n_80 : STD_LOGIC;
  signal Sobel_U0_n_81 : STD_LOGIC;
  signal Sobel_U0_n_82 : STD_LOGIC;
  signal Sobel_U0_n_83 : STD_LOGIC;
  signal Sobel_U0_n_84 : STD_LOGIC;
  signal Sobel_U0_n_85 : STD_LOGIC;
  signal Sobel_U0_n_86 : STD_LOGIC;
  signal Sobel_U0_n_87 : STD_LOGIC;
  signal Sobel_U0_p_src_cols_V_read : STD_LOGIC;
  signal Sobel_U0_p_src_data_stream_0_V_read : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_2 : STD_LOGIC;
  signal ap_condition_185 : STD_LOGIC;
  signal \grp_Filter2D_fu_44/k_buf_0_val_3_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_44/k_buf_0_val_4_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_44/k_buf_1_val_3_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_44/k_buf_1_val_4_d11__0\ : STD_LOGIC;
  signal \grp_Filter2D_fu_44/k_buf_1_val_4_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_44/k_buf_2_val_3_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_44/k_buf_2_val_4_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_44_ap_done__0\ : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_10 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_11 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_12 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_13 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_3 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_4 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_5 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_6 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_7 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_8 : STD_LOGIC;
  signal img_0_cols_V_channel_1_U_n_9 : STD_LOGIC;
  signal img_0_cols_V_channel_1_empty_n : STD_LOGIC;
  signal img_0_cols_V_channel_1_full_n : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_10 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_11 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_12 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_2 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_3 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_4 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_5 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_6 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_7 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_8 : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_9 : STD_LOGIC;
  signal img_0_cols_V_channel_empty_n : STD_LOGIC;
  signal img_0_cols_V_channel_full_n : STD_LOGIC;
  signal img_0_data_stream_0_U_n_10 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_11 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_12 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_13 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_14 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_15 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_16 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_17 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_2 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_3 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_4 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_5 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_6 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_7 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_8 : STD_LOGIC;
  signal img_0_data_stream_0_U_n_9 : STD_LOGIC;
  signal img_0_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_0_empty_n : STD_LOGIC;
  signal img_0_data_stream_0_full_n : STD_LOGIC;
  signal img_0_data_stream_1_U_n_10 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_11 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_12 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_13 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_14 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_15 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_16 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_17 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_2 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_3 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_4 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_5 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_6 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_7 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_8 : STD_LOGIC;
  signal img_0_data_stream_1_U_n_9 : STD_LOGIC;
  signal img_0_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_1_empty_n : STD_LOGIC;
  signal img_0_data_stream_1_full_n : STD_LOGIC;
  signal img_0_data_stream_2_U_n_10 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_11 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_12 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_13 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_14 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_15 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_16 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_17 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_2 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_3 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_4 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_5 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_6 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_7 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_8 : STD_LOGIC;
  signal img_0_data_stream_2_U_n_9 : STD_LOGIC;
  signal img_0_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_2_empty_n : STD_LOGIC;
  signal img_0_data_stream_2_full_n : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_10 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_11 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_12 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_2 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_3 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_4 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_5 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_6 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_7 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_8 : STD_LOGIC;
  signal img_0_rows_V_channel_1_U_n_9 : STD_LOGIC;
  signal img_0_rows_V_channel_1_empty_n : STD_LOGIC;
  signal img_0_rows_V_channel_1_full_n : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_10 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_11 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_12 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_13 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_14 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_15 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_16 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_2 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_3 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_4 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_5 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_6 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_7 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_8 : STD_LOGIC;
  signal img_0_rows_V_channel_U_n_9 : STD_LOGIC;
  signal img_0_rows_V_channel_empty_n : STD_LOGIC;
  signal img_0_rows_V_channel_full_n : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_10 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_11 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_2 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_23 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_3 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_4 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_5 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_6 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_7 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_8 : STD_LOGIC;
  signal img_1_cols_V_channel_U_n_9 : STD_LOGIC;
  signal img_1_cols_V_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal img_1_cols_V_channel_empty_n : STD_LOGIC;
  signal img_1_cols_V_channel_full_n : STD_LOGIC;
  signal img_1_data_stream_0_full_n : STD_LOGIC;
  signal img_1_data_stream_1_empty_n : STD_LOGIC;
  signal img_1_data_stream_1_full_n : STD_LOGIC;
  signal img_1_data_stream_2_empty_n : STD_LOGIC;
  signal img_1_data_stream_2_full_n : STD_LOGIC;
  signal img_1_rows_V_channel_U_n_2 : STD_LOGIC;
  signal img_1_rows_V_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal img_1_rows_V_channel_empty_n : STD_LOGIC;
  signal img_1_rows_V_channel_full_n : STD_LOGIC;
  signal img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_3 : STD_LOGIC;
  signal mOutPtr110_out_4 : STD_LOGIC;
  signal real_start_status_reg : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal \^sig_image_core_output_v_dest_v_write\ : STD_LOGIC;
  signal start_control_reg : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_Mat2AXIxdS_U_n_2 : STD_LOGIC;
  signal start_for_Sobel_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
begin
  AS(0) <= \^as\(0);
  sig_image_core_output_V_dest_V_write <= \^sig_image_core_output_v_dest_v_write\;
AXIvideo2Mat_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
     port map (
      \AXI_video_strm_V_id_V0_status20_out__5\ => \AXI_video_strm_V_id_V0_status20_out__5\,
      AXIvideo2Mat_U0_ap_start => AXIvideo2Mat_U0_ap_start,
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(10) => img_0_cols_V_channel_U_n_2,
      D(9) => img_0_cols_V_channel_U_n_3,
      D(8) => img_0_cols_V_channel_U_n_4,
      D(7) => img_0_cols_V_channel_U_n_5,
      D(6) => img_0_cols_V_channel_U_n_6,
      D(5) => img_0_cols_V_channel_U_n_7,
      D(4) => img_0_cols_V_channel_U_n_8,
      D(3) => img_0_cols_V_channel_U_n_9,
      D(2) => img_0_cols_V_channel_U_n_10,
      D(1) => img_0_cols_V_channel_U_n_11,
      D(0) => img_0_cols_V_channel_U_n_12,
      Q(0) => Q(0),
      \SRL_SIG_reg[1][10]\(10) => img_0_rows_V_channel_U_n_2,
      \SRL_SIG_reg[1][10]\(9) => img_0_rows_V_channel_U_n_3,
      \SRL_SIG_reg[1][10]\(8) => img_0_rows_V_channel_U_n_4,
      \SRL_SIG_reg[1][10]\(7) => img_0_rows_V_channel_U_n_5,
      \SRL_SIG_reg[1][10]\(6) => img_0_rows_V_channel_U_n_6,
      \SRL_SIG_reg[1][10]\(5) => img_0_rows_V_channel_U_n_7,
      \SRL_SIG_reg[1][10]\(4) => img_0_rows_V_channel_U_n_8,
      \SRL_SIG_reg[1][10]\(3) => img_0_rows_V_channel_U_n_9,
      \SRL_SIG_reg[1][10]\(2) => img_0_rows_V_channel_U_n_10,
      \SRL_SIG_reg[1][10]\(1) => img_0_rows_V_channel_U_n_11,
      \SRL_SIG_reg[1][10]\(0) => img_0_rows_V_channel_U_n_12,
      SS(0) => \^as\(0),
      aclk => aclk,
      \ap_CS_fsm_reg[1]_0\(0) => D(0),
      ap_condition_185 => ap_condition_185,
      aresetn => aresetn,
      \fifo_write__0\ => \fifo_write__0\,
      img_0_cols_V_channel_1_full_n => img_0_cols_V_channel_1_full_n,
      img_0_cols_V_channel_empty_n => img_0_cols_V_channel_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      img_0_rows_V_channel_1_full_n => img_0_rows_V_channel_1_full_n,
      img_0_rows_V_channel_empty_n => img_0_rows_V_channel_empty_n,
      img_data_stream_0_V_din(23 downto 0) => img_data_stream_0_V_din(23 downto 0),
      \index_reg[2]\ => \index_reg[2]\,
      internal_empty_n_reg => AXIvideo2Mat_U0_n_3,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_5,
      \out\(23 downto 0) => \out\(23 downto 0),
      real_start_status_reg => real_start_status_reg,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      sig_image_core_input_V_last_V_dout => sig_image_core_input_V_last_V_dout,
      sig_image_core_input_V_user_V_dout => sig_image_core_input_V_user_V_dout,
      start_control_reg => start_control_reg,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n,
      \tmp_reg_408_reg[0]_0\ => AXIvideo2Mat_U0_n_4
    );
AXIvideo2Mat_U0_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => AXIvideo2Mat_U0_ap_start,
      R => \^as\(0)
    );
Block_Mat_exit45_pro_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit45_pro
     port map (
      SS(0) => \^as\(0),
      aclk => aclk,
      internal_full_n_reg => start_for_Mat2AXIxdS_U_n_2,
      start_once_reg => start_once_reg
    );
Mat2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
     port map (
      CO(0) => Mat2AXIvideo_U0_n_0,
      D(9) => img_1_cols_V_channel_U_n_2,
      D(8) => img_1_cols_V_channel_U_n_3,
      D(7) => img_1_cols_V_channel_U_n_4,
      D(6) => img_1_cols_V_channel_U_n_5,
      D(5) => img_1_cols_V_channel_U_n_6,
      D(4) => img_1_cols_V_channel_U_n_7,
      D(3) => img_1_cols_V_channel_U_n_8,
      D(2) => img_1_cols_V_channel_U_n_9,
      D(1) => img_1_cols_V_channel_U_n_10,
      D(0) => img_1_cols_V_channel_U_n_11,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => Mat2AXIvideo_U0_n_5,
      SS(0) => \^as\(0),
      aclk => aclk,
      aresetn => aresetn,
      \data_p2_reg[26]\ => \data_p2_reg[26]\,
      \data_p2_reg[30]\ => \data_p2_reg[30]\,
      \data_p2_reg[31]\ => \data_p2_reg[31]\,
      \exitcond_i_reg_286_reg[0]_0\ => \exitcond_i_reg_286_reg[0]\,
      full_reg => full_reg,
      full_reg_0 => full_reg_0,
      full_reg_1 => full_reg_1,
      full_reg_2 => full_reg_2,
      img_1_cols_V_channel_empty_n => img_1_cols_V_channel_empty_n,
      img_1_data_stream_1_empty_n => img_1_data_stream_1_empty_n,
      img_1_data_stream_2_empty_n => img_1_data_stream_2_empty_n,
      img_1_rows_V_channel_empty_n => img_1_rows_V_channel_empty_n,
      \index_reg[2]\ => \index_reg[2]_0\,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_full_n_reg => img_1_rows_V_channel_U_n_2,
      internal_full_n_reg_0(10 downto 0) => img_1_rows_V_channel_dout(10 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \out\(10 downto 0) => img_1_cols_V_channel_dout(10 downto 0),
      p_0_in => p_0_in,
      \r_V_reg_272_reg[10]_0\ => Mat2AXIvideo_U0_n_14,
      s_ready => s_ready,
      sel => sel,
      sig_image_core_output_V_last_V_din => sig_image_core_output_V_last_V_din,
      sig_image_core_output_V_user_V_din => sig_image_core_output_V_user_V_din,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      \tmp_user_V_fu_96_reg[0]_0\ => \^sig_image_core_output_v_dest_v_write\
    );
Sobel_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel
     port map (
      AXIvideo2Mat_U0_ap_start => AXIvideo2Mat_U0_ap_start,
      D(10) => img_0_rows_V_channel_1_U_n_2,
      D(9) => img_0_rows_V_channel_1_U_n_3,
      D(8) => img_0_rows_V_channel_1_U_n_4,
      D(7) => img_0_rows_V_channel_1_U_n_5,
      D(6) => img_0_rows_V_channel_1_U_n_6,
      D(5) => img_0_rows_V_channel_1_U_n_7,
      D(4) => img_0_rows_V_channel_1_U_n_8,
      D(3) => img_0_rows_V_channel_1_U_n_9,
      D(2) => img_0_rows_V_channel_1_U_n_10,
      D(1) => img_0_rows_V_channel_1_U_n_11,
      D(0) => img_0_rows_V_channel_1_U_n_12,
      DIADI(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_44/k_buf_0_val_3_q0\(7 downto 0),
      Q(1) => ap_CS_fsm_state2_2,
      Q(0) => Sobel_U0_n_51,
      \SRL_SIG_reg[0][0]\ => Sobel_U0_n_54,
      \SRL_SIG_reg[0][0]_0\ => Sobel_U0_n_56,
      \SRL_SIG_reg[0][0]_1\ => Sobel_U0_n_58,
      \SRL_SIG_reg[0][0]_2\ => Sobel_U0_n_61,
      \SRL_SIG_reg[0][0]_3\ => Sobel_U0_n_62,
      \SRL_SIG_reg[0][0]_4\ => Sobel_U0_n_63,
      \SRL_SIG_reg[0][0]_5\ => Sobel_U0_n_64,
      \SRL_SIG_reg[0][0]_6\ => Sobel_U0_n_72,
      \SRL_SIG_reg[0][0]_7\ => Sobel_U0_n_80,
      \SRL_SIG_reg[0][1]\ => Sobel_U0_n_65,
      \SRL_SIG_reg[0][1]_0\ => Sobel_U0_n_73,
      \SRL_SIG_reg[0][1]_1\ => Sobel_U0_n_81,
      \SRL_SIG_reg[0][2]\ => Sobel_U0_n_66,
      \SRL_SIG_reg[0][2]_0\ => Sobel_U0_n_74,
      \SRL_SIG_reg[0][2]_1\ => Sobel_U0_n_82,
      \SRL_SIG_reg[0][3]\ => Sobel_U0_n_67,
      \SRL_SIG_reg[0][3]_0\ => Sobel_U0_n_75,
      \SRL_SIG_reg[0][3]_1\ => Sobel_U0_n_83,
      \SRL_SIG_reg[0][4]\ => Sobel_U0_n_68,
      \SRL_SIG_reg[0][4]_0\ => Sobel_U0_n_76,
      \SRL_SIG_reg[0][4]_1\ => Sobel_U0_n_84,
      \SRL_SIG_reg[0][5]\ => Sobel_U0_n_69,
      \SRL_SIG_reg[0][5]_0\ => Sobel_U0_n_77,
      \SRL_SIG_reg[0][5]_1\ => Sobel_U0_n_85,
      \SRL_SIG_reg[0][6]\ => Sobel_U0_n_70,
      \SRL_SIG_reg[0][6]_0\ => Sobel_U0_n_78,
      \SRL_SIG_reg[0][6]_1\ => Sobel_U0_n_86,
      \SRL_SIG_reg[0][7]\ => Sobel_U0_n_71,
      \SRL_SIG_reg[0][7]_0\ => Sobel_U0_n_79,
      \SRL_SIG_reg[0][7]_1\ => Sobel_U0_n_87,
      \SRL_SIG_reg[1][10]\(10) => img_0_cols_V_channel_1_U_n_3,
      \SRL_SIG_reg[1][10]\(9) => img_0_cols_V_channel_1_U_n_4,
      \SRL_SIG_reg[1][10]\(8) => img_0_cols_V_channel_1_U_n_5,
      \SRL_SIG_reg[1][10]\(7) => img_0_cols_V_channel_1_U_n_6,
      \SRL_SIG_reg[1][10]\(6) => img_0_cols_V_channel_1_U_n_7,
      \SRL_SIG_reg[1][10]\(5) => img_0_cols_V_channel_1_U_n_8,
      \SRL_SIG_reg[1][10]\(4) => img_0_cols_V_channel_1_U_n_9,
      \SRL_SIG_reg[1][10]\(3) => img_0_cols_V_channel_1_U_n_10,
      \SRL_SIG_reg[1][10]\(2) => img_0_cols_V_channel_1_U_n_11,
      \SRL_SIG_reg[1][10]\(1) => img_0_cols_V_channel_1_U_n_12,
      \SRL_SIG_reg[1][10]\(0) => img_0_cols_V_channel_1_U_n_13,
      \SRL_SIG_reg[1][7]\(7 downto 0) => img_0_data_stream_1_dout(7 downto 0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => img_0_data_stream_2_dout(7 downto 0),
      SS(0) => \^as\(0),
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      Sobel_U0_p_src_cols_V_read => Sobel_U0_p_src_cols_V_read,
      Sobel_U0_p_src_data_stream_0_V_read => Sobel_U0_p_src_data_stream_0_V_read,
      aclk => aclk,
      aresetn => aresetn,
      \grp_Filter2D_fu_44_ap_done__0\ => \grp_Filter2D_fu_44_ap_done__0\,
      img_0_cols_V_channel_1_empty_n => img_0_cols_V_channel_1_empty_n,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_rows_V_channel_1_empty_n => img_0_rows_V_channel_1_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      img_1_data_stream_2_full_n => img_1_data_stream_2_full_n,
      \k_buf_1_val_4_d11__0\ => \grp_Filter2D_fu_44/k_buf_1_val_4_d11__0\,
      mOutPtr110_out => mOutPtr110_out_3,
      ram_reg(7) => img_0_data_stream_0_U_n_2,
      ram_reg(6) => img_0_data_stream_0_U_n_3,
      ram_reg(5) => img_0_data_stream_0_U_n_4,
      ram_reg(4) => img_0_data_stream_0_U_n_5,
      ram_reg(3) => img_0_data_stream_0_U_n_6,
      ram_reg(2) => img_0_data_stream_0_U_n_7,
      ram_reg(1) => img_0_data_stream_0_U_n_8,
      ram_reg(0) => img_0_data_stream_0_U_n_9,
      ram_reg_0(7) => img_0_data_stream_0_U_n_10,
      ram_reg_0(6) => img_0_data_stream_0_U_n_11,
      ram_reg_0(5) => img_0_data_stream_0_U_n_12,
      ram_reg_0(4) => img_0_data_stream_0_U_n_13,
      ram_reg_0(3) => img_0_data_stream_0_U_n_14,
      ram_reg_0(2) => img_0_data_stream_0_U_n_15,
      ram_reg_0(1) => img_0_data_stream_0_U_n_16,
      ram_reg_0(0) => img_0_data_stream_0_U_n_17,
      ram_reg_1(7) => img_0_data_stream_1_U_n_2,
      ram_reg_1(6) => img_0_data_stream_1_U_n_3,
      ram_reg_1(5) => img_0_data_stream_1_U_n_4,
      ram_reg_1(4) => img_0_data_stream_1_U_n_5,
      ram_reg_1(3) => img_0_data_stream_1_U_n_6,
      ram_reg_1(2) => img_0_data_stream_1_U_n_7,
      ram_reg_1(1) => img_0_data_stream_1_U_n_8,
      ram_reg_1(0) => img_0_data_stream_1_U_n_9,
      ram_reg_2(7) => img_0_data_stream_1_U_n_10,
      ram_reg_2(6) => img_0_data_stream_1_U_n_11,
      ram_reg_2(5) => img_0_data_stream_1_U_n_12,
      ram_reg_2(4) => img_0_data_stream_1_U_n_13,
      ram_reg_2(3) => img_0_data_stream_1_U_n_14,
      ram_reg_2(2) => img_0_data_stream_1_U_n_15,
      ram_reg_2(1) => img_0_data_stream_1_U_n_16,
      ram_reg_2(0) => img_0_data_stream_1_U_n_17,
      ram_reg_3(7) => img_0_data_stream_2_U_n_2,
      ram_reg_3(6) => img_0_data_stream_2_U_n_3,
      ram_reg_3(5) => img_0_data_stream_2_U_n_4,
      ram_reg_3(4) => img_0_data_stream_2_U_n_5,
      ram_reg_3(3) => img_0_data_stream_2_U_n_6,
      ram_reg_3(2) => img_0_data_stream_2_U_n_7,
      ram_reg_3(1) => img_0_data_stream_2_U_n_8,
      ram_reg_3(0) => img_0_data_stream_2_U_n_9,
      ram_reg_4(7) => img_0_data_stream_2_U_n_10,
      ram_reg_4(6) => img_0_data_stream_2_U_n_11,
      ram_reg_4(5) => img_0_data_stream_2_U_n_12,
      ram_reg_4(4) => img_0_data_stream_2_U_n_13,
      ram_reg_4(3) => img_0_data_stream_2_U_n_14,
      ram_reg_4(2) => img_0_data_stream_2_U_n_15,
      ram_reg_4(1) => img_0_data_stream_2_U_n_16,
      ram_reg_4(0) => img_0_data_stream_2_U_n_17,
      \right_border_buf_0_2_fu_250_reg[7]\(7 downto 0) => \grp_Filter2D_fu_44/k_buf_0_val_4_q0\(7 downto 0),
      \right_border_buf_1_2_fu_286_reg[7]\(7 downto 0) => \grp_Filter2D_fu_44/k_buf_1_val_4_q0\(7 downto 0),
      \right_border_buf_1_s_fu_274_reg[7]\(7 downto 0) => \grp_Filter2D_fu_44/k_buf_1_val_3_q0\(7 downto 0),
      \right_border_buf_2_3_fu_282_reg[7]\(7 downto 0) => \grp_Filter2D_fu_44/k_buf_2_val_4_q0\(7 downto 0),
      \right_border_buf_2_5_fu_306_reg[7]\(7 downto 0) => \grp_Filter2D_fu_44/k_buf_2_val_3_q0\(7 downto 0),
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => shiftReg_ce_0,
      shiftReg_ce_1 => shiftReg_ce,
      start_control_reg => start_control_reg,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n
    );
img_0_cols_V_channel_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_tde
     port map (
      AXIvideo2Mat_U0_ap_start => AXIvideo2Mat_U0_ap_start,
      D(10) => img_0_cols_V_channel_U_n_2,
      D(9) => img_0_cols_V_channel_U_n_3,
      D(8) => img_0_cols_V_channel_U_n_4,
      D(7) => img_0_cols_V_channel_U_n_5,
      D(6) => img_0_cols_V_channel_U_n_6,
      D(5) => img_0_cols_V_channel_U_n_7,
      D(4) => img_0_cols_V_channel_U_n_8,
      D(3) => img_0_cols_V_channel_U_n_9,
      D(2) => img_0_cols_V_channel_U_n_10,
      D(1) => img_0_cols_V_channel_U_n_11,
      D(0) => img_0_cols_V_channel_U_n_12,
      Q(0) => Sobel_U0_n_51,
      SS(0) => \^as\(0),
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      Sobel_U0_p_src_cols_V_read => Sobel_U0_p_src_cols_V_read,
      aclk => aclk,
      \ap_CS_fsm_reg[0]\ => AXIvideo2Mat_U0_n_4,
      ap_condition_185 => ap_condition_185,
      aresetn => aresetn,
      img_0_cols_V_channel_1_empty_n => img_0_cols_V_channel_1_empty_n,
      img_0_cols_V_channel_1_full_n => img_0_cols_V_channel_1_full_n,
      img_0_cols_V_channel_empty_n => img_0_cols_V_channel_empty_n,
      img_0_rows_V_channel_1_empty_n => img_0_rows_V_channel_1_empty_n,
      img_0_rows_V_channel_1_full_n => img_0_rows_V_channel_1_full_n,
      img_0_rows_V_channel_empty_n => img_0_rows_V_channel_empty_n,
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_3,
      \p_src_cols_V_read_reg_69_reg[10]\(10) => img_0_cols_V_channel_1_U_n_3,
      \p_src_cols_V_read_reg_69_reg[10]\(9) => img_0_cols_V_channel_1_U_n_4,
      \p_src_cols_V_read_reg_69_reg[10]\(8) => img_0_cols_V_channel_1_U_n_5,
      \p_src_cols_V_read_reg_69_reg[10]\(7) => img_0_cols_V_channel_1_U_n_6,
      \p_src_cols_V_read_reg_69_reg[10]\(6) => img_0_cols_V_channel_1_U_n_7,
      \p_src_cols_V_read_reg_69_reg[10]\(5) => img_0_cols_V_channel_1_U_n_8,
      \p_src_cols_V_read_reg_69_reg[10]\(4) => img_0_cols_V_channel_1_U_n_9,
      \p_src_cols_V_read_reg_69_reg[10]\(3) => img_0_cols_V_channel_1_U_n_10,
      \p_src_cols_V_read_reg_69_reg[10]\(2) => img_0_cols_V_channel_1_U_n_11,
      \p_src_cols_V_read_reg_69_reg[10]\(1) => img_0_cols_V_channel_1_U_n_12,
      \p_src_cols_V_read_reg_69_reg[10]\(0) => img_0_cols_V_channel_1_U_n_13,
      real_start_status_reg => real_start_status_reg
    );
img_0_cols_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_mb6
     port map (
      D(10) => img_0_cols_V_channel_U_n_2,
      D(9) => img_0_cols_V_channel_U_n_3,
      D(8) => img_0_cols_V_channel_U_n_4,
      D(7) => img_0_cols_V_channel_U_n_5,
      D(6) => img_0_cols_V_channel_U_n_6,
      D(5) => img_0_cols_V_channel_U_n_7,
      D(4) => img_0_cols_V_channel_U_n_8,
      D(3) => img_0_cols_V_channel_U_n_9,
      D(2) => img_0_cols_V_channel_U_n_10,
      D(1) => img_0_cols_V_channel_U_n_11,
      D(0) => img_0_cols_V_channel_U_n_12,
      SS(0) => \^as\(0),
      aclk => aclk,
      \ap_CS_fsm_reg[0]\ => AXIvideo2Mat_U0_n_4,
      aresetn => aresetn,
      cols(10 downto 0) => cols(10 downto 0),
      img_0_cols_V_channel_empty_n => img_0_cols_V_channel_empty_n,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_full_n_reg_0 => img_0_rows_V_channel_U_n_14,
      internal_full_n_reg_1 => img_1_rows_V_channel_U_n_2,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
img_0_data_stream_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_pcA
     port map (
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(7 downto 0) => img_data_stream_0_V_din(7 downto 0),
      DIADI(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_44/k_buf_0_val_3_q0\(7 downto 0),
      SS(0) => \^as\(0),
      Sobel_U0_p_src_data_stream_0_V_read => Sobel_U0_p_src_data_stream_0_V_read,
      aclk => aclk,
      aresetn => aresetn,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      \k_buf_1_val_4_d11__0\ => \grp_Filter2D_fu_44/k_buf_1_val_4_d11__0\,
      ram_reg(7) => img_0_data_stream_0_U_n_2,
      ram_reg(6) => img_0_data_stream_0_U_n_3,
      ram_reg(5) => img_0_data_stream_0_U_n_4,
      ram_reg(4) => img_0_data_stream_0_U_n_5,
      ram_reg(3) => img_0_data_stream_0_U_n_6,
      ram_reg(2) => img_0_data_stream_0_U_n_7,
      ram_reg(1) => img_0_data_stream_0_U_n_8,
      ram_reg(0) => img_0_data_stream_0_U_n_9,
      ram_reg_0(7) => img_0_data_stream_0_U_n_10,
      ram_reg_0(6) => img_0_data_stream_0_U_n_11,
      ram_reg_0(5) => img_0_data_stream_0_U_n_12,
      ram_reg_0(4) => img_0_data_stream_0_U_n_13,
      ram_reg_0(3) => img_0_data_stream_0_U_n_14,
      ram_reg_0(2) => img_0_data_stream_0_U_n_15,
      ram_reg_0(1) => img_0_data_stream_0_U_n_16,
      ram_reg_0(0) => img_0_data_stream_0_U_n_17,
      ram_reg_1(7 downto 0) => \grp_Filter2D_fu_44/k_buf_0_val_4_q0\(7 downto 0)
    );
img_0_data_stream_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_qcK
     port map (
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(7 downto 0) => img_data_stream_0_V_din(15 downto 8),
      SS(0) => \^as\(0),
      Sobel_U0_p_src_data_stream_0_V_read => Sobel_U0_p_src_data_stream_0_V_read,
      aclk => aclk,
      aresetn => aresetn,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      \k_buf_1_val_4_d11__0\ => \grp_Filter2D_fu_44/k_buf_1_val_4_d11__0\,
      ram_reg(7) => img_0_data_stream_1_U_n_2,
      ram_reg(6) => img_0_data_stream_1_U_n_3,
      ram_reg(5) => img_0_data_stream_1_U_n_4,
      ram_reg(4) => img_0_data_stream_1_U_n_5,
      ram_reg(3) => img_0_data_stream_1_U_n_6,
      ram_reg(2) => img_0_data_stream_1_U_n_7,
      ram_reg(1) => img_0_data_stream_1_U_n_8,
      ram_reg(0) => img_0_data_stream_1_U_n_9,
      ram_reg_0(7) => img_0_data_stream_1_U_n_10,
      ram_reg_0(6) => img_0_data_stream_1_U_n_11,
      ram_reg_0(5) => img_0_data_stream_1_U_n_12,
      ram_reg_0(4) => img_0_data_stream_1_U_n_13,
      ram_reg_0(3) => img_0_data_stream_1_U_n_14,
      ram_reg_0(2) => img_0_data_stream_1_U_n_15,
      ram_reg_0(1) => img_0_data_stream_1_U_n_16,
      ram_reg_0(0) => img_0_data_stream_1_U_n_17,
      ram_reg_1(7 downto 0) => img_0_data_stream_1_dout(7 downto 0),
      ram_reg_2(7 downto 0) => \grp_Filter2D_fu_44/k_buf_1_val_3_q0\(7 downto 0),
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_44/k_buf_1_val_4_q0\(7 downto 0)
    );
img_0_data_stream_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_rcU
     port map (
      AXIvideo2Mat_U0_img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
      D(7 downto 0) => img_data_stream_0_V_din(23 downto 16),
      SS(0) => \^as\(0),
      Sobel_U0_p_src_data_stream_0_V_read => Sobel_U0_p_src_data_stream_0_V_read,
      aclk => aclk,
      aresetn => aresetn,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      \k_buf_1_val_4_d11__0\ => \grp_Filter2D_fu_44/k_buf_1_val_4_d11__0\,
      ram_reg(7) => img_0_data_stream_2_U_n_2,
      ram_reg(6) => img_0_data_stream_2_U_n_3,
      ram_reg(5) => img_0_data_stream_2_U_n_4,
      ram_reg(4) => img_0_data_stream_2_U_n_5,
      ram_reg(3) => img_0_data_stream_2_U_n_6,
      ram_reg(2) => img_0_data_stream_2_U_n_7,
      ram_reg(1) => img_0_data_stream_2_U_n_8,
      ram_reg(0) => img_0_data_stream_2_U_n_9,
      ram_reg_0(7) => img_0_data_stream_2_U_n_10,
      ram_reg_0(6) => img_0_data_stream_2_U_n_11,
      ram_reg_0(5) => img_0_data_stream_2_U_n_12,
      ram_reg_0(4) => img_0_data_stream_2_U_n_13,
      ram_reg_0(3) => img_0_data_stream_2_U_n_14,
      ram_reg_0(2) => img_0_data_stream_2_U_n_15,
      ram_reg_0(1) => img_0_data_stream_2_U_n_16,
      ram_reg_0(0) => img_0_data_stream_2_U_n_17,
      ram_reg_1(7 downto 0) => img_0_data_stream_2_dout(7 downto 0),
      ram_reg_2(7 downto 0) => \grp_Filter2D_fu_44/k_buf_2_val_3_q0\(7 downto 0),
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_44/k_buf_2_val_4_q0\(7 downto 0)
    );
img_0_rows_V_channel_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_sc4
     port map (
      D(10) => img_0_rows_V_channel_1_U_n_2,
      D(9) => img_0_rows_V_channel_1_U_n_3,
      D(8) => img_0_rows_V_channel_1_U_n_4,
      D(7) => img_0_rows_V_channel_1_U_n_5,
      D(6) => img_0_rows_V_channel_1_U_n_6,
      D(5) => img_0_rows_V_channel_1_U_n_7,
      D(4) => img_0_rows_V_channel_1_U_n_8,
      D(3) => img_0_rows_V_channel_1_U_n_9,
      D(2) => img_0_rows_V_channel_1_U_n_10,
      D(1) => img_0_rows_V_channel_1_U_n_11,
      D(0) => img_0_rows_V_channel_1_U_n_12,
      Q(0) => Sobel_U0_n_51,
      \SRL_SIG_reg[1][10]\(10) => img_0_rows_V_channel_U_n_2,
      \SRL_SIG_reg[1][10]\(9) => img_0_rows_V_channel_U_n_3,
      \SRL_SIG_reg[1][10]\(8) => img_0_rows_V_channel_U_n_4,
      \SRL_SIG_reg[1][10]\(7) => img_0_rows_V_channel_U_n_5,
      \SRL_SIG_reg[1][10]\(6) => img_0_rows_V_channel_U_n_6,
      \SRL_SIG_reg[1][10]\(5) => img_0_rows_V_channel_U_n_7,
      \SRL_SIG_reg[1][10]\(4) => img_0_rows_V_channel_U_n_8,
      \SRL_SIG_reg[1][10]\(3) => img_0_rows_V_channel_U_n_9,
      \SRL_SIG_reg[1][10]\(2) => img_0_rows_V_channel_U_n_10,
      \SRL_SIG_reg[1][10]\(1) => img_0_rows_V_channel_U_n_11,
      \SRL_SIG_reg[1][10]\(0) => img_0_rows_V_channel_U_n_12,
      SS(0) => \^as\(0),
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      Sobel_U0_p_src_cols_V_read => Sobel_U0_p_src_cols_V_read,
      aclk => aclk,
      \ap_CS_fsm_reg[0]\ => AXIvideo2Mat_U0_n_4,
      aresetn => aresetn,
      img_0_cols_V_channel_1_empty_n => img_0_cols_V_channel_1_empty_n,
      img_0_rows_V_channel_1_empty_n => img_0_rows_V_channel_1_empty_n,
      img_0_rows_V_channel_1_full_n => img_0_rows_V_channel_1_full_n,
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_5
    );
img_0_rows_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_0_lbW
     port map (
      \SRL_SIG_reg[0][10]\(10) => img_0_rows_V_channel_U_n_2,
      \SRL_SIG_reg[0][10]\(9) => img_0_rows_V_channel_U_n_3,
      \SRL_SIG_reg[0][10]\(8) => img_0_rows_V_channel_U_n_4,
      \SRL_SIG_reg[0][10]\(7) => img_0_rows_V_channel_U_n_5,
      \SRL_SIG_reg[0][10]\(6) => img_0_rows_V_channel_U_n_6,
      \SRL_SIG_reg[0][10]\(5) => img_0_rows_V_channel_U_n_7,
      \SRL_SIG_reg[0][10]\(4) => img_0_rows_V_channel_U_n_8,
      \SRL_SIG_reg[0][10]\(3) => img_0_rows_V_channel_U_n_9,
      \SRL_SIG_reg[0][10]\(2) => img_0_rows_V_channel_U_n_10,
      \SRL_SIG_reg[0][10]\(1) => img_0_rows_V_channel_U_n_11,
      \SRL_SIG_reg[0][10]\(0) => img_0_rows_V_channel_U_n_12,
      SS(0) => \^as\(0),
      aclk => aclk,
      \ap_CS_fsm_reg[0]\ => AXIvideo2Mat_U0_n_4,
      aresetn => aresetn,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_empty_n => img_0_rows_V_channel_empty_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_empty_n_reg_0 => img_0_rows_V_channel_U_n_14,
      internal_full_n_reg_0 => img_1_cols_V_channel_U_n_23,
      internal_full_n_reg_1 => img_1_rows_V_channel_U_n_2,
      \mOutPtr_reg[1]_0\ => img_0_rows_V_channel_U_n_13,
      \mOutPtr_reg[2]\ => img_0_rows_V_channel_U_n_15,
      \mOutPtr_reg[2]_0\ => img_0_rows_V_channel_U_n_16,
      rows(10 downto 0) => rows(10 downto 0),
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg
    );
img_1_cols_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ocq
     port map (
      D(9) => img_1_cols_V_channel_U_n_2,
      D(8) => img_1_cols_V_channel_U_n_3,
      D(7) => img_1_cols_V_channel_U_n_4,
      D(6) => img_1_cols_V_channel_U_n_5,
      D(5) => img_1_cols_V_channel_U_n_6,
      D(4) => img_1_cols_V_channel_U_n_7,
      D(3) => img_1_cols_V_channel_U_n_8,
      D(2) => img_1_cols_V_channel_U_n_9,
      D(1) => img_1_cols_V_channel_U_n_10,
      D(0) => img_1_cols_V_channel_U_n_11,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
      Q(0) => Mat2AXIvideo_U0_n_5,
      SS(0) => \^as\(0),
      aclk => aclk,
      aresetn => aresetn,
      cols(10 downto 0) => cols(10 downto 0),
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_channel_empty_n => img_1_cols_V_channel_empty_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      img_1_rows_V_channel_empty_n => img_1_rows_V_channel_empty_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_empty_n_reg_0 => img_1_cols_V_channel_U_n_23,
      internal_full_n_reg_0 => img_0_rows_V_channel_U_n_16,
      internal_full_n_reg_1 => Mat2AXIvideo_U0_n_14,
      internal_full_n_reg_2 => img_1_rows_V_channel_U_n_2,
      mOutPtr110_out => mOutPtr110_out_4,
      \out\(10 downto 0) => img_1_cols_V_channel_dout(10 downto 0),
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
img_1_data_stream_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_udo
     port map (
      SS(0) => \^as\(0),
      aclk => aclk,
      ap_enable_reg_pp0_iter2_reg => Sobel_U0_n_54,
      aresetn => aresetn,
      \exitcond_i_reg_286_reg[0]\ => \^sig_image_core_output_v_dest_v_write\,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      \in\(7 downto 0) => \in\(7 downto 0),
      internal_empty_n_reg_0 => img_1_data_stream_0_empty_n,
      \p_Val2_1_reg_2731_reg[0]\ => Sobel_U0_n_64,
      \p_Val2_1_reg_2731_reg[1]\ => Sobel_U0_n_65,
      \p_Val2_1_reg_2731_reg[2]\ => Sobel_U0_n_66,
      \p_Val2_1_reg_2731_reg[3]\ => Sobel_U0_n_67,
      \p_Val2_1_reg_2731_reg[4]\ => Sobel_U0_n_68,
      \p_Val2_1_reg_2731_reg[5]\ => Sobel_U0_n_69,
      \p_Val2_1_reg_2731_reg[6]\ => Sobel_U0_n_70,
      \p_Val2_1_reg_2731_reg[7]\ => Sobel_U0_n_71,
      shiftReg_ce => shiftReg_ce_1,
      \tmp_40_reg_2736_reg[2]\ => Sobel_U0_n_61
    );
img_1_data_stream_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_vdy
     port map (
      SS(0) => \^as\(0),
      aclk => aclk,
      ap_enable_reg_pp0_iter2_reg => Sobel_U0_n_58,
      aresetn => aresetn,
      \exitcond_i_reg_286_reg[0]\ => \^sig_image_core_output_v_dest_v_write\,
      img_1_data_stream_1_empty_n => img_1_data_stream_1_empty_n,
      img_1_data_stream_1_full_n => img_1_data_stream_1_full_n,
      \in\(7 downto 0) => \in\(15 downto 8),
      \p_Val2_3_reg_2747_reg[0]\ => Sobel_U0_n_72,
      \p_Val2_3_reg_2747_reg[1]\ => Sobel_U0_n_73,
      \p_Val2_3_reg_2747_reg[2]\ => Sobel_U0_n_74,
      \p_Val2_3_reg_2747_reg[3]\ => Sobel_U0_n_75,
      \p_Val2_3_reg_2747_reg[4]\ => Sobel_U0_n_76,
      \p_Val2_3_reg_2747_reg[5]\ => Sobel_U0_n_77,
      \p_Val2_3_reg_2747_reg[6]\ => Sobel_U0_n_78,
      \p_Val2_3_reg_2747_reg[7]\ => Sobel_U0_n_79,
      shiftReg_ce => shiftReg_ce,
      \tmp_55_reg_2752_reg[2]\ => Sobel_U0_n_63
    );
img_1_data_stream_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_wdI
     port map (
      SS(0) => \^as\(0),
      aclk => aclk,
      ap_enable_reg_pp0_iter2_reg => Sobel_U0_n_56,
      aresetn => aresetn,
      \exitcond_i_reg_286_reg[0]\ => \^sig_image_core_output_v_dest_v_write\,
      img_1_data_stream_2_empty_n => img_1_data_stream_2_empty_n,
      img_1_data_stream_2_full_n => img_1_data_stream_2_full_n,
      \in\(7 downto 0) => \in\(23 downto 16),
      \p_Val2_6_reg_2763_reg[0]\ => Sobel_U0_n_80,
      \p_Val2_6_reg_2763_reg[1]\ => Sobel_U0_n_81,
      \p_Val2_6_reg_2763_reg[2]\ => Sobel_U0_n_82,
      \p_Val2_6_reg_2763_reg[3]\ => Sobel_U0_n_83,
      \p_Val2_6_reg_2763_reg[4]\ => Sobel_U0_n_84,
      \p_Val2_6_reg_2763_reg[5]\ => Sobel_U0_n_85,
      \p_Val2_6_reg_2763_reg[6]\ => Sobel_U0_n_86,
      \p_Val2_6_reg_2763_reg[7]\ => Sobel_U0_n_87,
      shiftReg_ce => shiftReg_ce_0,
      \tmp_68_reg_2768_reg[2]\ => Sobel_U0_n_62
    );
img_1_rows_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_img_1_ncg
     port map (
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
      Q(0) => Mat2AXIvideo_U0_n_5,
      SS(0) => \^as\(0),
      aclk => aclk,
      aresetn => aresetn,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_channel_empty_n => img_1_cols_V_channel_empty_n,
      img_1_cols_V_channel_full_n => img_1_cols_V_channel_full_n,
      img_1_rows_V_channel_empty_n => img_1_rows_V_channel_empty_n,
      img_1_rows_V_channel_full_n => img_1_rows_V_channel_full_n,
      internal_full_n_reg_0 => img_0_rows_V_channel_U_n_15,
      mOutPtr110_out => mOutPtr110_out_4,
      \mOutPtr_reg[1]_0\ => img_1_rows_V_channel_U_n_2,
      \out\(10 downto 0) => img_1_rows_V_channel_dout(10 downto 0),
      rows(10 downto 0) => rows(10 downto 0),
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n
    );
start_for_Mat2AXIxdS_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIxdS
     port map (
      CO(0) => Mat2AXIvideo_U0_n_0,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => \^as\(0),
      aclk => aclk,
      aresetn => aresetn,
      internal_full_n_reg_0 => img_1_rows_V_channel_U_n_2,
      internal_full_n_reg_1 => img_0_rows_V_channel_U_n_13,
      mOutPtr110_out => mOutPtr110_out,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_for_Mat2AXIxdS_U_n_2
    );
start_for_Sobel_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Sobel_U0
     port map (
      AXIvideo2Mat_U0_ap_start => AXIvideo2Mat_U0_ap_start,
      Q(0) => ap_CS_fsm_state2_2,
      SS(0) => \^as\(0),
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      aclk => aclk,
      aresetn => aresetn,
      \grp_Filter2D_fu_44_ap_done__0\ => \grp_Filter2D_fu_44_ap_done__0\,
      mOutPtr110_out => mOutPtr110_out_3,
      start_control_reg => start_control_reg,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_top is
  port (
    INPUT_STREAM_TVALID : in STD_LOGIC;
    INPUT_STREAM_TREADY : out STD_LOGIC;
    INPUT_STREAM_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    INPUT_STREAM_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    OUTPUT_STREAM_TREADY : in STD_LOGIC;
    OUTPUT_STREAM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    OUTPUT_STREAM_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    rows : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute RESET_ACTIVE_LOW : integer;
  attribute RESET_ACTIVE_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_top : entity is 1;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_top : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_top is
  signal \<const0>\ : STD_LOGIC;
  signal \AXIvideo2Mat_U0/AXI_video_strm_V_id_V0_status20_out__5\ : STD_LOGIC;
  signal \AXIvideo2Mat_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \AXIvideo2Mat_U0/ap_NS_fsm\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \fifo_write__0\ : STD_LOGIC;
  signal image_core_OUTPUT_STREAM_if_U_n_1 : STD_LOGIC;
  signal image_core_OUTPUT_STREAM_if_U_n_2 : STD_LOGIC;
  signal image_core_OUTPUT_STREAM_if_U_n_3 : STD_LOGIC;
  signal image_core_OUTPUT_STREAM_if_U_n_4 : STD_LOGIC;
  signal image_core_OUTPUT_STREAM_if_U_n_7 : STD_LOGIC;
  signal image_core_U_n_1 : STD_LOGIC;
  signal image_core_U_n_33 : STD_LOGIC;
  signal image_core_U_n_34 : STD_LOGIC;
  signal image_core_U_n_35 : STD_LOGIC;
  signal image_core_U_n_36 : STD_LOGIC;
  signal image_core_U_n_37 : STD_LOGIC;
  signal image_core_U_n_6 : STD_LOGIC;
  signal img_1_data_stream_0_empty_n : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal sig_image_core_ap_rst : STD_LOGIC;
  signal sig_image_core_input_V_data_V_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_image_core_input_V_dest_V_read : STD_LOGIC;
  signal sig_image_core_input_V_last_V_dout : STD_LOGIC;
  signal sig_image_core_input_V_user_V_dout : STD_LOGIC;
  signal sig_image_core_output_V_data_V_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_image_core_output_V_dest_V_write : STD_LOGIC;
  signal sig_image_core_output_V_last_V_din : STD_LOGIC;
  signal sig_image_core_output_V_user_V_din : STD_LOGIC;
begin
  OUTPUT_STREAM_TDEST(0) <= \<const0>\;
  OUTPUT_STREAM_TID(0) <= \<const0>\;
  OUTPUT_STREAM_TSTRB(2) <= \<const0>\;
  OUTPUT_STREAM_TSTRB(1) <= \<const0>\;
  OUTPUT_STREAM_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
image_core_INPUT_STREAM_if_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_INPUT_STREAM_if
     port map (
      AS(0) => sig_image_core_ap_rst,
      \AXI_video_strm_V_id_V0_status20_out__5\ => \AXIvideo2Mat_U0/AXI_video_strm_V_id_V0_status20_out__5\,
      D(0) => \AXIvideo2Mat_U0/ap_NS_fsm\(2),
      \INPUT_STREAM_TLAST[0]\(25) => INPUT_STREAM_TLAST(0),
      \INPUT_STREAM_TLAST[0]\(24) => INPUT_STREAM_TUSER(0),
      \INPUT_STREAM_TLAST[0]\(23 downto 0) => INPUT_STREAM_TDATA(23 downto 0),
      INPUT_STREAM_TREADY => INPUT_STREAM_TREADY,
      INPUT_STREAM_TVALID => INPUT_STREAM_TVALID,
      Q(0) => \AXIvideo2Mat_U0/ap_CS_fsm_state2\,
      aclk => aclk,
      ap_enable_reg_pp1_iter1_reg => image_core_U_n_6,
      \fifo_write__0\ => \fifo_write__0\,
      \out\(23 downto 0) => sig_image_core_input_V_data_V_dout(23 downto 0),
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      sig_image_core_input_V_last_V_dout => sig_image_core_input_V_last_V_dout,
      sig_image_core_input_V_user_V_dout => sig_image_core_input_V_user_V_dout
    );
image_core_OUTPUT_STREAM_if_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_OUTPUT_STREAM_if
     port map (
      AS(0) => sig_image_core_ap_rst,
      OUTPUT_STREAM_TREADY => OUTPUT_STREAM_TREADY,
      OUTPUT_STREAM_TVALID => OUTPUT_STREAM_TVALID,
      Q(28) => OUTPUT_STREAM_TLAST(0),
      Q(27) => OUTPUT_STREAM_TUSER(0),
      Q(26 downto 24) => OUTPUT_STREAM_TKEEP(2 downto 0),
      Q(23 downto 0) => OUTPUT_STREAM_TDATA(23 downto 0),
      aclk => aclk,
      \ap_CS_fsm_reg[2]\ => image_core_OUTPUT_STREAM_if_U_n_7,
      \exitcond_i_reg_286_reg[0]\ => image_core_U_n_1,
      full_reg => image_core_OUTPUT_STREAM_if_U_n_1,
      full_reg_0 => image_core_OUTPUT_STREAM_if_U_n_2,
      full_reg_1 => image_core_OUTPUT_STREAM_if_U_n_3,
      full_reg_2 => image_core_OUTPUT_STREAM_if_U_n_4,
      full_reg_3 => image_core_U_n_34,
      full_reg_4 => image_core_U_n_33,
      full_reg_5 => image_core_U_n_35,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      \in\(23 downto 0) => sig_image_core_output_V_data_V_din(23 downto 0),
      p_0_in => p_0_in,
      s_ready => s_ready,
      s_ready_t_reg => image_core_U_n_37,
      sel => image_core_U_n_36,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write,
      sig_image_core_output_V_last_V_din => sig_image_core_output_V_last_V_din,
      sig_image_core_output_V_user_V_din => sig_image_core_output_V_user_V_din
    );
image_core_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core
     port map (
      AS(0) => sig_image_core_ap_rst,
      \AXI_video_strm_V_id_V0_status20_out__5\ => \AXIvideo2Mat_U0/AXI_video_strm_V_id_V0_status20_out__5\,
      D(0) => \AXIvideo2Mat_U0/ap_NS_fsm\(2),
      Q(0) => \AXIvideo2Mat_U0/ap_CS_fsm_state2\,
      aclk => aclk,
      aresetn => aresetn,
      cols(10 downto 0) => cols(10 downto 0),
      \data_p2_reg[26]\ => image_core_U_n_35,
      \data_p2_reg[30]\ => image_core_U_n_34,
      \data_p2_reg[31]\ => image_core_U_n_33,
      \exitcond_i_reg_286_reg[0]\ => image_core_U_n_1,
      \fifo_write__0\ => \fifo_write__0\,
      full_reg => image_core_OUTPUT_STREAM_if_U_n_4,
      full_reg_0 => image_core_OUTPUT_STREAM_if_U_n_3,
      full_reg_1 => image_core_OUTPUT_STREAM_if_U_n_2,
      full_reg_2 => image_core_OUTPUT_STREAM_if_U_n_1,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      \in\(23 downto 0) => sig_image_core_output_V_data_V_din(23 downto 0),
      \index_reg[2]\ => image_core_U_n_6,
      \index_reg[2]_0\ => image_core_U_n_37,
      internal_empty_n_reg => image_core_OUTPUT_STREAM_if_U_n_7,
      \out\(23 downto 0) => sig_image_core_input_V_data_V_dout(23 downto 0),
      p_0_in => p_0_in,
      rows(10 downto 0) => rows(10 downto 0),
      s_ready => s_ready,
      sel => image_core_U_n_36,
      sig_image_core_input_V_dest_V_read => sig_image_core_input_V_dest_V_read,
      sig_image_core_input_V_last_V_dout => sig_image_core_input_V_last_V_dout,
      sig_image_core_input_V_user_V_dout => sig_image_core_input_V_user_V_dout,
      sig_image_core_output_V_dest_V_write => sig_image_core_output_V_dest_V_write,
      sig_image_core_output_V_last_V_din => sig_image_core_output_V_last_V_din,
      sig_image_core_output_V_user_V_din => sig_image_core_output_V_user_V_din
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    rows : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INPUT_STREAM_TVALID : in STD_LOGIC;
    INPUT_STREAM_TREADY : out STD_LOGIC;
    INPUT_STREAM_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    INPUT_STREAM_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    OUTPUT_STREAM_TREADY : in STD_LOGIC;
    OUTPUT_STREAM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    OUTPUT_STREAM_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_image_core_0_0,image_core_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "image_core_top,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute RESET_ACTIVE_LOW : integer;
  attribute RESET_ACTIVE_LOW of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INPUT_STREAM_TREADY : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TREADY";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TVALID : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TVALID";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TREADY : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TREADY";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TVALID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TVALID";
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF INPUT_STREAM:OUTPUT_STREAM, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TDATA : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TDATA";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TDEST : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TDEST";
  attribute X_INTERFACE_PARAMETER of INPUT_STREAM_TDEST : signal is "XIL_INTERFACENAME INPUT_STREAM, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TID : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TID";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TKEEP : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TKEEP";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TLAST : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TLAST";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TSTRB : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TSTRB";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TUSER : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TUSER";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TDATA : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDATA";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TDEST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDEST";
  attribute X_INTERFACE_PARAMETER of OUTPUT_STREAM_TDEST : signal is "XIL_INTERFACENAME OUTPUT_STREAM, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TID";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TKEEP : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TKEEP";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TLAST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TLAST";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TSTRB : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TSTRB";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TUSER : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TUSER";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_core_top
     port map (
      INPUT_STREAM_TDATA(23 downto 0) => INPUT_STREAM_TDATA(23 downto 0),
      INPUT_STREAM_TDEST(0) => INPUT_STREAM_TDEST(0),
      INPUT_STREAM_TID(0) => INPUT_STREAM_TID(0),
      INPUT_STREAM_TKEEP(2 downto 0) => INPUT_STREAM_TKEEP(2 downto 0),
      INPUT_STREAM_TLAST(0) => INPUT_STREAM_TLAST(0),
      INPUT_STREAM_TREADY => INPUT_STREAM_TREADY,
      INPUT_STREAM_TSTRB(2 downto 0) => INPUT_STREAM_TSTRB(2 downto 0),
      INPUT_STREAM_TUSER(0) => INPUT_STREAM_TUSER(0),
      INPUT_STREAM_TVALID => INPUT_STREAM_TVALID,
      OUTPUT_STREAM_TDATA(23 downto 0) => OUTPUT_STREAM_TDATA(23 downto 0),
      OUTPUT_STREAM_TDEST(0) => OUTPUT_STREAM_TDEST(0),
      OUTPUT_STREAM_TID(0) => OUTPUT_STREAM_TID(0),
      OUTPUT_STREAM_TKEEP(2 downto 0) => OUTPUT_STREAM_TKEEP(2 downto 0),
      OUTPUT_STREAM_TLAST(0) => OUTPUT_STREAM_TLAST(0),
      OUTPUT_STREAM_TREADY => OUTPUT_STREAM_TREADY,
      OUTPUT_STREAM_TSTRB(2 downto 0) => OUTPUT_STREAM_TSTRB(2 downto 0),
      OUTPUT_STREAM_TUSER(0) => OUTPUT_STREAM_TUSER(0),
      OUTPUT_STREAM_TVALID => OUTPUT_STREAM_TVALID,
      aclk => aclk,
      aresetn => aresetn,
      cols(31 downto 0) => cols(31 downto 0),
      rows(31 downto 0) => rows(31 downto 0)
    );
end STRUCTURE;
