// Seed: 1745487035
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  assign module_2.id_13 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7
);
  wire id_9;
  xor primCall (id_1, id_4, id_0, id_5, id_7, id_9, id_2);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri id_10,
    output uwire id_11,
    input supply1 id_12,
    inout supply1 id_13,
    input supply1 id_14,
    input wor id_15
);
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14
  );
  supply1 id_17 = id_1 ==? 1;
endmodule
