ifndef TRANS
`define TRANS
`include "define.sv"

class trans;
  rand bit PRESETn;
  rand bit PWRITE;
  rand bit [`ADDR_WIDTH-1:0] PADDR;  
  rand bit [`DATA_WIDTH-1:0] PWDATA;
  bit [`DATA_WIDTH-1:0] PRDATA;
  bit PSEL;
  bit PENABLE;
  bit PREADY;
  bit PSLVERR;
  
  constraint addr_range
  {
    PADDR inside {[0:10]}; //0-10
  }
  
   constraint data_range
  {
    PWDATA inside {[0:100]}; //0-100
  }
  
endclass
`endif

//Constraint