
C:\Users\Hp\Desktop\IITG\MTech_Course_2_Sem\C_BASED_VLSI\AssignmentPhase_2_Latency\Phase2\Latency\sim\verilog>set PATH= 

C:\Users\Hp\Desktop\IITG\MTech_Course_2_Sem\C_BASED_VLSI\AssignmentPhase_2_Latency\Phase2\Latency\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_pqcrystals_dilithium2_ref_top glbl -prj pqcrystals_dilithium2_ref.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s pqcrystals_dilithium2_ref  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_pqcrystals_dilithium2_ref_top glbl -prj pqcrystals_dilithium2_ref.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s pqcrystals_dilithium2_ref 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/AESL_automem_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/AESL_automem_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/AESL_automem_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/KeccakF1600_Statebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_Statebkb_rom
INFO: [VRFC 10-311] analyzing module KeccakF1600_Statebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/KeccakF1600_StatePer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/KeccakF1600_StatePer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/load64_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load64_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithBew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithBew_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithBew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithdEe_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithDeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithDeQ_DSP48_1
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithDeQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithEe0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithEe0_DSP48_2
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithEe0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithfYi_div_u
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithfYi_div
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithg8j_rom
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithibs_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium2_ref.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pqcrystals_dilithium2_ref_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium2_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium2_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithium_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithkbM_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithlbW_DSP48_0
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithncg_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithqcK_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithrcU_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithsc4_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithtde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithtde_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithtde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithudo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithudo_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithudo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithvdy_ram
INFO: [VRFC 10-311] analyzing module pqcrystals_dilithvdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/rej_uniform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rej_uniform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/shake128_absorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shake128_absorb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/shake128_absorb_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shake128_absorb_t_ram
INFO: [VRFC 10-311] analyzing module shake128_absorb_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/shake256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shake256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/shake256_state_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shake256_state_0_s_ram
INFO: [VRFC 10-311] analyzing module shake256_state_0_s
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pqcrystals_dilithqcK_ram
Compiling module xil_defaultlib.pqcrystals_dilithqcK(DataWidth=8...
Compiling module xil_defaultlib.pqcrystals_dilithrcU_ram
Compiling module xil_defaultlib.pqcrystals_dilithrcU(DataWidth=8...
Compiling module xil_defaultlib.pqcrystals_dilithsc4_ram
Compiling module xil_defaultlib.pqcrystals_dilithsc4(DataWidth=2...
Compiling module xil_defaultlib.pqcrystals_dilithtde_ram
Compiling module xil_defaultlib.pqcrystals_dilithtde(DataWidth=3...
Compiling module xil_defaultlib.pqcrystals_dilithudo_ram
Compiling module xil_defaultlib.pqcrystals_dilithudo(DataWidth=1...
Compiling module xil_defaultlib.pqcrystals_dilithvdy_ram
Compiling module xil_defaultlib.pqcrystals_dilithvdy(DataWidth=3...
Compiling module xil_defaultlib.pqcrystals_dilithBew_ram
Compiling module xil_defaultlib.pqcrystals_dilithBew(DataWidth=3...
Compiling module xil_defaultlib.shake256_state_0_s_ram
Compiling module xil_defaultlib.shake256_state_0_s(DataWidth=64,...
Compiling module xil_defaultlib.pqcrystals_dilithkbM_ram
Compiling module xil_defaultlib.pqcrystals_dilithkbM(DataWidth=3...
Compiling module xil_defaultlib.pqcrystals_dilithium_20
Compiling module xil_defaultlib.pqcrystals_dilithium_14
Compiling module xil_defaultlib.pqcrystals_dilithium_16
Compiling module xil_defaultlib.pqcrystals_dilithium_9
Compiling module xil_defaultlib.pqcrystals_dilithdEe_ram
Compiling module xil_defaultlib.pqcrystals_dilithdEe(DataWidth=8...
Compiling module xil_defaultlib.KeccakF1600_Statebkb_rom
Compiling module xil_defaultlib.KeccakF1600_Statebkb(DataWidth=6...
Compiling module xil_defaultlib.KeccakF1600_StatePer_1
Compiling module xil_defaultlib.rej_uniform
Compiling module xil_defaultlib.shake128_absorb_t_ram
Compiling module xil_defaultlib.shake128_absorb_t(DataWidth=8,Ad...
Compiling module xil_defaultlib.shake128_absorb
Compiling module xil_defaultlib.pqcrystals_dilithfYi_div_u(in0_W...
Compiling module xil_defaultlib.pqcrystals_dilithfYi_div(in0_WID...
Compiling module xil_defaultlib.pqcrystals_dilithfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithium_13
Compiling module xil_defaultlib.pqcrystals_dilithibs_ram
Compiling module xil_defaultlib.pqcrystals_dilithibs(DataWidth=8...
Compiling module xil_defaultlib.pqcrystals_dilithium_22
Compiling module xil_defaultlib.pqcrystals_dilithium_12
Compiling module xil_defaultlib.pqcrystals_dilithncg_ram
Compiling module xil_defaultlib.pqcrystals_dilithncg(DataWidth=8...
Compiling module xil_defaultlib.pqcrystals_dilithium_15
Compiling module xil_defaultlib.KeccakF1600_StatePer
Compiling module xil_defaultlib.shake256
Compiling module xil_defaultlib.pqcrystals_dilithium_10
Compiling module xil_defaultlib.pqcrystals_dilithium_11
Compiling module xil_defaultlib.pqcrystals_dilithium_2
Compiling module xil_defaultlib.pqcrystals_dilithg8j_rom
Compiling module xil_defaultlib.pqcrystals_dilithg8j(DataWidth=2...
Compiling module xil_defaultlib.pqcrystals_dilithium_21
Compiling module xil_defaultlib.pqcrystals_dilithium_6
Compiling module xil_defaultlib.pqcrystals_dilithium_18
Compiling module xil_defaultlib.pqcrystals_dilithium_19
Compiling module xil_defaultlib.pqcrystals_dilithium_23
Compiling module xil_defaultlib.pqcrystals_dilithium_17
Compiling module xil_defaultlib.pqcrystals_dilithium_4
Compiling module xil_defaultlib.load64_3
Compiling module xil_defaultlib.pqcrystals_dilithium_5
Compiling module xil_defaultlib.pqcrystals_dilithlbW_DSP48_0
Compiling module xil_defaultlib.pqcrystals_dilithlbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithium_3
Compiling module xil_defaultlib.pqcrystals_dilithium_7
Compiling module xil_defaultlib.pqcrystals_dilithium_8
Compiling module xil_defaultlib.pqcrystals_dilithDeQ_DSP48_1
Compiling module xil_defaultlib.pqcrystals_dilithDeQ(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithEe0_DSP48_2
Compiling module xil_defaultlib.pqcrystals_dilithEe0(ID=1,NUM_ST...
Compiling module xil_defaultlib.pqcrystals_dilithium_1_1
Compiling module xil_defaultlib.pqcrystals_dilithium2_ref
Compiling module xil_defaultlib.AESL_automem_sm
Compiling module xil_defaultlib.AESL_automem_m
Compiling module xil_defaultlib.AESL_automem_sk
Compiling module xil_defaultlib.apatb_pqcrystals_dilithium2_ref_...
Compiling module work.glbl
Built simulation snapshot pqcrystals_dilithium2_ref

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/xsim.dir/pqcrystals_dilithium2_ref/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/xsim.dir/pqcrystals_dilithium2_ref/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 13 22:59:10 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 86.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 13 22:59:10 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pqcrystals_dilithium2_ref/xsim_script.tcl
# xsim {pqcrystals_dilithium2_ref} -autoloadwcfg -tclbatch {pqcrystals_dilithium2_ref.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source pqcrystals_dilithium2_ref.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "5666385000"
// RTL Simulation : 2 / 2 [n/a] @ "9431045000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9431085 ns : File "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/sim/verilog/pqcrystals_dilithium2_ref.autotb.v" Line 502
run: Time (s): cpu = 00:00:00 ; elapsed = 00:12:47 . Memory (MB): peak = 235.703 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 13 23:12:19 2023...
