# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do DATAPATH_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/MUX5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/MUX5.v 
# -- Compiling module MUX5
# 
# Top level modules:
# 	MUX5
# End time: 14:53:08 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/CAND.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/CAND.v 
# -- Compiling module CAND
# 
# Top level modules:
# 	CAND
# End time: 14:53:08 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v 
# -- Compiling module DATAPATH
# 
# Top level modules:
# 	DATAPATH
# End time: 14:53:08 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/MUX1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/MUX1.v 
# -- Compiling module MUX1
# 
# Top level modules:
# 	MUX1
# End time: 14:53:08 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/MUX2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/MUX2.v 
# -- Compiling module MUX2
# 
# Top level modules:
# 	MUX2
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/SIGNEXT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/SIGNEXT.v 
# -- Compiling module SIGNEXT
# 
# Top level modules:
# 	SIGNEXT
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/UC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/UC.v 
# -- Compiling module UC
# 
# Top level modules:
# 	UC
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/pc.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/add.v 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v 
# -- Compiling module INST_MEM
# 
# Top level modules:
# 	INST_MEM
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/registers.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/alucontrol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/alucontrol.v 
# -- Compiling module ALUCONTROL
# 
# Top level modules:
# 	ALUCONTROL
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Gustavo/Datapath/DATAPATH {C:/Users/Gustavo/Datapath/DATAPATH/ALUCONTROL_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:09 on May 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gustavo/Datapath/DATAPATH" C:/Users/Gustavo/Datapath/DATAPATH/ALUCONTROL_tb.v 
# -- Compiling module ALUCONTROL_tb
# 
# Top level modules:
# 	ALUCONTROL_tb
# End time: 14:53:09 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  ALUCONTROL_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" ALUCONTROL_tb 
# Start time: 14:53:09 on May 08,2020
# Loading work.ALUCONTROL_tb
# Loading work.ALUCONTROL
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Gustavo/Datapath/DATAPATH/ALUCONTROL_tb.v(44)
#    Time: 110 ns  Iteration: 0  Instance: /ALUCONTROL_tb
# Break in Module ALUCONTROL_tb at C:/Users/Gustavo/Datapath/DATAPATH/ALUCONTROL_tb.v line 44
# End time: 14:53:34 on May 08,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
