GowinSynthesis start
Running parser ...
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\dual_adc_bram\dual_adc_bram.vhd'
Analyzing entity 'dual_adc_bram'("G:\Git\oscilloscope-fpga\fpga_project\src\dual_adc_bram\dual_adc_bram.vhd":12)
Analyzing architecture 'behavioral'("G:\Git\oscilloscope-fpga\fpga_project\src\dual_adc_bram\dual_adc_bram.vhd":28)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\adc_controller.vhd'
Analyzing entity 'adc_controller'("G:\Git\oscilloscope-fpga\fpga_project\src\adc_controller.vhd":6)
Analyzing architecture 'rtl'("G:\Git\oscilloscope-fpga\fpga_project\src\adc_controller.vhd":28)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\gowin_dcs\clock_sel.vhd'
Analyzing entity 'clock_sel'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_dcs\clock_sel.vhd":12)
Analyzing architecture 'behavioral'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_dcs\clock_sel.vhd":23)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\gowin_osc\gowin_osc.vhd'
Analyzing entity 'gowin_osc'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_osc\gowin_osc.vhd":12)
Analyzing architecture 'behavioral'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_osc\gowin_osc.vhd":18)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\gowin_rpll\gowin_rpll.vhd'
Analyzing entity 'gowin_rpll'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_rpll\gowin_rpll.vhd":12)
Analyzing architecture 'behavioral'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_rpll\gowin_rpll.vhd":21)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\gowin_sdpb\dual_bram.vhd'
Analyzing entity 'dual_bram'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_sdpb\dual_bram.vhd":12)
Analyzing architecture 'behavioral'("G:\Git\oscilloscope-fpga\fpga_project\src\gowin_sdpb\dual_bram.vhd":28)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\line_draw_controller.vhd'
Analyzing entity 'line_draw_controller'("G:\Git\oscilloscope-fpga\fpga_project\src\line_draw_controller.vhd":6)
Analyzing architecture 'rtl'("G:\Git\oscilloscope-fpga\fpga_project\src\line_draw_controller.vhd":32)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\vga_controller.vhd'
Analyzing entity 'vga_controller'("G:\Git\oscilloscope-fpga\fpga_project\src\vga_controller.vhd":5)
Analyzing architecture 'rtl'("G:\Git\oscilloscope-fpga\fpga_project\src\vga_controller.vhd":29)
Analyzing VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd'
Analyzing entity 'top_level'("G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd":5)
Analyzing architecture 'rtl'("G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd":26)
ERROR (EX4916) : Formal rst_bram_start is not declared("G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd":96)
ERROR (EX4716) : Unit 'rtl' is ignored due to previous errors("G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd":101)
VHDL file 'G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd' is ignored due to errors
GowinSynthesis finish
