

================================================================
== Vitis HLS Report for 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s'
================================================================
* Date:           Fri May 24 19:17:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.425 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_41 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_47 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read670 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read569 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read165 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read64 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln818_2 = zext i6 %p_read64"   --->   Operation 11 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%mul_ln818 = mul i15 %zext_ln818_2, i15 446"   --->   Operation 12 'mul' 'mul_ln818' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%mul_ln818_4 = mul i15 %zext_ln818_2, i15 433"   --->   Operation 14 'mul' 'mul_ln818_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_4, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 15 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln818_3 = zext i6 %p_read165"   --->   Operation 16 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%mul_ln818_10 = mul i13 %zext_ln818_3, i13 79"   --->   Operation 17 'mul' 'mul_ln818_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_10, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 18 'partselect' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i6 %p_read569"   --->   Operation 19 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read569, i2 0"   --->   Operation 20 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i8 %shl_ln1273_6"   --->   Operation 21 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%sub_ln1273_2 = sub i9 0, i9 %zext_ln1273_26"   --->   Operation 22 'sub' 'sub_ln1273_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i9 %sub_ln1273_2"   --->   Operation 23 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%r_V_139 = sub i10 %sext_ln1273_2, i10 %zext_ln1273_22"   --->   Operation 24 'sub' 'r_V_139' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %r_V_139, i32 6, i32 9"   --->   Operation 25 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %p_read569, i32 3, i32 5"   --->   Operation 26 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln818_20 = zext i6 %p_read670"   --->   Operation 27 'zext' 'zext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.27ns)   --->   "%mul_ln818_28 = mul i12 %zext_ln818_20, i12 35"   --->   Operation 28 'mul' 'mul_ln818_28' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln17_29 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_28, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 29 'partselect' 'trunc_ln17_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1273_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_47, i5 0"   --->   Operation 30 'bitconcatenate' 'shl_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1273_194 = zext i11 %shl_ln1273_52"   --->   Operation 31 'zext' 'zext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%sub_ln1273_44 = sub i12 0, i12 %zext_ln1273_194"   --->   Operation 32 'sub' 'sub_ln1273_44' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i12 %sub_ln1273_44"   --->   Operation 33 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1273_53 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_47, i1 0"   --->   Operation 34 'bitconcatenate' 'shl_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1273_195 = zext i7 %shl_ln1273_53"   --->   Operation 35 'zext' 'zext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.74ns)   --->   "%r_V_402 = sub i13 %sext_ln1273_12, i13 %zext_ln1273_195"   --->   Operation 36 'sub' 'r_V_402' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_402, i32 6, i32 12"   --->   Operation 37 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1273_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_41, i4 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1273_212 = zext i10 %shl_ln1273_56"   --->   Operation 39 'zext' 'zext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.72ns)   --->   "%sub_ln1273_47 = sub i11 0, i11 %zext_ln1273_212"   --->   Operation 40 'sub' 'sub_ln1273_47' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i11 %sub_ln1273_47"   --->   Operation 41 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1273_57 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_41, i1 0"   --->   Operation 42 'bitconcatenate' 'shl_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273_213 = zext i7 %shl_ln1273_57"   --->   Operation 43 'zext' 'zext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.73ns)   --->   "%r_V_435 = sub i12 %sext_ln1273_13, i12 %zext_ln1273_213"   --->   Operation 44 'sub' 'r_V_435' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_435, i32 6, i32 11"   --->   Operation 45 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_35 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_36 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 47 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_37 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read61" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 48 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_38 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_39 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_40 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read58" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_42 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read56" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_43 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_44 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_45 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_46 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read52" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 56 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_48 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read50" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 57 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_49 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 58 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_50 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read48" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 59 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_51 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 60 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_52 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 61 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_53 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 62 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_54 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 63 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_55 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 64 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_56 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_57 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 66 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_58 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 67 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_59 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 68 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_60 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 69 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_61 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 70 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_62 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 71 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_63 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 72 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_64 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 73 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_65 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 74 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_66 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 75 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_67 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 76 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_68 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 77 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_69 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 78 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_70 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 79 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_71 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 80 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_72 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 81 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_73 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 82 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_74 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 83 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_75 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 84 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_76 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 85 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_77 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 86 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_78 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 87 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_79 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 88 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_80 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 89 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_81 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 90 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_82 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 91 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_83 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 92 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_84 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 93 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_85 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 94 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_86 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 95 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_87 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 96 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_read1074 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 97 'read' 'p_read1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_read973 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 98 'read' 'p_read973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_read872 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 99 'read' 'p_read872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_read771 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 100 'read' 'p_read771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_read468 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 101 'read' 'p_read468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_read367 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 102 'read' 'p_read367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_read266 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 103 'read' 'p_read266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i6 %p_read64"   --->   Operation 104 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i6 %p_read64"   --->   Operation 105 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %trunc_ln" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 106 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.27ns)   --->   "%mul_ln818_1 = mul i12 %zext_ln818_1, i12 52"   --->   Operation 107 'mul' 'mul_ln818_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_1, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 108 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %trunc_ln17_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 109 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.27ns)   --->   "%mul_ln818_2 = mul i12 %zext_ln818_1, i12 39"   --->   Operation 110 'mul' 'mul_ln818_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_2, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 111 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %trunc_ln17_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 112 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.46ns)   --->   "%mul_ln818_3 = mul i14 %zext_ln818, i14 250"   --->   Operation 113 'mul' 'mul_ln818_3' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_3, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 114 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i8 %trunc_ln17_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 115 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %p_read64"   --->   Operation 116 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i6 %p_read64"   --->   Operation 117 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.70ns)   --->   "%r_V = mul i16 %zext_ln1273_10, i16 65206"   --->   Operation 118 'mul' 'r_V' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V, i32 6, i32 15"   --->   Operation 119 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i10 %mult_V" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 120 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.55ns)   --->   "%r_V_114 = mul i14 %zext_ln818, i14 16313"   --->   Operation 121 'mul' 'r_V_114' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_114, i32 6, i32 13"   --->   Operation 122 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i8 %mult_V_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 123 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.70ns)   --->   "%r_V_115 = mul i16 %zext_ln1273_10, i16 65241"   --->   Operation 124 'mul' 'r_V_115' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_115, i32 6, i32 15"   --->   Operation 125 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i10 %mult_V_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 126 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.86ns)   --->   "%r_V_116 = mul i17 %zext_ln1273, i17 130543"   --->   Operation 127 'mul' 'r_V_116' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_116, i32 6, i32 16"   --->   Operation 128 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.70ns)   --->   "%r_V_117 = mul i16 %zext_ln1273_10, i16 65274"   --->   Operation 129 'mul' 'r_V_117' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_117, i32 6, i32 15"   --->   Operation 130 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i10 %mult_V_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 131 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i9 %trunc_ln17_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 132 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln818_4 = zext i6 %p_read165"   --->   Operation 133 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln818_5 = zext i6 %p_read165"   --->   Operation 134 'zext' 'zext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln818_6 = zext i6 %p_read165"   --->   Operation 135 'zext' 'zext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read165, i2 0"   --->   Operation 136 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln818_7 = zext i8 %shl_ln"   --->   Operation 137 'zext' 'zext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln818 = add i9 %zext_ln818_7, i9 %zext_ln818_6"   --->   Operation 138 'add' 'add_ln818' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln818, i32 6, i32 8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 139 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i6 %p_read165"   --->   Operation 140 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i6 %p_read165"   --->   Operation 141 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.70ns)   --->   "%r_V_118 = mul i16 %zext_ln1273_12, i16 65243"   --->   Operation 142 'mul' 'r_V_118' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_118, i32 6, i32 15"   --->   Operation 143 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i10 %mult_V_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 144 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.46ns)   --->   "%mul_ln818_5 = mul i14 %zext_ln818_5, i14 171"   --->   Operation 145 'mul' 'mul_ln818_5' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_5, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 146 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read165, i9 0"   --->   Operation 147 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i15 %shl_ln1"   --->   Operation 148 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read165, i3 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i9 %shl_ln1273_4"   --->   Operation 150 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.77ns)   --->   "%r_V_119 = sub i16 %zext_ln1273_14, i16 %zext_ln1273_13"   --->   Operation 151 'sub' 'r_V_119' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_119, i32 6, i32 15"   --->   Operation 152 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i10 %mult_V_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 153 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.46ns)   --->   "%mul_ln818_6 = mul i14 %zext_ln818_5, i14 232"   --->   Operation 154 'mul' 'mul_ln818_6' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_6, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 155 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i8 %trunc_ln17_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 156 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.86ns)   --->   "%r_V_120 = mul i17 %zext_ln1273_11, i17 130453"   --->   Operation 157 'mul' 'r_V_120' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_120, i32 6, i32 16"   --->   Operation 158 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.46ns)   --->   "%mul_ln818_7 = mul i14 %zext_ln818_5, i14 174"   --->   Operation 159 'mul' 'mul_ln818_7' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_7, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 160 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i8 %trunc_ln17_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 161 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.46ns)   --->   "%mul_ln818_8 = mul i14 %zext_ln818_5, i14 166"   --->   Operation 162 'mul' 'mul_ln818_8' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_8, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 163 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i8 %trunc_ln17_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 164 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.70ns)   --->   "%mul_ln818_9 = mul i15 %zext_ln818_4, i15 274"   --->   Operation 165 'mul' 'mul_ln818_9' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_9, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 166 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i9 %trunc_ln17_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 167 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i6 %p_read266"   --->   Operation 168 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i6 %p_read266"   --->   Operation 169 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i6 %p_read266"   --->   Operation 170 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i6 %p_read266"   --->   Operation 171 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.23ns)   --->   "%r_V_121 = mul i12 %zext_ln1273_18, i12 4067"   --->   Operation 172 'mul' 'r_V_121' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_121, i32 6, i32 11"   --->   Operation 173 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i6 %mult_V_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 174 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.55ns)   --->   "%r_V_122 = mul i14 %zext_ln1273_17, i14 16306"   --->   Operation 175 'mul' 'r_V_122' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_122, i32 6, i32 13"   --->   Operation 176 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i8 %mult_V_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 177 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln818_8 = zext i6 %p_read266"   --->   Operation 178 'zext' 'zext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.27ns)   --->   "%mul_ln818_11 = mul i12 %zext_ln1273_18, i12 44"   --->   Operation 179 'mul' 'mul_ln818_11' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln17_11 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_11, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 180 'partselect' 'trunc_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (1.46ns)   --->   "%mul_ln818_12 = mul i14 %zext_ln1273_17, i14 246"   --->   Operation 181 'mul' 'mul_ln818_12' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln17_12 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_12, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 182 'partselect' 'trunc_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i8 %trunc_ln17_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 183 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.70ns)   --->   "%mul_ln818_13 = mul i15 %zext_ln818_8, i15 381"   --->   Operation 184 'mul' 'mul_ln818_13' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln17_13 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_13, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 185 'partselect' 'trunc_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i9 %trunc_ln17_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 186 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.86ns)   --->   "%r_V_123 = mul i17 %zext_ln1273_16, i17 130530"   --->   Operation 187 'mul' 'r_V_123' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_123, i32 6, i32 16"   --->   Operation 188 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln818_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read266, i8 0"   --->   Operation 189 'bitconcatenate' 'shl_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln818_9 = zext i14 %shl_ln818_1"   --->   Operation 190 'zext' 'zext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln818_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read266, i2 0"   --->   Operation 191 'bitconcatenate' 'shl_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln818_10 = zext i8 %shl_ln818_2"   --->   Operation 192 'zext' 'zext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.76ns)   --->   "%sub_ln818 = sub i15 %zext_ln818_9, i15 %zext_ln818_10"   --->   Operation 193 'sub' 'sub_ln818' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %sub_ln818, i32 6, i32 14"   --->   Operation 194 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i9 %mult_V_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 195 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i10 %sext_ln17_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 196 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.70ns)   --->   "%r_V_124 = mul i16 %zext_ln1273_15, i16 65141"   --->   Operation 197 'mul' 'r_V_124' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_124, i32 6, i32 15"   --->   Operation 198 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (1.70ns)   --->   "%mul_ln818_14 = mul i15 %zext_ln818_8, i15 481"   --->   Operation 199 'mul' 'mul_ln818_14' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln17_14 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_14, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 200 'partselect' 'trunc_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i9 %trunc_ln17_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 201 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.55ns)   --->   "%r_V_125 = mul i14 %zext_ln1273_17, i14 16314"   --->   Operation 202 'mul' 'r_V_125' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_125, i32 6, i32 13"   --->   Operation 203 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i8 %mult_V_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 204 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i6 %p_read367"   --->   Operation 205 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i6 %p_read367"   --->   Operation 206 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (1.70ns)   --->   "%r_V_126 = mul i16 %zext_ln1273_20, i16 65219"   --->   Operation 207 'mul' 'r_V_126' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_126, i32 6, i32 15"   --->   Operation 208 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i10 %mult_V_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 209 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln818_11 = zext i6 %p_read367"   --->   Operation 210 'zext' 'zext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln818_12 = zext i6 %p_read367"   --->   Operation 211 'zext' 'zext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (1.46ns)   --->   "%mul_ln818_15 = mul i14 %zext_ln818_12, i14 231"   --->   Operation 212 'mul' 'mul_ln818_15' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln17_15 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_15, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 213 'partselect' 'trunc_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i8 %trunc_ln17_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 214 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.70ns)   --->   "%r_V_127 = mul i16 %zext_ln1273_20, i16 65252"   --->   Operation 215 'mul' 'r_V_127' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_127, i32 6, i32 15"   --->   Operation 216 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.70ns)   --->   "%mul_ln818_16 = mul i15 %zext_ln818_11, i15 415"   --->   Operation 217 'mul' 'mul_ln818_16' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln17_16 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_16, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 218 'partselect' 'trunc_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i9 %trunc_ln17_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 219 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.46ns)   --->   "%mul_ln818_17 = mul i14 %zext_ln818_12, i14 167"   --->   Operation 220 'mul' 'mul_ln818_17' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln17_17 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_17, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 221 'partselect' 'trunc_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i8 %trunc_ln17_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 222 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (1.70ns)   --->   "%r_V_128 = mul i16 %zext_ln1273_20, i16 65055"   --->   Operation 223 'mul' 'r_V_128' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_128, i32 6, i32 15"   --->   Operation 224 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.27ns)   --->   "%r_V_129 = mul i13 %zext_ln1273_19, i13 8155"   --->   Operation 225 'mul' 'r_V_129' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_129, i32 6, i32 12"   --->   Operation 226 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (1.46ns)   --->   "%mul_ln818_18 = mul i14 %zext_ln818_12, i14 189"   --->   Operation 227 'mul' 'mul_ln818_18' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln17_18 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_18, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 228 'partselect' 'trunc_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i8 %trunc_ln17_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 229 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln818_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read367, i7 0"   --->   Operation 230 'bitconcatenate' 'shl_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln818_13 = zext i13 %shl_ln818_3"   --->   Operation 231 'zext' 'zext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln818_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read367, i2 0"   --->   Operation 232 'bitconcatenate' 'shl_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln818_14 = zext i8 %shl_ln818_4"   --->   Operation 233 'zext' 'zext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.75ns)   --->   "%add_ln818_1 = add i14 %zext_ln818_13, i14 %zext_ln818_14"   --->   Operation 234 'add' 'add_ln818_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln17_19 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln818_1, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 235 'partselect' 'trunc_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i8 %trunc_ln17_19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 236 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (1.70ns)   --->   "%r_V_130 = mul i16 %zext_ln1273_20, i16 65092"   --->   Operation 237 'mul' 'r_V_130' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_130, i32 6, i32 15"   --->   Operation 238 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i10 %mult_V_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 239 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln818_15 = zext i6 %p_read468"   --->   Operation 240 'zext' 'zext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln818_16 = zext i6 %p_read468"   --->   Operation 241 'zext' 'zext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.46ns)   --->   "%mul_ln818_19 = mul i14 %zext_ln818_16, i14 147"   --->   Operation 242 'mul' 'mul_ln818_19' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln17_20 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_19, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 243 'partselect' 'trunc_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i8 %trunc_ln17_20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 244 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i6 %p_read468"   --->   Operation 245 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.55ns)   --->   "%r_V_131 = mul i14 %zext_ln818_16, i14 16302"   --->   Operation 246 'mul' 'r_V_131' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_131, i32 6, i32 13"   --->   Operation 247 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i8 %mult_V_19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 248 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.55ns)   --->   "%r_V_132 = mul i14 %zext_ln818_16, i14 16303"   --->   Operation 249 'mul' 'r_V_132' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_132, i32 6, i32 13"   --->   Operation 250 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i8 %mult_V_20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 251 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.70ns)   --->   "%mul_ln818_20 = mul i15 %zext_ln818_15, i15 332"   --->   Operation 252 'mul' 'mul_ln818_20' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln17_21 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_20, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 253 'partselect' 'trunc_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i9 %trunc_ln17_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 254 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (1.70ns)   --->   "%r_V_133 = mul i16 %zext_ln1273_21, i16 65064"   --->   Operation 255 'mul' 'r_V_133' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_133, i32 6, i32 15"   --->   Operation 256 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i10 %mult_V_21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 257 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (1.70ns)   --->   "%mul_ln818_21 = mul i15 %zext_ln818_15, i15 304"   --->   Operation 258 'mul' 'mul_ln818_21' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln17_22 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_21, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 259 'partselect' 'trunc_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i9 %trunc_ln17_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 260 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (1.70ns)   --->   "%mul_ln818_22 = mul i15 %zext_ln818_15, i15 276"   --->   Operation 261 'mul' 'mul_ln818_22' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln17_23 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_22, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 262 'partselect' 'trunc_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i9 %trunc_ln17_23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 263 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.70ns)   --->   "%r_V_134 = mul i16 %zext_ln1273_21, i16 65251"   --->   Operation 264 'mul' 'r_V_134' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_134, i32 6, i32 15"   --->   Operation 265 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i10 %mult_V_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 266 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.55ns)   --->   "%r_V_135 = mul i14 %zext_ln818_16, i14 16308"   --->   Operation 267 'mul' 'r_V_135' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_135, i32 6, i32 13"   --->   Operation 268 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i8 %mult_V_23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 269 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (1.46ns)   --->   "%mul_ln818_23 = mul i14 %zext_ln818_16, i14 174"   --->   Operation 270 'mul' 'mul_ln818_23' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln17_24 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_23, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 271 'partselect' 'trunc_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln17_23 = zext i8 %trunc_ln17_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 272 'zext' 'zext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln818_17 = zext i6 %p_read569"   --->   Operation 273 'zext' 'zext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln818_18 = zext i6 %p_read569"   --->   Operation 274 'zext' 'zext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (1.70ns)   --->   "%mul_ln818_24 = mul i15 %zext_ln818_18, i15 350"   --->   Operation 275 'mul' 'mul_ln818_24' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln17_25 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_24, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 276 'partselect' 'trunc_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i6 %p_read569"   --->   Operation 277 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i6 %p_read569"   --->   Operation 278 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read569, i5 0"   --->   Operation 279 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i11 %shl_ln1273_5"   --->   Operation 280 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.73ns)   --->   "%sub_ln1273 = sub i12 0, i12 %zext_ln1273_25"   --->   Operation 281 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i12 %sub_ln1273"   --->   Operation 282 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i8 %shl_ln1273_6"   --->   Operation 283 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.74ns)   --->   "%r_V_136 = sub i13 %sext_ln1273, i13 %zext_ln1273_27"   --->   Operation 284 'sub' 'r_V_136' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_136, i32 6, i32 12"   --->   Operation 285 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i7 %mult_V_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 286 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.73ns)   --->   "%r_V_137 = sub i12 %zext_ln1273_24, i12 %zext_ln1273_25"   --->   Operation 287 'sub' 'r_V_137' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_137, i32 6, i32 11"   --->   Operation 288 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i6 %mult_V_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 289 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (1.70ns)   --->   "%r_V_138 = mul i16 %zext_ln1273_23, i16 65128"   --->   Operation 290 'mul' 'r_V_138' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_138, i32 6, i32 15"   --->   Operation 291 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i10 %mult_V_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 292 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.70ns)   --->   "%mul_ln818_25 = mul i15 %zext_ln818_18, i15 301"   --->   Operation 293 'mul' 'mul_ln818_25' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln17_26 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_25, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 294 'partselect' 'trunc_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln17_25 = zext i9 %trunc_ln17_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 295 'zext' 'zext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (1.46ns)   --->   "%mul_ln818_26 = mul i14 %zext_ln818_17, i14 200"   --->   Operation 296 'mul' 'mul_ln818_26' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln17_27 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_26, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 297 'partselect' 'trunc_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln17_26 = zext i8 %trunc_ln17_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 298 'zext' 'zext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i4 %mult_V_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 299 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (1.70ns)   --->   "%r_V_140 = mul i16 %zext_ln1273_23, i16 65045"   --->   Operation 300 'mul' 'r_V_140' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_140, i32 6, i32 15"   --->   Operation 301 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i10 %mult_V_28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 302 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (1.46ns)   --->   "%mul_ln818_27 = mul i14 %zext_ln818_17, i14 175"   --->   Operation 303 'mul' 'mul_ln818_27' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln17_28 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_27, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 304 'partselect' 'trunc_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln17_27 = zext i8 %trunc_ln17_28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 305 'zext' 'zext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln818_19 = zext i6 %p_read670"   --->   Operation 306 'zext' 'zext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln17_29 = zext i6 %trunc_ln17_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 307 'zext' 'zext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (1.46ns)   --->   "%mul_ln818_29 = mul i14 %zext_ln818_19, i14 200"   --->   Operation 308 'mul' 'mul_ln818_29' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln17_30 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_29, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 309 'partselect' 'trunc_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln17_30 = zext i8 %trunc_ln17_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 310 'zext' 'zext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i6 %p_read670"   --->   Operation 311 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i6 %p_read670"   --->   Operation 312 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read670, i6 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1273_30 = zext i12 %shl_ln1273_7"   --->   Operation 314 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1273_31 = zext i12 %shl_ln1273_7"   --->   Operation 315 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read670, i2 0"   --->   Operation 316 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1273_32 = zext i8 %shl_ln1273_8"   --->   Operation 317 'zext' 'zext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.74ns)   --->   "%r_V_141 = sub i13 %zext_ln1273_32, i13 %zext_ln1273_31"   --->   Operation 318 'sub' 'r_V_141' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_141, i32 6, i32 12"   --->   Operation 319 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i7 %mult_V_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 320 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (1.70ns)   --->   "%r_V_142 = mul i16 %zext_ln1273_29, i16 65094"   --->   Operation 321 'mul' 'r_V_142' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_142, i32 6, i32 15"   --->   Operation 322 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i10 %mult_V_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 323 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.46ns)   --->   "%r_V_143 = mul i15 %zext_ln1273_28, i15 32565"   --->   Operation 324 'mul' 'r_V_143' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_143, i32 6, i32 14"   --->   Operation 325 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i9 %mult_V_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 326 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (1.46ns)   --->   "%r_V_144 = mul i15 %zext_ln1273_28, i15 32570"   --->   Operation 327 'mul' 'r_V_144' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_144, i32 6, i32 14"   --->   Operation 328 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i9 %mult_V_32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 329 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.46ns)   --->   "%mul_ln818_30 = mul i14 %zext_ln818_19, i14 164"   --->   Operation 330 'mul' 'mul_ln818_30' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln17_31 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_30, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 331 'partselect' 'trunc_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln17_31 = zext i8 %trunc_ln17_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 332 'zext' 'zext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.55ns)   --->   "%r_V_145 = mul i14 %zext_ln818_19, i14 16267"   --->   Operation 333 'mul' 'r_V_145' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_145, i32 6, i32 13"   --->   Operation 334 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i8 %mult_V_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 335 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read670, i9 0"   --->   Operation 336 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln1273_33 = zext i15 %shl_ln1273_9"   --->   Operation 337 'zext' 'zext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.77ns)   --->   "%r_V_146 = sub i16 %zext_ln1273_30, i16 %zext_ln1273_33"   --->   Operation 338 'sub' 'r_V_146' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_146, i32 6, i32 15"   --->   Operation 339 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i10 %mult_V_34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 340 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (1.46ns)   --->   "%r_V_147 = mul i15 %zext_ln1273_28, i15 32625"   --->   Operation 341 'mul' 'r_V_147' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_147, i32 6, i32 14"   --->   Operation 342 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i9 %mult_V_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 343 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1273_34 = zext i6 %p_read771"   --->   Operation 344 'zext' 'zext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1273_35 = zext i6 %p_read771"   --->   Operation 345 'zext' 'zext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1273_36 = zext i6 %p_read771"   --->   Operation 346 'zext' 'zext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read771, i6 0"   --->   Operation 347 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i12 %shl_ln1273_s"   --->   Operation 348 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.74ns)   --->   "%r_V_148 = sub i13 %zext_ln1273_36, i13 %zext_ln1273_37"   --->   Operation 349 'sub' 'r_V_148' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_148, i32 6, i32 12"   --->   Operation 350 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i7 %mult_V_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 351 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (1.46ns)   --->   "%r_V_149 = mul i15 %zext_ln1273_35, i15 32633"   --->   Operation 352 'mul' 'r_V_149' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_149, i32 6, i32 14"   --->   Operation 353 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i9 %mult_V_37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 354 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read771, i7 0"   --->   Operation 355 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1273_38 = zext i13 %shl_ln1273_1"   --->   Operation 356 'zext' 'zext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read771, i2 0"   --->   Operation 357 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1273_39 = zext i8 %shl_ln1273_2"   --->   Operation 358 'zext' 'zext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.75ns)   --->   "%r_V_150 = sub i14 %zext_ln1273_39, i14 %zext_ln1273_38"   --->   Operation 359 'sub' 'r_V_150' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_150, i32 6, i32 13"   --->   Operation 360 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i8 %mult_V_38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 361 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln818_21 = zext i6 %p_read771"   --->   Operation 362 'zext' 'zext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (1.55ns)   --->   "%mul_ln818_31 = mul i13 %zext_ln1273_36, i13 110"   --->   Operation 363 'mul' 'mul_ln818_31' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln17_32 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_31, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 364 'partselect' 'trunc_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln17_32 = zext i7 %trunc_ln17_32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 365 'zext' 'zext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (1.70ns)   --->   "%r_V_151 = mul i16 %zext_ln1273_34, i16 65171"   --->   Operation 366 'mul' 'r_V_151' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_151, i32 6, i32 15"   --->   Operation 367 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i10 %mult_V_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 368 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (1.70ns)   --->   "%mul_ln818_32 = mul i15 %zext_ln1273_35, i15 421"   --->   Operation 369 'mul' 'mul_ln818_32' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln17_33 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_32, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 370 'partselect' 'trunc_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln17_33 = zext i9 %trunc_ln17_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 371 'zext' 'zext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (1.46ns)   --->   "%mul_ln818_33 = mul i14 %zext_ln818_21, i14 239"   --->   Operation 372 'mul' 'mul_ln818_33' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln17_34 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_33, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 373 'partselect' 'trunc_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln17_34 = zext i8 %trunc_ln17_34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 374 'zext' 'zext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (1.46ns)   --->   "%mul_ln818_34 = mul i14 %zext_ln818_21, i14 245"   --->   Operation 375 'mul' 'mul_ln818_34' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln17_35 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_34, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 376 'partselect' 'trunc_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln17_35 = zext i8 %trunc_ln17_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 377 'zext' 'zext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (1.70ns)   --->   "%r_V_152 = mul i16 %zext_ln1273_34, i16 65140"   --->   Operation 378 'mul' 'r_V_152' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_152, i32 6, i32 15"   --->   Operation 379 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i10 %mult_V_40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 380 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (1.70ns)   --->   "%r_V_153 = mul i16 %zext_ln1273_34, i16 65259"   --->   Operation 381 'mul' 'r_V_153' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_153, i32 6, i32 15"   --->   Operation 382 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i10 %mult_V_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 383 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln818_22 = zext i6 %p_read872"   --->   Operation 384 'zext' 'zext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln818_23 = zext i6 %p_read872"   --->   Operation 385 'zext' 'zext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln818_24 = zext i6 %p_read872"   --->   Operation 386 'zext' 'zext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln818_25 = zext i6 %p_read872"   --->   Operation 387 'zext' 'zext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln818_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read872, i5 0"   --->   Operation 388 'bitconcatenate' 'shl_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln818_26 = zext i11 %shl_ln818_5"   --->   Operation 389 'zext' 'zext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.73ns)   --->   "%add_ln818_2 = add i12 %zext_ln818_26, i12 %zext_ln818_25"   --->   Operation 390 'add' 'add_ln818_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln17_36 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_2, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 391 'partselect' 'trunc_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln17_36 = zext i6 %trunc_ln17_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 392 'zext' 'zext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (1.70ns)   --->   "%mul_ln818_35 = mul i15 %zext_ln818_24, i15 341"   --->   Operation 393 'mul' 'mul_ln818_35' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln17_37 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_35, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 394 'partselect' 'trunc_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln17_37 = zext i9 %trunc_ln17_37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 395 'zext' 'zext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1273_40 = zext i6 %p_read872"   --->   Operation 396 'zext' 'zext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (1.70ns)   --->   "%r_V_154 = mul i16 %zext_ln1273_40, i16 65147"   --->   Operation 397 'mul' 'r_V_154' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_154, i32 6, i32 15"   --->   Operation 398 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i10 %mult_V_42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 399 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (1.55ns)   --->   "%mul_ln818_36 = mul i13 %zext_ln818_23, i13 125"   --->   Operation 400 'mul' 'mul_ln818_36' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln17_38 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_36, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 401 'partselect' 'trunc_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln17_38 = zext i7 %trunc_ln17_38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 402 'zext' 'zext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (1.55ns)   --->   "%r_V_155 = mul i14 %zext_ln818_22, i14 16285"   --->   Operation 403 'mul' 'r_V_155' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_155, i32 6, i32 13"   --->   Operation 404 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln17_43 = sext i8 %mult_V_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 405 'sext' 'sext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (1.70ns)   --->   "%r_V_156 = mul i16 %zext_ln1273_40, i16 65118"   --->   Operation 406 'mul' 'r_V_156' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%mult_V_44 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_156, i32 6, i32 15"   --->   Operation 407 'partselect' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln17_44 = sext i10 %mult_V_44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 408 'sext' 'sext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (1.70ns)   --->   "%r_V_157 = mul i16 %zext_ln1273_40, i16 65145"   --->   Operation 409 'mul' 'r_V_157' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_157, i32 6, i32 15"   --->   Operation 410 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i10 %mult_V_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 411 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (1.46ns)   --->   "%mul_ln818_37 = mul i14 %zext_ln818_22, i14 236"   --->   Operation 412 'mul' 'mul_ln818_37' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln17_39 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_37, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 413 'partselect' 'trunc_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln17_39 = zext i8 %trunc_ln17_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 414 'zext' 'zext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (1.46ns)   --->   "%mul_ln818_38 = mul i14 %zext_ln818_22, i14 242"   --->   Operation 415 'mul' 'mul_ln818_38' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln17_40 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_38, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 416 'partselect' 'trunc_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln17_40 = zext i8 %trunc_ln17_40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 417 'zext' 'zext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (1.46ns)   --->   "%mul_ln818_39 = mul i14 %zext_ln818_22, i14 137"   --->   Operation 418 'mul' 'mul_ln818_39' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln17_41 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_39, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 419 'partselect' 'trunc_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln17_41 = zext i8 %trunc_ln17_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 420 'zext' 'zext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln818_29 = zext i6 %p_read973"   --->   Operation 421 'zext' 'zext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln818_30 = zext i6 %p_read973"   --->   Operation 422 'zext' 'zext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (1.55ns)   --->   "%mul_ln818_40 = mul i13 %zext_ln818_30, i13 87"   --->   Operation 423 'mul' 'mul_ln818_40' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln17_42 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_40, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 424 'partselect' 'trunc_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln17_42 = zext i7 %trunc_ln17_42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 425 'zext' 'zext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1273_41 = zext i6 %p_read973"   --->   Operation 426 'zext' 'zext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1273_42 = zext i6 %p_read973"   --->   Operation 427 'zext' 'zext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (1.70ns)   --->   "%r_V_158 = mul i16 %zext_ln1273_42, i16 65230"   --->   Operation 428 'mul' 'r_V_158' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_158, i32 6, i32 15"   --->   Operation 429 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i10 %mult_V_46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 430 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln818_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read973, i5 0"   --->   Operation 431 'bitconcatenate' 'shl_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln818_31 = zext i11 %shl_ln818_6"   --->   Operation 432 'zext' 'zext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%shl_ln818_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read973, i1 0"   --->   Operation 433 'bitconcatenate' 'shl_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln818_32 = zext i7 %shl_ln818_7"   --->   Operation 434 'zext' 'zext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.73ns)   --->   "%add_ln818_3 = add i12 %zext_ln818_31, i12 %zext_ln818_32"   --->   Operation 435 'add' 'add_ln818_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln17_43 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_3, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 436 'partselect' 'trunc_ln17_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln17_43 = zext i6 %trunc_ln17_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 437 'zext' 'zext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (1.70ns)   --->   "%mul_ln818_41 = mul i15 %zext_ln818_29, i15 346"   --->   Operation 438 'mul' 'mul_ln818_41' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln17_44 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_41, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 439 'partselect' 'trunc_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln17_44 = zext i9 %trunc_ln17_44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 440 'zext' 'zext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (1.46ns)   --->   "%r_V_159 = mul i15 %zext_ln818_29, i15 32570"   --->   Operation 441 'mul' 'r_V_159' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_159, i32 6, i32 14"   --->   Operation 442 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i9 %mult_V_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 443 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (1.70ns)   --->   "%mul_ln818_42 = mul i15 %zext_ln818_29, i15 443"   --->   Operation 444 'mul' 'mul_ln818_42' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln17_45 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_42, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 445 'partselect' 'trunc_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln17_45 = zext i9 %trunc_ln17_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 446 'zext' 'zext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.70ns)   --->   "%r_V_160 = mul i16 %zext_ln1273_42, i16 65222"   --->   Operation 447 'mul' 'r_V_160' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_160, i32 6, i32 15"   --->   Operation 448 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i10 %mult_V_48" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 449 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (1.70ns)   --->   "%mul_ln818_43 = mul i15 %zext_ln818_29, i15 349"   --->   Operation 450 'mul' 'mul_ln818_43' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln17_46 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_43, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 451 'partselect' 'trunc_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln17_46 = zext i9 %trunc_ln17_46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 452 'zext' 'zext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (1.55ns)   --->   "%r_V_161 = mul i14 %zext_ln1273_41, i14 16307"   --->   Operation 453 'mul' 'r_V_161' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_161, i32 6, i32 13"   --->   Operation 454 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln17_49 = sext i8 %mult_V_49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 455 'sext' 'sext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (1.55ns)   --->   "%mul_ln818_44 = mul i13 %zext_ln818_30, i13 111"   --->   Operation 456 'mul' 'mul_ln818_44' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln17_47 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_44, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 457 'partselect' 'trunc_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln17_47 = zext i7 %trunc_ln17_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 458 'zext' 'zext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1273_43 = zext i6 %p_read1074"   --->   Operation 459 'zext' 'zext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1273_44 = zext i6 %p_read1074"   --->   Operation 460 'zext' 'zext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.46ns)   --->   "%r_V_162 = mul i15 %zext_ln1273_44, i15 32633"   --->   Operation 461 'mul' 'r_V_162' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_162, i32 6, i32 14"   --->   Operation 462 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln17_50 = sext i9 %mult_V_50" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 463 'sext' 'sext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (1.46ns)   --->   "%r_V_163 = mul i15 %zext_ln1273_44, i15 32556"   --->   Operation 464 'mul' 'r_V_163' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_163, i32 6, i32 14"   --->   Operation 465 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln17_51 = sext i9 %mult_V_51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 466 'sext' 'sext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (1.70ns)   --->   "%r_V_164 = mul i16 %zext_ln1273_43, i16 65143"   --->   Operation 467 'mul' 'r_V_164' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_164, i32 6, i32 15"   --->   Operation 468 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln17_52 = sext i10 %mult_V_52" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 469 'sext' 'sext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln818_33 = zext i6 %p_read1074"   --->   Operation 470 'zext' 'zext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (1.70ns)   --->   "%mul_ln818_45 = mul i15 %zext_ln1273_44, i15 310"   --->   Operation 471 'mul' 'mul_ln818_45' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln17_48 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_45, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 472 'partselect' 'trunc_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln17_48 = zext i9 %trunc_ln17_48" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 473 'zext' 'zext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (1.70ns)   --->   "%r_V_165 = mul i16 %zext_ln1273_43, i16 65073"   --->   Operation 474 'mul' 'r_V_165' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_165, i32 6, i32 15"   --->   Operation 475 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln17_53 = sext i10 %mult_V_53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 476 'sext' 'sext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read1074, i6 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1273_45 = zext i12 %shl_ln1273_3"   --->   Operation 478 'zext' 'zext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.74ns)   --->   "%sub_ln1273_7 = sub i13 0, i13 %zext_ln1273_45"   --->   Operation 479 'sub' 'sub_ln1273_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i13 %sub_ln1273_7"   --->   Operation 480 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read1074, i2 0"   --->   Operation 481 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln1273_46 = zext i8 %shl_ln1273_10"   --->   Operation 482 'zext' 'zext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.75ns)   --->   "%r_V_166 = sub i14 %sext_ln1273_3, i14 %zext_ln1273_46"   --->   Operation 483 'sub' 'r_V_166' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_166, i32 6, i32 13"   --->   Operation 484 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln17_54 = sext i8 %mult_V_54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 485 'sext' 'sext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (1.46ns)   --->   "%mul_ln818_46 = mul i14 %zext_ln818_33, i14 171"   --->   Operation 486 'mul' 'mul_ln818_46' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln17_49 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_46, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 487 'partselect' 'trunc_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln17_49 = zext i8 %trunc_ln17_49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 488 'zext' 'zext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (1.70ns)   --->   "%r_V_167 = mul i16 %zext_ln1273_43, i16 65184"   --->   Operation 489 'mul' 'r_V_167' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_167, i32 6, i32 15"   --->   Operation 490 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i10 %mult_V_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 491 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (1.46ns)   --->   "%mul_ln818_47 = mul i14 %zext_ln818_33, i14 174"   --->   Operation 492 'mul' 'mul_ln818_47' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln17_50 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_47, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 493 'partselect' 'trunc_ln17_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln17_50 = zext i8 %trunc_ln17_50" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 494 'zext' 'zext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read1074, i3 0"   --->   Operation 495 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln1273_47 = zext i9 %shl_ln1273_11"   --->   Operation 496 'zext' 'zext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read1074, i1 0"   --->   Operation 497 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1273_48 = zext i7 %shl_ln1273_12"   --->   Operation 498 'zext' 'zext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.71ns)   --->   "%r_V_168 = sub i10 %zext_ln1273_48, i10 %zext_ln1273_47"   --->   Operation 499 'sub' 'r_V_168' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %r_V_168, i32 6, i32 9"   --->   Operation 500 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i4 %mult_V_56" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 501 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1273_49 = zext i6 %p_read_87"   --->   Operation 502 'zext' 'zext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln1273_50 = zext i6 %p_read_87"   --->   Operation 503 'zext' 'zext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.70ns)   --->   "%r_V_169 = mul i16 %zext_ln1273_50, i16 65146"   --->   Operation 504 'mul' 'r_V_169' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_169, i32 6, i32 15"   --->   Operation 505 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln17_57 = sext i10 %mult_V_57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 506 'sext' 'sext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln818_34 = zext i6 %p_read_87"   --->   Operation 507 'zext' 'zext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (1.70ns)   --->   "%mul_ln818_48 = mul i15 %zext_ln1273_49, i15 298"   --->   Operation 508 'mul' 'mul_ln818_48' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln17_51 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_48, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 509 'partselect' 'trunc_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln17_51 = zext i9 %trunc_ln17_51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 510 'zext' 'zext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (1.70ns)   --->   "%r_V_170 = mul i16 %zext_ln1273_50, i16 65254"   --->   Operation 511 'mul' 'r_V_170' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_170, i32 6, i32 15"   --->   Operation 512 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln17_58 = sext i10 %mult_V_58" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 513 'sext' 'sext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (1.46ns)   --->   "%r_V_171 = mul i15 %zext_ln1273_49, i15 32566"   --->   Operation 514 'mul' 'r_V_171' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_171, i32 6, i32 14"   --->   Operation 515 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln17_59 = sext i9 %mult_V_59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 516 'sext' 'sext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (1.46ns)   --->   "%r_V_172 = mul i15 %zext_ln1273_49, i15 32569"   --->   Operation 517 'mul' 'r_V_172' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_172, i32 6, i32 14"   --->   Operation 518 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln17_60 = sext i9 %mult_V_60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 519 'sext' 'sext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (1.70ns)   --->   "%r_V_173 = mul i16 %zext_ln1273_50, i16 65081"   --->   Operation 520 'mul' 'r_V_173' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_173, i32 6, i32 15"   --->   Operation 521 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln17_61 = sext i10 %mult_V_61" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 522 'sext' 'sext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (1.70ns)   --->   "%r_V_174 = mul i16 %zext_ln1273_50, i16 65135"   --->   Operation 523 'mul' 'r_V_174' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_174, i32 6, i32 15"   --->   Operation 524 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i10 %mult_V_62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 525 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (1.46ns)   --->   "%r_V_175 = mul i15 %zext_ln1273_49, i15 32527"   --->   Operation 526 'mul' 'r_V_175' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_175, i32 6, i32 14"   --->   Operation 527 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln17_63 = sext i9 %mult_V_63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 528 'sext' 'sext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (1.55ns)   --->   "%mul_ln818_49 = mul i13 %zext_ln818_34, i13 99"   --->   Operation 529 'mul' 'mul_ln818_49' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln17_52 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_49, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 530 'partselect' 'trunc_ln17_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln17_52 = zext i7 %trunc_ln17_52" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 531 'zext' 'zext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (1.46ns)   --->   "%r_V_176 = mul i15 %zext_ln1273_49, i15 32526"   --->   Operation 532 'mul' 'r_V_176' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_176, i32 6, i32 14"   --->   Operation 533 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i9 %mult_V_64" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 534 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1273_51 = zext i6 %p_read_86"   --->   Operation 535 'zext' 'zext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln1273_52 = zext i6 %p_read_86"   --->   Operation 536 'zext' 'zext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1273_53 = zext i6 %p_read_86"   --->   Operation 537 'zext' 'zext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (1.70ns)   --->   "%r_V_177 = mul i16 %zext_ln1273_53, i16 65060"   --->   Operation 538 'mul' 'r_V_177' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_177, i32 6, i32 15"   --->   Operation 539 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln17_65 = sext i10 %mult_V_65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 540 'sext' 'sext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (1.46ns)   --->   "%r_V_178 = mul i15 %zext_ln1273_52, i15 32557"   --->   Operation 541 'mul' 'r_V_178' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_178, i32 6, i32 14"   --->   Operation 542 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln17_66 = sext i9 %mult_V_66" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 543 'sext' 'sext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (1.46ns)   --->   "%r_V_179 = mul i15 %zext_ln1273_52, i15 32584"   --->   Operation 544 'mul' 'r_V_179' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_179, i32 6, i32 14"   --->   Operation 545 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i9 %mult_V_67" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 546 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln818_35 = zext i6 %p_read_86"   --->   Operation 547 'zext' 'zext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (1.46ns)   --->   "%mul_ln818_50 = mul i14 %zext_ln818_35, i14 161"   --->   Operation 548 'mul' 'mul_ln818_50' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln17_53 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_50, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 549 'partselect' 'trunc_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln17_53 = zext i8 %trunc_ln17_53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 550 'zext' 'zext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (1.70ns)   --->   "%mul_ln818_51 = mul i15 %zext_ln1273_52, i15 431"   --->   Operation 551 'mul' 'mul_ln818_51' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln17_54 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_51, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 552 'partselect' 'trunc_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln17_54 = zext i9 %trunc_ln17_54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 553 'zext' 'zext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (1.46ns)   --->   "%mul_ln818_52 = mul i14 %zext_ln818_35, i14 221"   --->   Operation 554 'mul' 'mul_ln818_52' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln17_55 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_52, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 555 'partselect' 'trunc_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln17_55 = zext i8 %trunc_ln17_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 556 'zext' 'zext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (1.46ns)   --->   "%mul_ln818_53 = mul i14 %zext_ln818_35, i14 193"   --->   Operation 557 'mul' 'mul_ln818_53' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln17_56 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_53, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 558 'partselect' 'trunc_ln17_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln17_56 = zext i8 %trunc_ln17_56" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 559 'zext' 'zext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (1.86ns)   --->   "%r_V_180 = mul i17 %zext_ln1273_51, i17 130457"   --->   Operation 560 'mul' 'r_V_180' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_180, i32 6, i32 16"   --->   Operation 561 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.46ns)   --->   "%mul_ln818_54 = mul i14 %zext_ln818_35, i14 189"   --->   Operation 562 'mul' 'mul_ln818_54' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln17_57 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_54, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 563 'partselect' 'trunc_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln17_57 = zext i8 %trunc_ln17_57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 564 'zext' 'zext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (1.70ns)   --->   "%r_V_181 = mul i16 %zext_ln1273_53, i16 65209"   --->   Operation 565 'mul' 'r_V_181' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_181, i32 6, i32 15"   --->   Operation 566 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln17_69 = sext i10 %mult_V_69" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 567 'sext' 'sext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1273_54 = zext i6 %p_read_85"   --->   Operation 568 'zext' 'zext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln1273_55 = zext i6 %p_read_85"   --->   Operation 569 'zext' 'zext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1273_56 = zext i6 %p_read_85"   --->   Operation 570 'zext' 'zext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1273_57 = zext i6 %p_read_85"   --->   Operation 571 'zext' 'zext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln1273_58 = zext i6 %p_read_85"   --->   Operation 572 'zext' 'zext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (1.27ns)   --->   "%r_V_182 = mul i13 %zext_ln1273_58, i13 8145"   --->   Operation 573 'mul' 'r_V_182' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_182, i32 6, i32 12"   --->   Operation 574 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln17_70 = sext i7 %mult_V_70" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 575 'sext' 'sext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (1.27ns)   --->   "%mul_ln818_55 = mul i12 %zext_ln1273_56, i12 59"   --->   Operation 576 'mul' 'mul_ln818_55' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln17_58 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_55, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 577 'partselect' 'trunc_ln17_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln17_58 = zext i6 %trunc_ln17_58" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 578 'zext' 'zext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln818_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_85, i8 0"   --->   Operation 579 'bitconcatenate' 'shl_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln818_37 = zext i14 %shl_ln818_8"   --->   Operation 580 'zext' 'zext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln818_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_85, i3 0"   --->   Operation 581 'bitconcatenate' 'shl_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln818_38 = zext i9 %shl_ln818_9"   --->   Operation 582 'zext' 'zext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.76ns)   --->   "%add_ln818_4 = add i15 %zext_ln818_37, i15 %zext_ln818_38"   --->   Operation 583 'add' 'add_ln818_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln17_59 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %add_ln818_4, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 584 'partselect' 'trunc_ln17_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (1.46ns)   --->   "%r_V_183 = mul i15 %zext_ln1273_57, i15 32521"   --->   Operation 585 'mul' 'r_V_183' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_183, i32 6, i32 14"   --->   Operation 586 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln17_71 = sext i9 %mult_V_71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 587 'sext' 'sext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (1.23ns)   --->   "%r_V_184 = mul i12 %zext_ln1273_56, i12 4074"   --->   Operation 588 'mul' 'r_V_184' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_184, i32 6, i32 11"   --->   Operation 589 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i6 %mult_V_72" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 590 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (1.70ns)   --->   "%r_V_185 = mul i16 %zext_ln1273_55, i16 65246"   --->   Operation 591 'mul' 'r_V_185' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_185, i32 6, i32 15"   --->   Operation 592 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln17_73 = sext i10 %mult_V_73" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 593 'sext' 'sext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (1.70ns)   --->   "%r_V_186 = mul i16 %zext_ln1273_55, i16 65055"   --->   Operation 594 'mul' 'r_V_186' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_186, i32 6, i32 15"   --->   Operation 595 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln17_74 = sext i10 %mult_V_74" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 596 'sext' 'sext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (1.70ns)   --->   "%mul_ln818_56 = mul i15 %zext_ln1273_57, i15 307"   --->   Operation 597 'mul' 'mul_ln818_56' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln17_60 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_56, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 598 'partselect' 'trunc_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln17_60 = zext i9 %trunc_ln17_60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 599 'zext' 'zext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (1.70ns)   --->   "%mul_ln818_57 = mul i15 %zext_ln1273_57, i15 262"   --->   Operation 600 'mul' 'mul_ln818_57' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln17_61 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_57, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 601 'partselect' 'trunc_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln17_61 = zext i9 %trunc_ln17_61" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 602 'zext' 'zext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (1.55ns)   --->   "%r_V_187 = mul i14 %zext_ln1273_54, i14 16274"   --->   Operation 603 'mul' 'r_V_187' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_187, i32 6, i32 13"   --->   Operation 604 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln17_75 = sext i8 %mult_V_75" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 605 'sext' 'sext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln818_39 = zext i6 %p_read_84"   --->   Operation 606 'zext' 'zext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln818_40 = zext i6 %p_read_84"   --->   Operation 607 'zext' 'zext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln818_41 = zext i6 %p_read_84"   --->   Operation 608 'zext' 'zext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (1.55ns)   --->   "%mul_ln818_58 = mul i13 %zext_ln818_41, i13 114"   --->   Operation 609 'mul' 'mul_ln818_58' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln17_62 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_58, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 610 'partselect' 'trunc_ln17_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln17_62 = zext i7 %trunc_ln17_62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 611 'zext' 'zext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (1.70ns)   --->   "%mul_ln818_59 = mul i15 %zext_ln818_40, i15 409"   --->   Operation 612 'mul' 'mul_ln818_59' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln17_63 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_59, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 613 'partselect' 'trunc_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln17_63 = zext i9 %trunc_ln17_63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 614 'zext' 'zext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1273_59 = zext i6 %p_read_84"   --->   Operation 615 'zext' 'zext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1273_60 = zext i6 %p_read_84"   --->   Operation 616 'zext' 'zext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (1.70ns)   --->   "%r_V_188 = mul i16 %zext_ln1273_60, i16 65269"   --->   Operation 617 'mul' 'r_V_188' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_188, i32 6, i32 15"   --->   Operation 618 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i10 %mult_V_76" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 619 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (1.70ns)   --->   "%r_V_189 = mul i16 %zext_ln1273_60, i16 65229"   --->   Operation 620 'mul' 'r_V_189' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_189, i32 6, i32 15"   --->   Operation 621 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln17_77 = sext i10 %mult_V_77" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 622 'sext' 'sext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (1.70ns)   --->   "%r_V_190 = mul i16 %zext_ln1273_60, i16 65093"   --->   Operation 623 'mul' 'r_V_190' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_190, i32 6, i32 15"   --->   Operation 624 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i10 %mult_V_78" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 625 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln818_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_84, i7 0"   --->   Operation 626 'bitconcatenate' 'shl_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln818_42 = zext i13 %shl_ln818_s"   --->   Operation 627 'zext' 'zext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.75ns)   --->   "%sub_ln818_1 = sub i14 %zext_ln818_42, i14 %zext_ln818_39"   --->   Operation 628 'sub' 'sub_ln818_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %sub_ln818_1, i32 6, i32 13"   --->   Operation 629 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln17_79 = sext i8 %mult_V_79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 630 'sext' 'sext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln17_64 = zext i10 %sext_ln17_79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 631 'zext' 'zext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (1.55ns)   --->   "%mul_ln818_60 = mul i13 %zext_ln818_41, i13 108"   --->   Operation 632 'mul' 'mul_ln818_60' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln17_64 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_60, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 633 'partselect' 'trunc_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln17_65 = zext i7 %trunc_ln17_64" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 634 'zext' 'zext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (1.70ns)   --->   "%mul_ln818_61 = mul i15 %zext_ln818_40, i15 416"   --->   Operation 635 'mul' 'mul_ln818_61' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln17_65 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_61, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 636 'partselect' 'trunc_ln17_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln17_66 = zext i9 %trunc_ln17_65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 637 'zext' 'zext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (1.55ns)   --->   "%r_V_191 = mul i14 %zext_ln818_39, i14 16279"   --->   Operation 638 'mul' 'r_V_191' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_191, i32 6, i32 13"   --->   Operation 639 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln17_80 = sext i8 %mult_V_80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 640 'sext' 'sext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (1.23ns)   --->   "%r_V_192 = mul i12 %zext_ln1273_59, i12 4075"   --->   Operation 641 'mul' 'r_V_192' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_192, i32 6, i32 11"   --->   Operation 642 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln17_81 = sext i6 %mult_V_81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 643 'sext' 'sext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln1273_61 = zext i6 %p_read_83"   --->   Operation 644 'zext' 'zext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1273_62 = zext i6 %p_read_83"   --->   Operation 645 'zext' 'zext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1273_63 = zext i6 %p_read_83"   --->   Operation 646 'zext' 'zext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (1.70ns)   --->   "%r_V_193 = mul i16 %zext_ln1273_63, i16 65265"   --->   Operation 647 'mul' 'r_V_193' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_193, i32 6, i32 15"   --->   Operation 648 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i10 %mult_V_82" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 649 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (1.46ns)   --->   "%r_V_194 = mul i15 %zext_ln1273_62, i15 32583"   --->   Operation 650 'mul' 'r_V_194' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_194, i32 6, i32 14"   --->   Operation 651 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i9 %mult_V_83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 652 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln818_43 = zext i6 %p_read_83"   --->   Operation 653 'zext' 'zext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (1.46ns)   --->   "%mul_ln818_62 = mul i14 %zext_ln818_43, i14 228"   --->   Operation 654 'mul' 'mul_ln818_62' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln17_66 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_62, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 655 'partselect' 'trunc_ln17_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln17_67 = zext i8 %trunc_ln17_66" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 656 'zext' 'zext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (1.27ns)   --->   "%r_V_195 = mul i13 %zext_ln1273_61, i13 8155"   --->   Operation 657 'mul' 'r_V_195' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_195, i32 6, i32 12"   --->   Operation 658 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i7 %mult_V_84" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 659 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (1.86ns)   --->   "%mul_ln818_63 = mul i16 %zext_ln1273_63, i16 545"   --->   Operation 660 'mul' 'mul_ln818_63' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln17_67 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_63, i32 6, i32 15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 661 'partselect' 'trunc_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (1.46ns)   --->   "%r_V_196 = mul i15 %zext_ln1273_62, i15 32622"   --->   Operation 662 'mul' 'r_V_196' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_196, i32 6, i32 14"   --->   Operation 663 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln17_85 = sext i9 %mult_V_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 664 'sext' 'sext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (1.46ns)   --->   "%r_V_197 = mul i15 %zext_ln1273_62, i15 32555"   --->   Operation 665 'mul' 'r_V_197' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_197, i32 6, i32 14"   --->   Operation 666 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (1.46ns)   --->   "%r_V_198 = mul i15 %zext_ln1273_62, i15 32637"   --->   Operation 667 'mul' 'r_V_198' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_198, i32 6, i32 14"   --->   Operation 668 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln17_87 = sext i9 %mult_V_87" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 669 'sext' 'sext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (1.46ns)   --->   "%r_V_199 = mul i15 %zext_ln1273_62, i15 32543"   --->   Operation 670 'mul' 'r_V_199' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_199, i32 6, i32 14"   --->   Operation 671 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln17_88 = sext i9 %mult_V_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 672 'sext' 'sext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (1.46ns)   --->   "%r_V_200 = mul i15 %zext_ln1273_62, i15 32601"   --->   Operation 673 'mul' 'r_V_200' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_200, i32 6, i32 14"   --->   Operation 674 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln17_89 = sext i9 %mult_V_89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 675 'sext' 'sext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1273_64 = zext i6 %p_read_82"   --->   Operation 676 'zext' 'zext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln1273_65 = zext i6 %p_read_82"   --->   Operation 677 'zext' 'zext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_82, i2 0"   --->   Operation 678 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln1273_66 = zext i8 %shl_ln1273_13"   --->   Operation 679 'zext' 'zext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.70ns)   --->   "%r_V_201 = sub i9 0, i9 %zext_ln1273_66"   --->   Operation 680 'sub' 'r_V_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %r_V_201, i32 6, i32 8"   --->   Operation 681 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln17_90 = sext i3 %mult_V_90" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 682 'sext' 'sext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (1.46ns)   --->   "%r_V_202 = mul i15 %zext_ln1273_65, i15 32530"   --->   Operation 683 'mul' 'r_V_202' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_202, i32 6, i32 14"   --->   Operation 684 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln17_91 = sext i9 %mult_V_91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 685 'sext' 'sext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (1.70ns)   --->   "%r_V_203 = mul i16 %zext_ln1273_64, i16 65045"   --->   Operation 686 'mul' 'r_V_203' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_203, i32 6, i32 15"   --->   Operation 687 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln818_44 = zext i6 %p_read_82"   --->   Operation 688 'zext' 'zext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln818_45 = zext i6 %p_read_82"   --->   Operation 689 'zext' 'zext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (1.70ns)   --->   "%mul_ln818_64 = mul i15 %zext_ln1273_65, i15 455"   --->   Operation 690 'mul' 'mul_ln818_64' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln17_68 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_64, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 691 'partselect' 'trunc_ln17_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln17_69 = zext i9 %trunc_ln17_68" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 692 'zext' 'zext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (1.70ns)   --->   "%mul_ln818_65 = mul i15 %zext_ln1273_65, i15 456"   --->   Operation 693 'mul' 'mul_ln818_65' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln17_69 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_65, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 694 'partselect' 'trunc_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln17_70 = zext i9 %trunc_ln17_69" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 695 'zext' 'zext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (1.70ns)   --->   "%mul_ln818_66 = mul i15 %zext_ln1273_65, i15 285"   --->   Operation 696 'mul' 'mul_ln818_66' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln17_70 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_66, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 697 'partselect' 'trunc_ln17_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln17_71 = zext i9 %trunc_ln17_70" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 698 'zext' 'zext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%shl_ln818_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_82, i4 0"   --->   Operation 699 'bitconcatenate' 'shl_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln818_46 = zext i10 %shl_ln818_10"   --->   Operation 700 'zext' 'zext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.72ns)   --->   "%add_ln818_5 = add i11 %zext_ln818_46, i11 %zext_ln818_45"   --->   Operation 701 'add' 'add_ln818_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %add_ln818_5, i32 6, i32 10"   --->   Operation 702 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (1.70ns)   --->   "%r_V_204 = mul i16 %zext_ln1273_64, i16 65097"   --->   Operation 703 'mul' 'r_V_204' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_204, i32 6, i32 15"   --->   Operation 704 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln17_93 = sext i10 %mult_V_94" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 705 'sext' 'sext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (1.46ns)   --->   "%r_V_205 = mul i15 %zext_ln1273_65, i15 32600"   --->   Operation 706 'mul' 'r_V_205' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_205, i32 6, i32 14"   --->   Operation 707 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln17_94 = sext i9 %mult_V_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 708 'sext' 'sext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (1.55ns)   --->   "%mul_ln818_67 = mul i13 %zext_ln818_44, i13 78"   --->   Operation 709 'mul' 'mul_ln818_67' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln17_71 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_67, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 710 'partselect' 'trunc_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln17_73 = zext i7 %trunc_ln17_71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 711 'zext' 'zext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln1273_67 = zext i6 %p_read_81"   --->   Operation 712 'zext' 'zext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln1273_68 = zext i6 %p_read_81"   --->   Operation 713 'zext' 'zext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln1273_69 = zext i6 %p_read_81"   --->   Operation 714 'zext' 'zext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (1.70ns)   --->   "%r_V_206 = mul i16 %zext_ln1273_69, i16 65165"   --->   Operation 715 'mul' 'r_V_206' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_206, i32 6, i32 15"   --->   Operation 716 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln17_95 = sext i10 %mult_V_96" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 717 'sext' 'sext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (1.46ns)   --->   "%r_V_207 = mul i15 %zext_ln1273_68, i15 32622"   --->   Operation 718 'mul' 'r_V_207' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_207, i32 6, i32 14"   --->   Operation 719 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln17_96 = sext i9 %mult_V_97" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 720 'sext' 'sext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (1.70ns)   --->   "%r_V_208 = mul i16 %zext_ln1273_69, i16 65073"   --->   Operation 721 'mul' 'r_V_208' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_208, i32 6, i32 15"   --->   Operation 722 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln17_97 = sext i10 %mult_V_98" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 723 'sext' 'sext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (1.46ns)   --->   "%r_V_209 = mul i15 %zext_ln1273_68, i15 32628"   --->   Operation 724 'mul' 'r_V_209' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_209, i32 6, i32 14"   --->   Operation 725 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln17_98 = sext i9 %mult_V_99" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 726 'sext' 'sext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (1.23ns)   --->   "%mul_ln818_68 = mul i11 %zext_ln1273_67, i11 21"   --->   Operation 727 'mul' 'mul_ln818_68' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln17_72 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_68, i32 6, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 728 'partselect' 'trunc_ln17_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln17_74 = zext i5 %trunc_ln17_72" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 729 'zext' 'zext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (1.70ns)   --->   "%mul_ln818_69 = mul i15 %zext_ln1273_68, i15 457"   --->   Operation 730 'mul' 'mul_ln818_69' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln17_73 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_69, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 731 'partselect' 'trunc_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln17_75 = zext i9 %trunc_ln17_73" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 732 'zext' 'zext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (1.70ns)   --->   "%r_V_210 = mul i16 %zext_ln1273_69, i16 65269"   --->   Operation 733 'mul' 'r_V_210' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_210, i32 6, i32 15"   --->   Operation 734 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln17_99 = sext i10 %mult_V_100" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 735 'sext' 'sext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_81, i7 0"   --->   Operation 736 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln1273_70 = zext i13 %shl_ln1273_14"   --->   Operation 737 'zext' 'zext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_81, i5 0"   --->   Operation 738 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln1273_71 = zext i11 %shl_ln1273_15"   --->   Operation 739 'zext' 'zext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.75ns)   --->   "%r_V_211 = sub i14 %zext_ln1273_71, i14 %zext_ln1273_70"   --->   Operation 740 'sub' 'r_V_211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_211, i32 6, i32 13"   --->   Operation 741 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln17_100 = sext i8 %mult_V_101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 742 'sext' 'sext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (1.70ns)   --->   "%mul_ln818_70 = mul i15 %zext_ln1273_68, i15 411"   --->   Operation 743 'mul' 'mul_ln818_70' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln17_74 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_70, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 744 'partselect' 'trunc_ln17_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln17_76 = zext i9 %trunc_ln17_74" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 745 'zext' 'zext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (1.70ns)   --->   "%mul_ln818_71 = mul i15 %zext_ln1273_68, i15 314"   --->   Operation 746 'mul' 'mul_ln818_71' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln17_75 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_71, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 747 'partselect' 'trunc_ln17_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln17_77 = zext i9 %trunc_ln17_75" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 748 'zext' 'zext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1273_72 = zext i6 %p_read_80"   --->   Operation 749 'zext' 'zext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1273_73 = zext i6 %p_read_80"   --->   Operation 750 'zext' 'zext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln1273_74 = zext i6 %p_read_80"   --->   Operation 751 'zext' 'zext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1273_75 = zext i6 %p_read_80"   --->   Operation 752 'zext' 'zext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read_80, i9 0"   --->   Operation 753 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1273_76 = zext i15 %shl_ln1273_16"   --->   Operation 754 'zext' 'zext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_80, i5 0"   --->   Operation 755 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln1273_77 = zext i11 %shl_ln1273_17"   --->   Operation 756 'zext' 'zext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.77ns)   --->   "%r_V_212 = sub i16 %zext_ln1273_77, i16 %zext_ln1273_76"   --->   Operation 757 'sub' 'r_V_212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_212, i32 6, i32 15"   --->   Operation 758 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln17_101 = sext i10 %mult_V_102" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 759 'sext' 'sext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (1.70ns)   --->   "%mul_ln818_72 = mul i15 %zext_ln1273_75, i15 278"   --->   Operation 760 'mul' 'mul_ln818_72' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln17_76 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_72, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 761 'partselect' 'trunc_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln17_78 = zext i9 %trunc_ln17_76" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 762 'zext' 'zext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (1.46ns)   --->   "%mul_ln818_73 = mul i14 %zext_ln1273_72, i14 137"   --->   Operation 763 'mul' 'mul_ln818_73' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln17_77 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_73, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 764 'partselect' 'trunc_ln17_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln17_79 = zext i8 %trunc_ln17_77" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 765 'zext' 'zext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (1.70ns)   --->   "%r_V_213 = mul i16 %zext_ln1273_74, i16 65049"   --->   Operation 766 'mul' 'r_V_213' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_213, i32 6, i32 15"   --->   Operation 767 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln17_102 = sext i10 %mult_V_103" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 768 'sext' 'sext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_80, i6 0"   --->   Operation 769 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln1273_78 = zext i12 %shl_ln1273_18"   --->   Operation 770 'zext' 'zext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.74ns)   --->   "%r_V_214 = sub i13 %zext_ln1273_73, i13 %zext_ln1273_78"   --->   Operation 771 'sub' 'r_V_214' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_214, i32 6, i32 12"   --->   Operation 772 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln17_103 = sext i7 %mult_V_104" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 773 'sext' 'sext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (1.70ns)   --->   "%r_V_215 = mul i16 %zext_ln1273_74, i16 65147"   --->   Operation 774 'mul' 'r_V_215' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_215, i32 6, i32 15"   --->   Operation 775 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln17_104 = sext i10 %mult_V_105" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 776 'sext' 'sext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (1.70ns)   --->   "%r_V_216 = mul i16 %zext_ln1273_74, i16 65229"   --->   Operation 777 'mul' 'r_V_216' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_216, i32 6, i32 15"   --->   Operation 778 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln17_105 = sext i10 %mult_V_106" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 779 'sext' 'sext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (1.55ns)   --->   "%r_V_217 = mul i14 %zext_ln1273_72, i14 16292"   --->   Operation 780 'mul' 'r_V_217' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_217, i32 6, i32 13"   --->   Operation 781 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln17_106 = sext i8 %mult_V_107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 782 'sext' 'sext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (1.46ns)   --->   "%r_V_218 = mul i15 %zext_ln1273_75, i15 32623"   --->   Operation 783 'mul' 'r_V_218' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_218, i32 6, i32 14"   --->   Operation 784 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln17_107 = sext i9 %mult_V_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 785 'sext' 'sext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (1.27ns)   --->   "%r_V_219 = mul i13 %zext_ln1273_73, i13 8145"   --->   Operation 786 'mul' 'r_V_219' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_219, i32 6, i32 12"   --->   Operation 787 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln17_108 = sext i7 %mult_V_109" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 788 'sext' 'sext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1273_79 = zext i6 %p_read_79"   --->   Operation 789 'zext' 'zext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1273_80 = zext i6 %p_read_79"   --->   Operation 790 'zext' 'zext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (1.70ns)   --->   "%r_V_220 = mul i16 %zext_ln1273_80, i16 65132"   --->   Operation 791 'mul' 'r_V_220' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_220, i32 6, i32 15"   --->   Operation 792 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln17_109 = sext i10 %mult_V_110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 793 'sext' 'sext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln818_47 = zext i6 %p_read_79"   --->   Operation 794 'zext' 'zext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln818_48 = zext i6 %p_read_79"   --->   Operation 795 'zext' 'zext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (1.46ns)   --->   "%mul_ln818_74 = mul i14 %zext_ln818_48, i14 168"   --->   Operation 796 'mul' 'mul_ln818_74' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln17_78 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_74, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 797 'partselect' 'trunc_ln17_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln17_80 = zext i8 %trunc_ln17_78" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 798 'zext' 'zext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (1.70ns)   --->   "%r_V_221 = mul i16 %zext_ln1273_80, i16 65207"   --->   Operation 799 'mul' 'r_V_221' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_221, i32 6, i32 15"   --->   Operation 800 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln17_110 = sext i10 %mult_V_111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 801 'sext' 'sext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (1.46ns)   --->   "%mul_ln818_75 = mul i14 %zext_ln818_48, i14 179"   --->   Operation 802 'mul' 'mul_ln818_75' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln17_79 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_75, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 803 'partselect' 'trunc_ln17_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln17_81 = zext i8 %trunc_ln17_79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 804 'zext' 'zext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (1.55ns)   --->   "%mul_ln818_76 = mul i13 %zext_ln818_47, i13 122"   --->   Operation 805 'mul' 'mul_ln818_76' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln17_80 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_76, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 806 'partselect' 'trunc_ln17_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln17_82 = zext i7 %trunc_ln17_80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 807 'zext' 'zext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (1.70ns)   --->   "%mul_ln818_77 = mul i15 %zext_ln1273_79, i15 327"   --->   Operation 808 'mul' 'mul_ln818_77' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln17_81 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_77, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 809 'partselect' 'trunc_ln17_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln17_83 = zext i9 %trunc_ln17_81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 810 'zext' 'zext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (1.70ns)   --->   "%mul_ln818_78 = mul i15 %zext_ln1273_79, i15 331"   --->   Operation 811 'mul' 'mul_ln818_78' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln17_82 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_78, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 812 'partselect' 'trunc_ln17_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln17_84 = zext i9 %trunc_ln17_82" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 813 'zext' 'zext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (1.46ns)   --->   "%r_V_222 = mul i15 %zext_ln1273_79, i15 32617"   --->   Operation 814 'mul' 'r_V_222' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_222, i32 6, i32 14"   --->   Operation 815 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln17_111 = sext i9 %mult_V_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 816 'sext' 'sext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (1.70ns)   --->   "%r_V_223 = mul i16 %zext_ln1273_80, i16 65200"   --->   Operation 817 'mul' 'r_V_223' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_223, i32 6, i32 15"   --->   Operation 818 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln17_112 = sext i10 %mult_V_113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 819 'sext' 'sext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (1.70ns)   --->   "%r_V_224 = mul i16 %zext_ln1273_80, i16 65039"   --->   Operation 820 'mul' 'r_V_224' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_224, i32 6, i32 15"   --->   Operation 821 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln17_113 = sext i10 %mult_V_114" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 822 'sext' 'sext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln1273_81 = zext i6 %p_read_78"   --->   Operation 823 'zext' 'zext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln1273_82 = zext i6 %p_read_78"   --->   Operation 824 'zext' 'zext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln1273_83 = zext i6 %p_read_78"   --->   Operation 825 'zext' 'zext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (1.55ns)   --->   "%r_V_225 = mul i14 %zext_ln1273_83, i14 16301"   --->   Operation 826 'mul' 'r_V_225' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_225, i32 6, i32 13"   --->   Operation 827 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln17_114 = sext i8 %mult_V_115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 828 'sext' 'sext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (1.70ns)   --->   "%mul_ln818_79 = mul i15 %zext_ln1273_81, i15 301"   --->   Operation 829 'mul' 'mul_ln818_79' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln17_83 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_79, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 830 'partselect' 'trunc_ln17_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln17_85 = zext i9 %trunc_ln17_83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 831 'zext' 'zext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (1.70ns)   --->   "%r_V_226 = mul i16 %zext_ln1273_82, i16 65182"   --->   Operation 832 'mul' 'r_V_226' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_226, i32 6, i32 15"   --->   Operation 833 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln17_115 = sext i10 %mult_V_116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 834 'sext' 'sext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (1.70ns)   --->   "%mul_ln818_80 = mul i15 %zext_ln1273_81, i15 412"   --->   Operation 835 'mul' 'mul_ln818_80' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln17_84 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_80, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 836 'partselect' 'trunc_ln17_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln17_86 = zext i9 %trunc_ln17_84" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 837 'zext' 'zext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (1.70ns)   --->   "%r_V_227 = mul i16 %zext_ln1273_82, i16 65226"   --->   Operation 838 'mul' 'r_V_227' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_227, i32 6, i32 15"   --->   Operation 839 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln17_116 = sext i10 %mult_V_117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 840 'sext' 'sext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (1.46ns)   --->   "%r_V_228 = mul i15 %zext_ln1273_81, i15 32612"   --->   Operation 841 'mul' 'r_V_228' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_228, i32 6, i32 14"   --->   Operation 842 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln17_117 = sext i9 %mult_V_118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 843 'sext' 'sext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (1.46ns)   --->   "%mul_ln818_81 = mul i14 %zext_ln1273_83, i14 174"   --->   Operation 844 'mul' 'mul_ln818_81' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln17_85 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_81, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 845 'partselect' 'trunc_ln17_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln17_87 = zext i8 %trunc_ln17_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 846 'zext' 'zext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (1.70ns)   --->   "%mul_ln818_82 = mul i15 %zext_ln1273_81, i15 337"   --->   Operation 847 'mul' 'mul_ln818_82' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln17_86 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_82, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 848 'partselect' 'trunc_ln17_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln17_88 = zext i9 %trunc_ln17_86" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 849 'zext' 'zext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (1.46ns)   --->   "%mul_ln818_83 = mul i14 %zext_ln1273_83, i14 184"   --->   Operation 850 'mul' 'mul_ln818_83' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln17_87 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_83, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 851 'partselect' 'trunc_ln17_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln17_89 = zext i8 %trunc_ln17_87" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 852 'zext' 'zext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (1.46ns)   --->   "%r_V_229 = mul i15 %zext_ln1273_81, i15 32537"   --->   Operation 853 'mul' 'r_V_229' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_229, i32 6, i32 14"   --->   Operation 854 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln17_118 = sext i9 %mult_V_119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 855 'sext' 'sext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln1273_84 = zext i6 %p_read_77"   --->   Operation 856 'zext' 'zext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln1273_85 = zext i6 %p_read_77"   --->   Operation 857 'zext' 'zext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln1273_86 = zext i6 %p_read_77"   --->   Operation 858 'zext' 'zext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (1.70ns)   --->   "%r_V_230 = mul i16 %zext_ln1273_86, i16 65058"   --->   Operation 859 'mul' 'r_V_230' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_230, i32 6, i32 15"   --->   Operation 860 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln17_119 = sext i10 %mult_V_120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 861 'sext' 'sext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_77, i6 0"   --->   Operation 862 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln1273_87 = zext i12 %shl_ln1273_19"   --->   Operation 863 'zext' 'zext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_77, i2 0"   --->   Operation 864 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln1273_88 = zext i8 %shl_ln1273_20"   --->   Operation 865 'zext' 'zext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.74ns)   --->   "%r_V_231 = sub i13 %zext_ln1273_88, i13 %zext_ln1273_87"   --->   Operation 866 'sub' 'r_V_231' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_231, i32 6, i32 12"   --->   Operation 867 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln17_120 = sext i7 %mult_V_121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 868 'sext' 'sext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (1.46ns)   --->   "%mul_ln818_84 = mul i14 %zext_ln1273_84, i14 212"   --->   Operation 869 'mul' 'mul_ln818_84' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln17_88 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_84, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 870 'partselect' 'trunc_ln17_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln17_90 = zext i8 %trunc_ln17_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 871 'zext' 'zext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_read_77, i32 4, i32 5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 872 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln17_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_77, i2 %tmp" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 873 'bitconcatenate' 'trunc_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln17_91 = zext i8 %trunc_ln17_89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 874 'zext' 'zext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (1.70ns)   --->   "%r_V_232 = mul i16 %zext_ln1273_86, i16 65057"   --->   Operation 875 'mul' 'r_V_232' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_232, i32 6, i32 15"   --->   Operation 876 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln17_121 = sext i10 %mult_V_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 877 'sext' 'sext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln818_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_77, i3 0"   --->   Operation 878 'bitconcatenate' 'shl_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln818_49 = zext i9 %shl_ln818_11"   --->   Operation 879 'zext' 'zext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.74ns)   --->   "%sub_ln818_2 = sub i13 %zext_ln1273_87, i13 %zext_ln818_49"   --->   Operation 880 'sub' 'sub_ln818_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%mult_V_123 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %sub_ln818_2, i32 6, i32 12"   --->   Operation 881 'partselect' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln17_122 = sext i7 %mult_V_123" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 882 'sext' 'sext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln17_92 = zext i10 %sext_ln17_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 883 'zext' 'zext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (1.70ns)   --->   "%r_V_233 = mul i16 %zext_ln1273_86, i16 65086"   --->   Operation 884 'mul' 'r_V_233' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_233, i32 6, i32 15"   --->   Operation 885 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln17_123 = sext i10 %mult_V_124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 886 'sext' 'sext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (1.46ns)   --->   "%mul_ln818_85 = mul i14 %zext_ln1273_84, i14 133"   --->   Operation 887 'mul' 'mul_ln818_85' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln17_90 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_85, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 888 'partselect' 'trunc_ln17_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln17_93 = zext i8 %trunc_ln17_90" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 889 'zext' 'zext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (1.46ns)   --->   "%r_V_234 = mul i15 %zext_ln1273_85, i15 32580"   --->   Operation 890 'mul' 'r_V_234' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_234, i32 6, i32 14"   --->   Operation 891 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln17_124 = sext i9 %mult_V_125" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 892 'sext' 'sext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (1.55ns)   --->   "%r_V_235 = mul i14 %zext_ln1273_84, i14 16311"   --->   Operation 893 'mul' 'r_V_235' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_235, i32 6, i32 13"   --->   Operation 894 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln17_125 = sext i8 %mult_V_126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 895 'sext' 'sext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln1273_89 = zext i6 %p_read_76"   --->   Operation 896 'zext' 'zext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1273_90 = zext i6 %p_read_76"   --->   Operation 897 'zext' 'zext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln1273_91 = zext i6 %p_read_76"   --->   Operation 898 'zext' 'zext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (1.70ns)   --->   "%r_V_236 = mul i16 %zext_ln1273_91, i16 65153"   --->   Operation 899 'mul' 'r_V_236' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_236, i32 6, i32 15"   --->   Operation 900 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln17_126 = sext i10 %mult_V_127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 901 'sext' 'sext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln818_50 = zext i6 %p_read_76"   --->   Operation 902 'zext' 'zext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln818_51 = zext i6 %p_read_76"   --->   Operation 903 'zext' 'zext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (1.70ns)   --->   "%mul_ln818_86 = mul i15 %zext_ln1273_89, i15 269"   --->   Operation 904 'mul' 'mul_ln818_86' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln17_91 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_86, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 905 'partselect' 'trunc_ln17_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln17_94 = zext i9 %trunc_ln17_91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 906 'zext' 'zext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (1.23ns)   --->   "%r_V_237 = mul i12 %zext_ln1273_90, i12 4075"   --->   Operation 907 'mul' 'r_V_237' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_237, i32 6, i32 11"   --->   Operation 908 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln17_127 = sext i6 %mult_V_128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 909 'sext' 'sext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (1.46ns)   --->   "%mul_ln818_87 = mul i14 %zext_ln818_51, i14 203"   --->   Operation 910 'mul' 'mul_ln818_87' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln17_92 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_87, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 911 'partselect' 'trunc_ln17_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln17_95 = zext i8 %trunc_ln17_92" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 912 'zext' 'zext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (1.70ns)   --->   "%mul_ln818_88 = mul i15 %zext_ln1273_89, i15 314"   --->   Operation 913 'mul' 'mul_ln818_88' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln17_93 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_88, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 914 'partselect' 'trunc_ln17_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln17_96 = zext i9 %trunc_ln17_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 915 'zext' 'zext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln818_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_76, i2 0"   --->   Operation 916 'bitconcatenate' 'shl_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln818_52 = zext i8 %shl_ln818_12"   --->   Operation 917 'zext' 'zext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.70ns)   --->   "%sub_ln818_3 = sub i9 %zext_ln818_52, i9 %zext_ln818_50"   --->   Operation 918 'sub' 'sub_ln818_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %sub_ln818_3, i32 6, i32 8"   --->   Operation 919 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (1.70ns)   --->   "%r_V_238 = mul i16 %zext_ln1273_91, i16 65135"   --->   Operation 920 'mul' 'r_V_238' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_238, i32 6, i32 15"   --->   Operation 921 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln17_129 = sext i10 %mult_V_130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 922 'sext' 'sext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (1.46ns)   --->   "%r_V_239 = mul i15 %zext_ln1273_89, i15 32616"   --->   Operation 923 'mul' 'r_V_239' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_239, i32 6, i32 14"   --->   Operation 924 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln17_131 = sext i9 %mult_V_132" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 925 'sext' 'sext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (1.70ns)   --->   "%r_V_240 = mul i16 %zext_ln1273_91, i16 65234"   --->   Operation 926 'mul' 'r_V_240' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_240, i32 6, i32 15"   --->   Operation 927 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln17_132 = sext i10 %mult_V_133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 928 'sext' 'sext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln1273_92 = zext i6 %p_read_75"   --->   Operation 929 'zext' 'zext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (1.70ns)   --->   "%r_V_241 = mul i16 %zext_ln1273_92, i16 65135"   --->   Operation 930 'mul' 'r_V_241' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_241, i32 6, i32 15"   --->   Operation 931 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln17_133 = sext i10 %mult_V_134" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 932 'sext' 'sext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_75, i7 0"   --->   Operation 933 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln1273_93 = zext i13 %shl_ln1273_21"   --->   Operation 934 'zext' 'zext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.75ns)   --->   "%sub_ln1273_14 = sub i14 0, i14 %zext_ln1273_93"   --->   Operation 935 'sub' 'sub_ln1273_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i14 %sub_ln1273_14"   --->   Operation 936 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_75, i5 0"   --->   Operation 937 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln1273_94 = zext i11 %shl_ln1273_22"   --->   Operation 938 'zext' 'zext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.76ns)   --->   "%r_V_242 = sub i15 %sext_ln1273_4, i15 %zext_ln1273_94"   --->   Operation 939 'sub' 'r_V_242' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_242, i32 6, i32 14"   --->   Operation 940 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln17_134 = sext i9 %mult_V_135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 941 'sext' 'sext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln818_55 = zext i6 %p_read_75"   --->   Operation 942 'zext' 'zext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln818_56 = zext i6 %p_read_75"   --->   Operation 943 'zext' 'zext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (1.70ns)   --->   "%mul_ln818_89 = mul i15 %zext_ln818_56, i15 372"   --->   Operation 944 'mul' 'mul_ln818_89' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln17_94 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_89, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 945 'partselect' 'trunc_ln17_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (1.70ns)   --->   "%mul_ln818_90 = mul i15 %zext_ln818_56, i15 369"   --->   Operation 946 'mul' 'mul_ln818_90' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln17_95 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_90, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 947 'partselect' 'trunc_ln17_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln17_100 = zext i9 %trunc_ln17_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 948 'zext' 'zext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (1.70ns)   --->   "%r_V_243 = mul i16 %zext_ln1273_92, i16 65238"   --->   Operation 949 'mul' 'r_V_243' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_243, i32 6, i32 15"   --->   Operation 950 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln17_135 = sext i10 %mult_V_136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 951 'sext' 'sext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (1.70ns)   --->   "%r_V_244 = mul i16 %zext_ln1273_92, i16 65206"   --->   Operation 952 'mul' 'r_V_244' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_244, i32 6, i32 15"   --->   Operation 953 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln17_136 = sext i10 %mult_V_137" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 954 'sext' 'sext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (1.70ns)   --->   "%r_V_245 = mul i16 %zext_ln1273_92, i16 65237"   --->   Operation 955 'mul' 'r_V_245' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_245, i32 6, i32 15"   --->   Operation 956 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln17_137 = sext i10 %mult_V_138" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 957 'sext' 'sext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%shl_ln818_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_75, i8 0"   --->   Operation 958 'bitconcatenate' 'shl_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln818_57 = zext i14 %shl_ln818_15"   --->   Operation 959 'zext' 'zext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%shl_ln818_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_75, i6 0"   --->   Operation 960 'bitconcatenate' 'shl_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln818_58 = zext i12 %shl_ln818_16"   --->   Operation 961 'zext' 'zext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.76ns)   --->   "%add_ln818_6 = add i15 %zext_ln818_57, i15 %zext_ln818_58"   --->   Operation 962 'add' 'add_ln818_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln17_96 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %add_ln818_6, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 963 'partselect' 'trunc_ln17_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln17_101 = zext i9 %trunc_ln17_96" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 964 'zext' 'zext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (1.46ns)   --->   "%mul_ln818_91 = mul i14 %zext_ln818_55, i14 194"   --->   Operation 965 'mul' 'mul_ln818_91' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln17_97 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_91, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 966 'partselect' 'trunc_ln17_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln17_102 = zext i8 %trunc_ln17_97" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 967 'zext' 'zext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (1.70ns)   --->   "%r_V_246 = mul i16 %zext_ln1273_92, i16 65211"   --->   Operation 968 'mul' 'r_V_246' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_246, i32 6, i32 15"   --->   Operation 969 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln17_138 = sext i10 %mult_V_139" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 970 'sext' 'sext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln818_59 = zext i6 %p_read_74"   --->   Operation 971 'zext' 'zext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln818_60 = zext i6 %p_read_74"   --->   Operation 972 'zext' 'zext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (1.70ns)   --->   "%mul_ln818_92 = mul i15 %zext_ln818_60, i15 277"   --->   Operation 973 'mul' 'mul_ln818_92' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln17_98 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_92, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 974 'partselect' 'trunc_ln17_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln17_103 = zext i9 %trunc_ln17_98" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 975 'zext' 'zext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln1273_95 = zext i6 %p_read_74"   --->   Operation 976 'zext' 'zext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (1.46ns)   --->   "%r_V_247 = mul i15 %zext_ln818_60, i15 32575"   --->   Operation 977 'mul' 'r_V_247' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_247, i32 6, i32 14"   --->   Operation 978 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln17_139 = sext i9 %mult_V_140" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 979 'sext' 'sext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_141 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_read_74, i32 4, i32 5"   --->   Operation 980 'partselect' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln818_61 = zext i2 %mult_V_141"   --->   Operation 981 'zext' 'zext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (1.55ns)   --->   "%r_V_248 = mul i14 %zext_ln818_59, i14 16289"   --->   Operation 982 'mul' 'r_V_248' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_248, i32 6, i32 13"   --->   Operation 983 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (1.70ns)   --->   "%r_V_249 = mul i16 %zext_ln1273_95, i16 65233"   --->   Operation 984 'mul' 'r_V_249' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_249, i32 6, i32 15"   --->   Operation 985 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln17_141 = sext i10 %mult_V_143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 986 'sext' 'sext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (1.70ns)   --->   "%mul_ln818_93 = mul i15 %zext_ln818_60, i15 421"   --->   Operation 987 'mul' 'mul_ln818_93' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln17_99 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_93, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 988 'partselect' 'trunc_ln17_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln17_104 = zext i9 %trunc_ln17_99" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 989 'zext' 'zext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (1.46ns)   --->   "%r_V_250 = mul i15 %zext_ln818_60, i15 32567"   --->   Operation 990 'mul' 'r_V_250' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_250, i32 6, i32 14"   --->   Operation 991 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln17_142 = sext i9 %mult_V_144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 992 'sext' 'sext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (1.46ns)   --->   "%mul_ln818_94 = mul i14 %zext_ln818_59, i14 162"   --->   Operation 993 'mul' 'mul_ln818_94' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln17_100 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_94, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 994 'partselect' 'trunc_ln17_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln17_105 = zext i8 %trunc_ln17_100" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 995 'zext' 'zext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (1.70ns)   --->   "%r_V_251 = mul i16 %zext_ln1273_95, i16 65160"   --->   Operation 996 'mul' 'r_V_251' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_251, i32 6, i32 15"   --->   Operation 997 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln17_143 = sext i10 %mult_V_145" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 998 'sext' 'sext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (1.70ns)   --->   "%r_V_252 = mul i16 %zext_ln1273_95, i16 65269"   --->   Operation 999 'mul' 'r_V_252' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_252, i32 6, i32 15"   --->   Operation 1000 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln17_144 = sext i10 %mult_V_146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1001 'sext' 'sext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln1273_96 = zext i6 %p_read_73"   --->   Operation 1002 'zext' 'zext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln1273_97 = zext i6 %p_read_73"   --->   Operation 1003 'zext' 'zext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_73, i5 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln1273_98 = zext i11 %shl_ln1273_23"   --->   Operation 1005 'zext' 'zext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_73, i2 0"   --->   Operation 1006 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln1273_99 = zext i8 %shl_ln1273_24"   --->   Operation 1007 'zext' 'zext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.73ns)   --->   "%r_V_253 = sub i12 %zext_ln1273_99, i12 %zext_ln1273_98"   --->   Operation 1008 'sub' 'r_V_253' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_253, i32 6, i32 11"   --->   Operation 1009 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln17_145 = sext i6 %mult_V_147" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1010 'sext' 'sext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_73, i8 0"   --->   Operation 1011 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln1273_100 = zext i14 %shl_ln1273_25"   --->   Operation 1012 'zext' 'zext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.76ns)   --->   "%r_V_254 = sub i15 0, i15 %zext_ln1273_100"   --->   Operation 1013 'sub' 'r_V_254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%mult_V_148 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_254, i32 6, i32 14"   --->   Operation 1014 'partselect' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln17_146 = sext i9 %mult_V_148" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1015 'sext' 'sext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln818_62 = zext i6 %p_read_73"   --->   Operation 1016 'zext' 'zext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln818_63 = zext i6 %p_read_73"   --->   Operation 1017 'zext' 'zext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln818_64 = zext i6 %p_read_73"   --->   Operation 1018 'zext' 'zext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (1.70ns)   --->   "%mul_ln818_95 = mul i15 %zext_ln818_64, i15 310"   --->   Operation 1019 'mul' 'mul_ln818_95' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln17_101 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_95, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1020 'partselect' 'trunc_ln17_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (1.55ns)   --->   "%mul_ln818_96 = mul i13 %zext_ln818_63, i13 110"   --->   Operation 1021 'mul' 'mul_ln818_96' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln17_102 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_96, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1022 'partselect' 'trunc_ln17_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln17_107 = zext i7 %trunc_ln17_102" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1023 'zext' 'zext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (1.70ns)   --->   "%r_V_255 = mul i16 %zext_ln1273_96, i16 65193"   --->   Operation 1024 'mul' 'r_V_255' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_255, i32 6, i32 15"   --->   Operation 1025 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln17_147 = sext i10 %mult_V_149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1026 'sext' 'sext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (1.70ns)   --->   "%r_V_256 = mul i16 %zext_ln1273_96, i16 65097"   --->   Operation 1027 'mul' 'r_V_256' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_256, i32 6, i32 15"   --->   Operation 1028 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln17_148 = sext i10 %mult_V_150" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1029 'sext' 'sext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln818_65 = zext i8 %shl_ln1273_24"   --->   Operation 1030 'zext' 'zext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.70ns)   --->   "%add_ln818_7 = add i9 %zext_ln818_65, i9 %zext_ln818_62"   --->   Operation 1031 'add' 'add_ln818_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln17_103 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln818_7, i32 6, i32 8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1032 'partselect' 'trunc_ln17_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln17_108 = zext i3 %trunc_ln17_103" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1033 'zext' 'zext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (1.46ns)   --->   "%mul_ln818_97 = mul i14 %zext_ln1273_97, i14 198"   --->   Operation 1034 'mul' 'mul_ln818_97' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln17_104 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_97, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1035 'partselect' 'trunc_ln17_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln17_109 = zext i8 %trunc_ln17_104" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1036 'zext' 'zext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (1.70ns)   --->   "%mul_ln818_98 = mul i15 %zext_ln818_64, i15 309"   --->   Operation 1037 'mul' 'mul_ln818_98' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln17_105 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_98, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1038 'partselect' 'trunc_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln17_110 = zext i9 %trunc_ln17_105" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1039 'zext' 'zext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (1.55ns)   --->   "%mul_ln818_99 = mul i13 %zext_ln818_63, i13 101"   --->   Operation 1040 'mul' 'mul_ln818_99' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln17_106 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_99, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1041 'partselect' 'trunc_ln17_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln17_111 = zext i7 %trunc_ln17_106" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1042 'zext' 'zext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln1273_101 = zext i6 %p_read_72"   --->   Operation 1043 'zext' 'zext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln1273_102 = zext i6 %p_read_72"   --->   Operation 1044 'zext' 'zext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (1.46ns)   --->   "%r_V_257 = mul i15 %zext_ln1273_102, i15 32617"   --->   Operation 1045 'mul' 'r_V_257' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%mult_V_151 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_257, i32 6, i32 14"   --->   Operation 1046 'partselect' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln17_149 = sext i9 %mult_V_151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1047 'sext' 'sext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln818_66 = zext i6 %p_read_72"   --->   Operation 1048 'zext' 'zext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln818_67 = zext i6 %p_read_72"   --->   Operation 1049 'zext' 'zext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln818_68 = zext i6 %p_read_72"   --->   Operation 1050 'zext' 'zext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (1.46ns)   --->   "%mul_ln818_100 = mul i14 %zext_ln818_68, i14 197"   --->   Operation 1051 'mul' 'mul_ln818_100' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln17_107 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_100, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1052 'partselect' 'trunc_ln17_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln17_112 = zext i8 %trunc_ln17_107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1053 'zext' 'zext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_72, i5 0"   --->   Operation 1054 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1273_103 = zext i11 %shl_ln1273_26"   --->   Operation 1055 'zext' 'zext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.73ns)   --->   "%r_V_258 = sub i12 0, i12 %zext_ln1273_103"   --->   Operation 1056 'sub' 'r_V_258' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_152 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_258, i32 6, i32 11"   --->   Operation 1057 'partselect' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln17_150 = sext i6 %mult_V_152" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1058 'sext' 'sext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (1.46ns)   --->   "%r_V_259 = mul i15 %zext_ln1273_102, i15 32567"   --->   Operation 1059 'mul' 'r_V_259' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_259, i32 6, i32 14"   --->   Operation 1060 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln17_151 = sext i9 %mult_V_153" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1061 'sext' 'sext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (1.86ns)   --->   "%mul_ln818_101 = mul i16 %zext_ln818_66, i16 521"   --->   Operation 1062 'mul' 'mul_ln818_101' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln17_108 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_101, i32 6, i32 15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1063 'partselect' 'trunc_ln17_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (1.27ns)   --->   "%r_V_260 = mul i13 %zext_ln1273_101, i13 8137"   --->   Operation 1064 'mul' 'r_V_260' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_260, i32 6, i32 12"   --->   Operation 1065 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln17_152 = sext i7 %mult_V_154" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1066 'sext' 'sext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (1.46ns)   --->   "%mul_ln818_102 = mul i14 %zext_ln818_68, i14 212"   --->   Operation 1067 'mul' 'mul_ln818_102' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln17_109 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_102, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1068 'partselect' 'trunc_ln17_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln17_114 = zext i8 %trunc_ln17_109" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1069 'zext' 'zext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (1.46ns)   --->   "%r_V_261 = mul i15 %zext_ln1273_102, i15 32561"   --->   Operation 1070 'mul' 'r_V_261' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_261, i32 6, i32 14"   --->   Operation 1071 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln17_153 = sext i9 %mult_V_155" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1072 'sext' 'sext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (1.46ns)   --->   "%r_V_262 = mul i15 %zext_ln1273_102, i15 32552"   --->   Operation 1073 'mul' 'r_V_262' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_262, i32 6, i32 14"   --->   Operation 1074 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln17_154 = sext i9 %mult_V_156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1075 'sext' 'sext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln818_27 = zext i6 %p_read_71"   --->   Operation 1076 'zext' 'zext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln818_69 = zext i6 %p_read_71"   --->   Operation 1077 'zext' 'zext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (1.86ns)   --->   "%mul_ln818_103 = mul i16 %zext_ln818_27, i16 600"   --->   Operation 1078 'mul' 'mul_ln818_103' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln17_110 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_103, i32 6, i32 15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1079 'partselect' 'trunc_ln17_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln1273_104 = zext i6 %p_read_71"   --->   Operation 1080 'zext' 'zext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_71, i8 0"   --->   Operation 1081 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln1273_105 = zext i14 %shl_ln1273_27"   --->   Operation 1082 'zext' 'zext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_71, i6 0"   --->   Operation 1083 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln1273_106 = zext i12 %shl_ln1273_28"   --->   Operation 1084 'zext' 'zext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln1273_107 = zext i12 %shl_ln1273_28"   --->   Operation 1085 'zext' 'zext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.76ns)   --->   "%r_V_263 = sub i15 %zext_ln1273_107, i15 %zext_ln1273_105"   --->   Operation 1086 'sub' 'r_V_263' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_263, i32 6, i32 14"   --->   Operation 1087 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln17_155 = sext i9 %mult_V_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1088 'sext' 'sext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (1.70ns)   --->   "%mul_ln818_104 = mul i15 %zext_ln818_69, i15 261"   --->   Operation 1089 'mul' 'mul_ln818_104' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln17_111 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_104, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1090 'partselect' 'trunc_ln17_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln17_116 = zext i9 %trunc_ln17_111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1091 'zext' 'zext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (1.55ns)   --->   "%r_V_264 = mul i14 %zext_ln1273_104, i14 16279"   --->   Operation 1092 'mul' 'r_V_264' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_264, i32 6, i32 13"   --->   Operation 1093 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln17_156 = sext i8 %mult_V_158" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1094 'sext' 'sext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (1.46ns)   --->   "%r_V_265 = mul i15 %zext_ln818_69, i15 32573"   --->   Operation 1095 'mul' 'r_V_265' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_265, i32 6, i32 14"   --->   Operation 1096 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln17_157 = sext i9 %mult_V_159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1097 'sext' 'sext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (1.46ns)   --->   "%r_V_266 = mul i15 %zext_ln818_69, i15 32585"   --->   Operation 1098 'mul' 'r_V_266' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_266, i32 6, i32 14"   --->   Operation 1099 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln17_158 = sext i9 %mult_V_160" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1100 'sext' 'sext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read_71, i9 0"   --->   Operation 1101 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln1273_108 = zext i15 %shl_ln1273_29"   --->   Operation 1102 'zext' 'zext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.77ns)   --->   "%sub_ln1273_20 = sub i16 0, i16 %zext_ln1273_108"   --->   Operation 1103 'sub' 'sub_ln1273_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i16 %sub_ln1273_20"   --->   Operation 1104 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_71, i4 0"   --->   Operation 1105 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln1273_109 = zext i10 %shl_ln1273_30"   --->   Operation 1106 'zext' 'zext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln1273_110 = zext i10 %shl_ln1273_30"   --->   Operation 1107 'zext' 'zext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.78ns)   --->   "%r_V_267 = sub i17 %sext_ln1273_5, i17 %zext_ln1273_110"   --->   Operation 1108 'sub' 'r_V_267' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_267, i32 6, i32 16"   --->   Operation 1109 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln17_159 = sext i11 %mult_V_161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1110 'sext' 'sext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (1.70ns)   --->   "%mul_ln818_105 = mul i15 %zext_ln818_69, i15 345"   --->   Operation 1111 'mul' 'mul_ln818_105' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln17_112 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_105, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1112 'partselect' 'trunc_ln17_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln17_117 = zext i9 %trunc_ln17_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1113 'zext' 'zext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (1.46ns)   --->   "%r_V_268 = mul i15 %zext_ln818_69, i15 32554"   --->   Operation 1114 'mul' 'r_V_268' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_268, i32 6, i32 14"   --->   Operation 1115 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln17_160 = sext i9 %mult_V_162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1116 'sext' 'sext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (0.74ns)   --->   "%sub_ln1273_22 = sub i13 0, i13 %zext_ln1273_106"   --->   Operation 1117 'sub' 'sub_ln1273_22' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i13 %sub_ln1273_22"   --->   Operation 1118 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.75ns)   --->   "%r_V_269 = sub i14 %sext_ln1273_6, i14 %zext_ln1273_109"   --->   Operation 1119 'sub' 'r_V_269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_269, i32 6, i32 13"   --->   Operation 1120 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln17_161 = sext i8 %mult_V_163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1121 'sext' 'sext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln818_28 = zext i6 %p_read_70"   --->   Operation 1122 'zext' 'zext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln818_70 = zext i6 %p_read_70"   --->   Operation 1123 'zext' 'zext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (1.46ns)   --->   "%mul_ln818_106 = mul i14 %zext_ln818_70, i14 209"   --->   Operation 1124 'mul' 'mul_ln818_106' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln17_113 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_106, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1125 'partselect' 'trunc_ln17_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln17_118 = zext i8 %trunc_ln17_113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1126 'zext' 'zext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln1273_111 = zext i6 %p_read_70"   --->   Operation 1127 'zext' 'zext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (1.46ns)   --->   "%r_V_270 = mul i15 %zext_ln1273_111, i15 32619"   --->   Operation 1128 'mul' 'r_V_270' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_270, i32 6, i32 14"   --->   Operation 1129 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln17_162 = sext i9 %mult_V_164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1130 'sext' 'sext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (1.46ns)   --->   "%mul_ln818_107 = mul i14 %zext_ln818_70, i14 161"   --->   Operation 1131 'mul' 'mul_ln818_107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln17_114 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_107, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1132 'partselect' 'trunc_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln17_119 = zext i8 %trunc_ln17_114" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1133 'zext' 'zext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (1.70ns)   --->   "%r_V_271 = mul i16 %zext_ln818_28, i16 65271"   --->   Operation 1134 'mul' 'r_V_271' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_271, i32 6, i32 15"   --->   Operation 1135 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln17_163 = sext i10 %mult_V_165" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1136 'sext' 'sext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (1.70ns)   --->   "%r_V_272 = mul i16 %zext_ln818_28, i16 65270"   --->   Operation 1137 'mul' 'r_V_272' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_272, i32 6, i32 15"   --->   Operation 1138 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln17_164 = sext i10 %mult_V_166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1139 'sext' 'sext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (1.70ns)   --->   "%r_V_273 = mul i16 %zext_ln818_28, i16 65080"   --->   Operation 1140 'mul' 'r_V_273' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_273, i32 6, i32 15"   --->   Operation 1141 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln17_165 = sext i10 %mult_V_167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1142 'sext' 'sext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (1.46ns)   --->   "%mul_ln818_108 = mul i14 %zext_ln818_70, i14 204"   --->   Operation 1143 'mul' 'mul_ln818_108' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln17_115 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_108, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1144 'partselect' 'trunc_ln17_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln17_120 = zext i8 %trunc_ln17_115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1145 'zext' 'zext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (1.70ns)   --->   "%r_V_274 = mul i16 %zext_ln818_28, i16 65240"   --->   Operation 1146 'mul' 'r_V_274' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_274, i32 6, i32 15"   --->   Operation 1147 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln17_166 = sext i10 %mult_V_168" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1148 'sext' 'sext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (1.46ns)   --->   "%r_V_275 = mul i15 %zext_ln1273_111, i15 32532"   --->   Operation 1149 'mul' 'r_V_275' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_275, i32 6, i32 14"   --->   Operation 1150 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln17_167 = sext i9 %mult_V_169" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1151 'sext' 'sext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (1.86ns)   --->   "%mul_ln818_109 = mul i16 %zext_ln818_28, i16 569"   --->   Operation 1152 'mul' 'mul_ln818_109' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln17_116 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_109, i32 6, i32 15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1153 'partselect' 'trunc_ln17_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln1273_112 = zext i6 %p_read_69"   --->   Operation 1154 'zext' 'zext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln1273_113 = zext i6 %p_read_69"   --->   Operation 1155 'zext' 'zext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln1273_114 = zext i6 %p_read_69"   --->   Operation 1156 'zext' 'zext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (1.46ns)   --->   "%r_V_276 = mul i15 %zext_ln1273_114, i15 32607"   --->   Operation 1157 'mul' 'r_V_276' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_276, i32 6, i32 14"   --->   Operation 1158 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln17_168 = sext i9 %mult_V_170" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1159 'sext' 'sext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (1.70ns)   --->   "%r_V_277 = mul i16 %zext_ln1273_113, i16 65267"   --->   Operation 1160 'mul' 'r_V_277' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_277, i32 6, i32 15"   --->   Operation 1161 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_169 = sext i10 %mult_V_171" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1162 'sext' 'sext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln818_71 = zext i6 %p_read_69"   --->   Operation 1163 'zext' 'zext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln818_72 = zext i6 %p_read_69"   --->   Operation 1164 'zext' 'zext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (1.46ns)   --->   "%mul_ln818_110 = mul i14 %zext_ln818_72, i14 197"   --->   Operation 1165 'mul' 'mul_ln818_110' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln17_117 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_110, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1166 'partselect' 'trunc_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln17_122 = zext i8 %trunc_ln17_117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1167 'zext' 'zext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (1.46ns)   --->   "%r_V_278 = mul i15 %zext_ln1273_114, i15 32591"   --->   Operation 1168 'mul' 'r_V_278' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_278, i32 6, i32 14"   --->   Operation 1169 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln17_170 = sext i9 %mult_V_172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1170 'sext' 'sext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (1.70ns)   --->   "%r_V_279 = mul i16 %zext_ln1273_113, i16 65196"   --->   Operation 1171 'mul' 'r_V_279' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_279, i32 6, i32 15"   --->   Operation 1172 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln17_171 = sext i10 %mult_V_173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1173 'sext' 'sext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (1.86ns)   --->   "%r_V_280 = mul i17 %zext_ln1273_112, i17 130516"   --->   Operation 1174 'mul' 'r_V_280' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_280, i32 6, i32 16"   --->   Operation 1175 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (1.86ns)   --->   "%r_V_281 = mul i17 %zext_ln1273_112, i17 130527"   --->   Operation 1176 'mul' 'r_V_281' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_281, i32 6, i32 16"   --->   Operation 1177 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (1.70ns)   --->   "%r_V_282 = mul i16 %zext_ln1273_113, i16 65068"   --->   Operation 1178 'mul' 'r_V_282' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%mult_V_176 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_282, i32 6, i32 15"   --->   Operation 1179 'partselect' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln17_174 = sext i10 %mult_V_176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1180 'sext' 'sext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (1.70ns)   --->   "%mul_ln818_111 = mul i15 %zext_ln1273_114, i15 322"   --->   Operation 1181 'mul' 'mul_ln818_111' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln17_118 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_111, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1182 'partselect' 'trunc_ln17_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln17_123 = zext i9 %trunc_ln17_118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1183 'zext' 'zext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (1.55ns)   --->   "%mul_ln818_112 = mul i13 %zext_ln818_71, i13 122"   --->   Operation 1184 'mul' 'mul_ln818_112' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln17_119 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_112, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1185 'partselect' 'trunc_ln17_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln17_124 = zext i7 %trunc_ln17_119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1186 'zext' 'zext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln1273_115 = zext i6 %p_read_68"   --->   Operation 1187 'zext' 'zext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln1273_116 = zext i6 %p_read_68"   --->   Operation 1188 'zext' 'zext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (1.70ns)   --->   "%r_V_283 = mul i16 %zext_ln1273_116, i16 65201"   --->   Operation 1189 'mul' 'r_V_283' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_283, i32 6, i32 15"   --->   Operation 1190 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln17_175 = sext i10 %mult_V_177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1191 'sext' 'sext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln818_73 = zext i6 %p_read_68"   --->   Operation 1192 'zext' 'zext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln818_74 = zext i6 %p_read_68"   --->   Operation 1193 'zext' 'zext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln818_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_68, i5 0"   --->   Operation 1194 'bitconcatenate' 'shl_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln818_75 = zext i11 %shl_ln818_17"   --->   Operation 1195 'zext' 'zext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln818_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_68, i1 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln818_76 = zext i7 %shl_ln818_18"   --->   Operation 1197 'zext' 'zext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.73ns)   --->   "%sub_ln818_5 = sub i12 %zext_ln818_75, i12 %zext_ln818_76"   --->   Operation 1198 'sub' 'sub_ln818_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln818_5, i32 6, i32 11"   --->   Operation 1199 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (1.46ns)   --->   "%mul_ln818_113 = mul i14 %zext_ln818_74, i14 204"   --->   Operation 1200 'mul' 'mul_ln818_113' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln17_120 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_113, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1201 'partselect' 'trunc_ln17_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln17_126 = zext i8 %trunc_ln17_120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1202 'zext' 'zext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (1.46ns)   --->   "%mul_ln818_114 = mul i14 %zext_ln818_74, i14 153"   --->   Operation 1203 'mul' 'mul_ln818_114' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln17_121 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_114, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1204 'partselect' 'trunc_ln17_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln17_127 = zext i8 %trunc_ln17_121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1205 'zext' 'zext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (1.46ns)   --->   "%r_V_284 = mul i15 %zext_ln1273_115, i15 32617"   --->   Operation 1206 'mul' 'r_V_284' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_284, i32 6, i32 14"   --->   Operation 1207 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln17_177 = sext i9 %mult_V_179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1208 'sext' 'sext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (1.70ns)   --->   "%mul_ln818_115 = mul i15 %zext_ln1273_115, i15 413"   --->   Operation 1209 'mul' 'mul_ln818_115' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln17_122 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_115, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1210 'partselect' 'trunc_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln17_128 = zext i9 %trunc_ln17_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1211 'zext' 'zext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (1.70ns)   --->   "%mul_ln818_116 = mul i15 %zext_ln1273_115, i15 372"   --->   Operation 1212 'mul' 'mul_ln818_116' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln17_123 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_116, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1213 'partselect' 'trunc_ln17_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln17_129 = zext i9 %trunc_ln17_123" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1214 'zext' 'zext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (1.27ns)   --->   "%mul_ln818_117 = mul i12 %zext_ln818_73, i12 52"   --->   Operation 1215 'mul' 'mul_ln818_117' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln17_124 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_117, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1216 'partselect' 'trunc_ln17_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln17_130 = zext i6 %trunc_ln17_124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1217 'zext' 'zext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (1.46ns)   --->   "%mul_ln818_118 = mul i14 %zext_ln818_74, i14 213"   --->   Operation 1218 'mul' 'mul_ln818_118' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln17_125 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_118, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1219 'partselect' 'trunc_ln17_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln17_131 = zext i8 %trunc_ln17_125" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1220 'zext' 'zext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (1.70ns)   --->   "%r_V_285 = mul i16 %zext_ln1273_116, i16 65078"   --->   Operation 1221 'mul' 'r_V_285' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_285, i32 6, i32 15"   --->   Operation 1222 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln17_178 = sext i10 %mult_V_180" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1223 'sext' 'sext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln1273_117 = zext i6 %p_read_67"   --->   Operation 1224 'zext' 'zext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln1273_118 = zext i6 %p_read_67"   --->   Operation 1225 'zext' 'zext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln1273_119 = zext i6 %p_read_67"   --->   Operation 1226 'zext' 'zext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln1273_120 = zext i6 %p_read_67"   --->   Operation 1227 'zext' 'zext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln1273_121 = zext i6 %p_read_67"   --->   Operation 1228 'zext' 'zext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (1.70ns)   --->   "%r_V_286 = mul i16 %zext_ln1273_121, i16 65176"   --->   Operation 1229 'mul' 'r_V_286' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_286, i32 6, i32 15"   --->   Operation 1230 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln17_179 = sext i10 %mult_V_181" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1231 'sext' 'sext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (1.70ns)   --->   "%r_V_287 = mul i16 %zext_ln1273_121, i16 65240"   --->   Operation 1232 'mul' 'r_V_287' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_287, i32 6, i32 15"   --->   Operation 1233 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln17_180 = sext i10 %mult_V_182" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1234 'sext' 'sext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (1.46ns)   --->   "%r_V_288 = mul i15 %zext_ln1273_120, i15 32592"   --->   Operation 1235 'mul' 'r_V_288' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_288, i32 6, i32 14"   --->   Operation 1236 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln17_181 = sext i9 %mult_V_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1237 'sext' 'sext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (1.27ns)   --->   "%r_V_289 = mul i13 %zext_ln1273_119, i13 8153"   --->   Operation 1238 'mul' 'r_V_289' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_289, i32 6, i32 12"   --->   Operation 1239 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln17_182 = sext i7 %mult_V_184" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1240 'sext' 'sext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (1.55ns)   --->   "%r_V_290 = mul i14 %zext_ln1273_118, i14 16270"   --->   Operation 1241 'mul' 'r_V_290' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_290, i32 6, i32 13"   --->   Operation 1242 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln17_183 = sext i8 %mult_V_185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1243 'sext' 'sext_ln17_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (1.46ns)   --->   "%mul_ln818_119 = mul i14 %zext_ln1273_118, i14 221"   --->   Operation 1244 'mul' 'mul_ln818_119' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln17_126 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_119, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1245 'partselect' 'trunc_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln17_132 = zext i8 %trunc_ln17_126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1246 'zext' 'zext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (1.55ns)   --->   "%mul_ln818_120 = mul i13 %zext_ln1273_119, i13 125"   --->   Operation 1247 'mul' 'mul_ln818_120' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln17_127 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_120, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1248 'partselect' 'trunc_ln17_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln17_133 = zext i7 %trunc_ln17_127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1249 'zext' 'zext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (1.70ns)   --->   "%mul_ln818_121 = mul i15 %zext_ln1273_120, i15 319"   --->   Operation 1250 'mul' 'mul_ln818_121' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln17_128 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_121, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1251 'partselect' 'trunc_ln17_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln17_134 = zext i9 %trunc_ln17_128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1252 'zext' 'zext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (1.55ns)   --->   "%r_V_291 = mul i14 %zext_ln1273_118, i14 16263"   --->   Operation 1253 'mul' 'r_V_291' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_291, i32 6, i32 13"   --->   Operation 1254 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln17_184 = sext i8 %mult_V_186" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1255 'sext' 'sext_ln17_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (1.86ns)   --->   "%r_V_292 = mul i17 %zext_ln1273_117, i17 130503"   --->   Operation 1256 'mul' 'r_V_292' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_292, i32 6, i32 16"   --->   Operation 1257 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln818_77 = zext i6 %p_read_66"   --->   Operation 1258 'zext' 'zext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln818_78 = zext i6 %p_read_66"   --->   Operation 1259 'zext' 'zext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln818_79 = zext i6 %p_read_66"   --->   Operation 1260 'zext' 'zext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (1.55ns)   --->   "%mul_ln818_122 = mul i13 %zext_ln818_79, i13 117"   --->   Operation 1261 'mul' 'mul_ln818_122' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln17_129 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_122, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1262 'partselect' 'trunc_ln17_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln17_135 = zext i7 %trunc_ln17_129" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1263 'zext' 'zext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln1273_122 = zext i6 %p_read_66"   --->   Operation 1264 'zext' 'zext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln1273_123 = zext i6 %p_read_66"   --->   Operation 1265 'zext' 'zext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (1.46ns)   --->   "%r_V_293 = mul i15 %zext_ln818_77, i15 32561"   --->   Operation 1266 'mul' 'r_V_293' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_293, i32 6, i32 14"   --->   Operation 1267 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln17_186 = sext i9 %mult_V_188" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1268 'sext' 'sext_ln17_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_66, i6 0"   --->   Operation 1269 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln1273_124 = zext i12 %shl_ln1273_31"   --->   Operation 1270 'zext' 'zext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.74ns)   --->   "%sub_ln1273_24 = sub i13 0, i13 %zext_ln1273_124"   --->   Operation 1271 'sub' 'sub_ln1273_24' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i13 %sub_ln1273_24"   --->   Operation 1272 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_66, i3 0"   --->   Operation 1273 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln1273_125 = zext i9 %shl_ln1273_32"   --->   Operation 1274 'zext' 'zext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.75ns)   --->   "%r_V_294 = sub i14 %sext_ln1273_7, i14 %zext_ln1273_125"   --->   Operation 1275 'sub' 'r_V_294' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_294, i32 6, i32 13"   --->   Operation 1276 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln17_187 = sext i8 %mult_V_189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1277 'sext' 'sext_ln17_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (1.46ns)   --->   "%mul_ln818_123 = mul i14 %zext_ln818_78, i14 228"   --->   Operation 1278 'mul' 'mul_ln818_123' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln17_130 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_123, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1279 'partselect' 'trunc_ln17_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln17_136 = zext i8 %trunc_ln17_130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1280 'zext' 'zext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (1.70ns)   --->   "%r_V_295 = mul i16 %zext_ln1273_123, i16 65123"   --->   Operation 1281 'mul' 'r_V_295' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_295, i32 6, i32 15"   --->   Operation 1282 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln17_188 = sext i10 %mult_V_190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1283 'sext' 'sext_ln17_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (1.46ns)   --->   "%mul_ln818_124 = mul i14 %zext_ln818_78, i14 173"   --->   Operation 1284 'mul' 'mul_ln818_124' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln17_131 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_124, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1285 'partselect' 'trunc_ln17_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln17_137 = zext i8 %trunc_ln17_131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1286 'zext' 'zext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (1.46ns)   --->   "%mul_ln818_125 = mul i14 %zext_ln818_78, i14 217"   --->   Operation 1287 'mul' 'mul_ln818_125' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln17_132 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_125, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1288 'partselect' 'trunc_ln17_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln17_138 = zext i8 %trunc_ln17_132" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1289 'zext' 'zext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (1.86ns)   --->   "%r_V_296 = mul i17 %zext_ln1273_122, i17 130520"   --->   Operation 1290 'mul' 'r_V_296' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_296, i32 6, i32 16"   --->   Operation 1291 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (1.70ns)   --->   "%mul_ln818_126 = mul i15 %zext_ln818_77, i15 307"   --->   Operation 1292 'mul' 'mul_ln818_126' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln17_133 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_126, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1293 'partselect' 'trunc_ln17_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln17_139 = zext i9 %trunc_ln17_133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1294 'zext' 'zext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (1.70ns)   --->   "%mul_ln818_127 = mul i15 %zext_ln818_77, i15 343"   --->   Operation 1295 'mul' 'mul_ln818_127' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln17_134 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_127, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1296 'partselect' 'trunc_ln17_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln17_140 = zext i9 %trunc_ln17_134" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1297 'zext' 'zext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln1273_126 = zext i6 %p_read_65"   --->   Operation 1298 'zext' 'zext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1273_127 = zext i6 %p_read_65"   --->   Operation 1299 'zext' 'zext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (1.70ns)   --->   "%r_V_297 = mul i16 %zext_ln1273_127, i16 65258"   --->   Operation 1300 'mul' 'r_V_297' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_297, i32 6, i32 15"   --->   Operation 1301 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln17_190 = sext i10 %mult_V_192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1302 'sext' 'sext_ln17_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (1.70ns)   --->   "%r_V_298 = mul i16 %zext_ln1273_127, i16 65251"   --->   Operation 1303 'mul' 'r_V_298' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_298, i32 6, i32 15"   --->   Operation 1304 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln17_191 = sext i10 %mult_V_193" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1305 'sext' 'sext_ln17_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln818_80 = zext i6 %p_read_65"   --->   Operation 1306 'zext' 'zext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln818_81 = zext i6 %p_read_65"   --->   Operation 1307 'zext' 'zext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (1.55ns)   --->   "%mul_ln818_128 = mul i13 %zext_ln818_81, i13 73"   --->   Operation 1308 'mul' 'mul_ln818_128' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln17_135 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_128, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1309 'partselect' 'trunc_ln17_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln17_141 = zext i7 %trunc_ln17_135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1310 'zext' 'zext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (1.46ns)   --->   "%mul_ln818_129 = mul i14 %zext_ln818_80, i14 245"   --->   Operation 1311 'mul' 'mul_ln818_129' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln17_136 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_129, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1312 'partselect' 'trunc_ln17_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln17_142 = zext i8 %trunc_ln17_136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1313 'zext' 'zext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%shl_ln818_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_65, i5 0"   --->   Operation 1314 'bitconcatenate' 'shl_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln818_82 = zext i11 %shl_ln818_19"   --->   Operation 1315 'zext' 'zext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%shl_ln818_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_65, i2 0"   --->   Operation 1316 'bitconcatenate' 'shl_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln818_83 = zext i8 %shl_ln818_20"   --->   Operation 1317 'zext' 'zext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.73ns)   --->   "%sub_ln818_6 = sub i12 %zext_ln818_82, i12 %zext_ln818_83"   --->   Operation 1318 'sub' 'sub_ln818_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln818_6, i32 6, i32 11"   --->   Operation 1319 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln17_192 = sext i6 %mult_V_194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1320 'sext' 'sext_ln17_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln17_143 = zext i10 %sext_ln17_192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1321 'zext' 'zext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (1.70ns)   --->   "%r_V_299 = mul i16 %zext_ln1273_127, i16 65107"   --->   Operation 1322 'mul' 'r_V_299' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_299, i32 6, i32 15"   --->   Operation 1323 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln17_193 = sext i10 %mult_V_195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1324 'sext' 'sext_ln17_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (1.46ns)   --->   "%r_V_300 = mul i15 %zext_ln1273_126, i15 32523"   --->   Operation 1325 'mul' 'r_V_300' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_300, i32 6, i32 14"   --->   Operation 1326 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln17_194 = sext i9 %mult_V_196" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1327 'sext' 'sext_ln17_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (1.70ns)   --->   "%mul_ln818_130 = mul i15 %zext_ln1273_126, i15 463"   --->   Operation 1328 'mul' 'mul_ln818_130' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln17_137 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_130, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1329 'partselect' 'trunc_ln17_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln17_144 = zext i9 %trunc_ln17_137" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1330 'zext' 'zext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (1.70ns)   --->   "%r_V_301 = mul i16 %zext_ln1273_127, i16 65275"   --->   Operation 1331 'mul' 'r_V_301' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_301, i32 6, i32 15"   --->   Operation 1332 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln17_195 = sext i10 %mult_V_197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1333 'sext' 'sext_ln17_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (1.46ns)   --->   "%r_V_302 = mul i15 %zext_ln1273_126, i15 32592"   --->   Operation 1334 'mul' 'r_V_302' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_302, i32 6, i32 14"   --->   Operation 1335 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln17_196 = sext i9 %mult_V_198" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1336 'sext' 'sext_ln17_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln818_84 = zext i6 %p_read_64"   --->   Operation 1337 'zext' 'zext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln818_85 = zext i6 %p_read_64"   --->   Operation 1338 'zext' 'zext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln818_86 = zext i6 %p_read_64"   --->   Operation 1339 'zext' 'zext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (1.70ns)   --->   "%mul_ln818_131 = mul i15 %zext_ln818_86, i15 270"   --->   Operation 1340 'mul' 'mul_ln818_131' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln17_138 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_131, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1341 'partselect' 'trunc_ln17_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln17_145 = zext i9 %trunc_ln17_138" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1342 'zext' 'zext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (1.70ns)   --->   "%mul_ln818_132 = mul i15 %zext_ln818_86, i15 438"   --->   Operation 1343 'mul' 'mul_ln818_132' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln17_139 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_132, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1344 'partselect' 'trunc_ln17_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln17_146 = zext i9 %trunc_ln17_139" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1345 'zext' 'zext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (1.70ns)   --->   "%mul_ln818_133 = mul i15 %zext_ln818_86, i15 275"   --->   Operation 1346 'mul' 'mul_ln818_133' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln17_140 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_133, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1347 'partselect' 'trunc_ln17_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln17_147 = zext i9 %trunc_ln17_140" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1348 'zext' 'zext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln1273_128 = zext i6 %p_read_64"   --->   Operation 1349 'zext' 'zext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln1273_129 = zext i6 %p_read_64"   --->   Operation 1350 'zext' 'zext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (1.70ns)   --->   "%r_V_303 = mul i16 %zext_ln1273_129, i16 65168"   --->   Operation 1351 'mul' 'r_V_303' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_303, i32 6, i32 15"   --->   Operation 1352 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln17_197 = sext i10 %mult_V_199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1353 'sext' 'sext_ln17_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (1.46ns)   --->   "%mul_ln818_134 = mul i14 %zext_ln818_85, i14 140"   --->   Operation 1354 'mul' 'mul_ln818_134' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln17_141 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_134, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1355 'partselect' 'trunc_ln17_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln17_148 = zext i8 %trunc_ln17_141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1356 'zext' 'zext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1357 [1/1] (1.70ns)   --->   "%r_V_304 = mul i16 %zext_ln1273_129, i16 65124"   --->   Operation 1357 'mul' 'r_V_304' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_304, i32 6, i32 15"   --->   Operation 1358 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln17_198 = sext i10 %mult_V_200" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1359 'sext' 'sext_ln17_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (1.70ns)   --->   "%r_V_305 = mul i16 %zext_ln1273_129, i16 65043"   --->   Operation 1360 'mul' 'r_V_305' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_305, i32 6, i32 15"   --->   Operation 1361 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln17_199 = sext i10 %mult_V_201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1362 'sext' 'sext_ln17_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (1.86ns)   --->   "%r_V_306 = mul i17 %zext_ln1273_128, i17 130487"   --->   Operation 1363 'mul' 'r_V_306' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_306, i32 6, i32 16"   --->   Operation 1364 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (1.55ns)   --->   "%mul_ln818_135 = mul i13 %zext_ln818_84, i13 89"   --->   Operation 1365 'mul' 'mul_ln818_135' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln17_142 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_135, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1366 'partselect' 'trunc_ln17_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln17_149 = zext i7 %trunc_ln17_142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1367 'zext' 'zext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (1.46ns)   --->   "%mul_ln818_136 = mul i14 %zext_ln818_85, i14 205"   --->   Operation 1368 'mul' 'mul_ln818_136' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln17_143 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_136, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1369 'partselect' 'trunc_ln17_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln17_150 = zext i8 %trunc_ln17_143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1370 'zext' 'zext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln1273_130 = zext i6 %p_read_63"   --->   Operation 1371 'zext' 'zext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln1273_131 = zext i6 %p_read_63"   --->   Operation 1372 'zext' 'zext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln1273_132 = zext i6 %p_read_63"   --->   Operation 1373 'zext' 'zext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (1.70ns)   --->   "%r_V_307 = mul i16 %zext_ln1273_132, i16 65153"   --->   Operation 1374 'mul' 'r_V_307' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_307, i32 6, i32 15"   --->   Operation 1375 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln17_201 = sext i10 %mult_V_203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1376 'sext' 'sext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (1.46ns)   --->   "%r_V_308 = mul i15 %zext_ln1273_131, i15 32521"   --->   Operation 1377 'mul' 'r_V_308' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_308, i32 6, i32 14"   --->   Operation 1378 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln17_202 = sext i9 %mult_V_204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1379 'sext' 'sext_ln17_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (1.46ns)   --->   "%r_V_309 = mul i15 %zext_ln1273_131, i15 32580"   --->   Operation 1380 'mul' 'r_V_309' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_309, i32 6, i32 14"   --->   Operation 1381 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln17_203 = sext i9 %mult_V_205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1382 'sext' 'sext_ln17_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (1.55ns)   --->   "%r_V_310 = mul i14 %zext_ln1273_130, i14 16282"   --->   Operation 1383 'mul' 'r_V_310' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_310, i32 6, i32 13"   --->   Operation 1384 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln17_204 = sext i8 %mult_V_206" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1385 'sext' 'sext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (1.70ns)   --->   "%mul_ln818_137 = mul i15 %zext_ln1273_131, i15 265"   --->   Operation 1386 'mul' 'mul_ln818_137' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln17_144 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_137, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1387 'partselect' 'trunc_ln17_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln17_151 = zext i9 %trunc_ln17_144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1388 'zext' 'zext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_63, i5 0"   --->   Operation 1389 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln1273_133 = zext i11 %shl_ln1273_33"   --->   Operation 1390 'zext' 'zext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_63, i2 0"   --->   Operation 1391 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln1273_134 = zext i8 %shl_ln1273_34"   --->   Operation 1392 'zext' 'zext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.73ns)   --->   "%r_V_311 = sub i12 %zext_ln1273_134, i12 %zext_ln1273_133"   --->   Operation 1393 'sub' 'r_V_311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_311, i32 6, i32 11"   --->   Operation 1394 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln17_205 = sext i6 %mult_V_207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1395 'sext' 'sext_ln17_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (1.70ns)   --->   "%mul_ln818_138 = mul i15 %zext_ln1273_131, i15 344"   --->   Operation 1396 'mul' 'mul_ln818_138' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln17_145 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_138, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1397 'partselect' 'trunc_ln17_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln17_152 = zext i9 %trunc_ln17_145" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1398 'zext' 'zext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (1.70ns)   --->   "%r_V_312 = mul i16 %zext_ln1273_132, i16 65137"   --->   Operation 1399 'mul' 'r_V_312' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_312, i32 6, i32 15"   --->   Operation 1400 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln17_206 = sext i10 %mult_V_208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1401 'sext' 'sext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (1.70ns)   --->   "%mul_ln818_139 = mul i15 %zext_ln1273_131, i15 305"   --->   Operation 1402 'mul' 'mul_ln818_139' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln17_146 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_139, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1403 'partselect' 'trunc_ln17_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln17_153 = zext i9 %trunc_ln17_146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1404 'zext' 'zext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (1.70ns)   --->   "%r_V_313 = mul i16 %zext_ln1273_132, i16 65196"   --->   Operation 1405 'mul' 'r_V_313' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_313, i32 6, i32 15"   --->   Operation 1406 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln17_207 = sext i10 %mult_V_209" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1407 'sext' 'sext_ln17_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln818_36 = zext i6 %p_read_62"   --->   Operation 1408 'zext' 'zext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln818_87 = zext i6 %p_read_62"   --->   Operation 1409 'zext' 'zext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln818_88 = zext i6 %p_read_62"   --->   Operation 1410 'zext' 'zext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (1.86ns)   --->   "%mul_ln818_140 = mul i16 %zext_ln818_36, i16 523"   --->   Operation 1411 'mul' 'mul_ln818_140' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln17_147 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_140, i32 6, i32 15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1412 'partselect' 'trunc_ln17_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (1.46ns)   --->   "%r_V_314 = mul i15 %zext_ln818_88, i15 32601"   --->   Operation 1413 'mul' 'r_V_314' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_314, i32 6, i32 14"   --->   Operation 1414 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln17_208 = sext i9 %mult_V_210" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1415 'sext' 'sext_ln17_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (1.70ns)   --->   "%mul_ln818_141 = mul i15 %zext_ln818_88, i15 330"   --->   Operation 1416 'mul' 'mul_ln818_141' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln17_148 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_141, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1417 'partselect' 'trunc_ln17_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln17_154 = zext i9 %trunc_ln17_148" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1418 'zext' 'zext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (1.46ns)   --->   "%r_V_315 = mul i15 %zext_ln818_88, i15 32526"   --->   Operation 1419 'mul' 'r_V_315' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_315, i32 6, i32 14"   --->   Operation 1420 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln17_209 = sext i9 %mult_V_211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1421 'sext' 'sext_ln17_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (1.70ns)   --->   "%r_V_316 = mul i16 %zext_ln818_36, i16 65256"   --->   Operation 1422 'mul' 'r_V_316' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_316, i32 6, i32 15"   --->   Operation 1423 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln17_210 = sext i10 %mult_V_212" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1424 'sext' 'sext_ln17_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (1.70ns)   --->   "%r_V_317 = mul i16 %zext_ln818_36, i16 65093"   --->   Operation 1425 'mul' 'r_V_317' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_317, i32 6, i32 15"   --->   Operation 1426 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln17_211 = sext i10 %mult_V_213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1427 'sext' 'sext_ln17_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (1.70ns)   --->   "%mul_ln818_142 = mul i15 %zext_ln818_88, i15 269"   --->   Operation 1428 'mul' 'mul_ln818_142' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln17_149 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_142, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1429 'partselect' 'trunc_ln17_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln17_155 = zext i9 %trunc_ln17_149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1430 'zext' 'zext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (1.55ns)   --->   "%mul_ln818_143 = mul i13 %zext_ln818_87, i13 82"   --->   Operation 1431 'mul' 'mul_ln818_143' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln17_150 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_143, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1432 'partselect' 'trunc_ln17_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln17_156 = zext i7 %trunc_ln17_150" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1433 'zext' 'zext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (1.27ns)   --->   "%r_V_318 = mul i13 %zext_ln818_87, i13 8131"   --->   Operation 1434 'mul' 'r_V_318' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%mult_V_214 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_318, i32 6, i32 12"   --->   Operation 1435 'partselect' 'mult_V_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln17_212 = sext i7 %mult_V_214" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1436 'sext' 'sext_ln17_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (1.70ns)   --->   "%r_V_319 = mul i16 %zext_ln818_36, i16 65194"   --->   Operation 1437 'mul' 'r_V_319' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_319, i32 6, i32 15"   --->   Operation 1438 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln17_213 = sext i10 %mult_V_215" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1439 'sext' 'sext_ln17_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln818_89 = zext i6 %p_read_61"   --->   Operation 1440 'zext' 'zext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln818_90 = zext i6 %p_read_61"   --->   Operation 1441 'zext' 'zext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln818_91 = zext i6 %p_read_61"   --->   Operation 1442 'zext' 'zext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (1.70ns)   --->   "%mul_ln818_144 = mul i15 %zext_ln818_91, i15 425"   --->   Operation 1443 'mul' 'mul_ln818_144' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln17_151 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_144, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1444 'partselect' 'trunc_ln17_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln17_157 = zext i9 %trunc_ln17_151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1445 'zext' 'zext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln1273_135 = zext i6 %p_read_61"   --->   Operation 1446 'zext' 'zext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln1273_136 = zext i6 %p_read_61"   --->   Operation 1447 'zext' 'zext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (1.27ns)   --->   "%r_V_320 = mul i13 %zext_ln1273_136, i13 8153"   --->   Operation 1448 'mul' 'r_V_320' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%mult_V_216 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_320, i32 6, i32 12"   --->   Operation 1449 'partselect' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln17_214 = sext i7 %mult_V_216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1450 'sext' 'sext_ln17_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (1.70ns)   --->   "%r_V_321 = mul i16 %zext_ln1273_135, i16 65116"   --->   Operation 1451 'mul' 'r_V_321' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_321, i32 6, i32 15"   --->   Operation 1452 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln17_215 = sext i10 %mult_V_217" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1453 'sext' 'sext_ln17_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (1.70ns)   --->   "%r_V_322 = mul i16 %zext_ln1273_135, i16 65186"   --->   Operation 1454 'mul' 'r_V_322' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_322, i32 6, i32 15"   --->   Operation 1455 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln17_216 = sext i10 %mult_V_218" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1456 'sext' 'sext_ln17_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (1.46ns)   --->   "%mul_ln818_145 = mul i14 %zext_ln818_90, i14 198"   --->   Operation 1457 'mul' 'mul_ln818_145' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%trunc_ln17_152 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_145, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1458 'partselect' 'trunc_ln17_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln17_158 = zext i8 %trunc_ln17_152" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1459 'zext' 'zext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (1.70ns)   --->   "%r_V_323 = mul i16 %zext_ln1273_135, i16 65197"   --->   Operation 1460 'mul' 'r_V_323' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_323, i32 6, i32 15"   --->   Operation 1461 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln17_217 = sext i10 %mult_V_219" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1462 'sext' 'sext_ln17_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (1.46ns)   --->   "%mul_ln818_146 = mul i14 %zext_ln818_90, i14 210"   --->   Operation 1463 'mul' 'mul_ln818_146' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln17_153 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_146, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1464 'partselect' 'trunc_ln17_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln17_159 = zext i8 %trunc_ln17_153" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1465 'zext' 'zext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (1.70ns)   --->   "%r_V_324 = mul i16 %zext_ln1273_135, i16 65154"   --->   Operation 1466 'mul' 'r_V_324' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_324, i32 6, i32 15"   --->   Operation 1467 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln17_218 = sext i10 %mult_V_220" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1468 'sext' 'sext_ln17_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (1.70ns)   --->   "%r_V_325 = mul i16 %zext_ln1273_135, i16 65237"   --->   Operation 1469 'mul' 'r_V_325' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_325, i32 6, i32 15"   --->   Operation 1470 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln17_219 = sext i10 %mult_V_221" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1471 'sext' 'sext_ln17_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (1.27ns)   --->   "%mul_ln818_147 = mul i12 %zext_ln818_89, i12 38"   --->   Operation 1472 'mul' 'mul_ln818_147' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln17_154 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_147, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1473 'partselect' 'trunc_ln17_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln17_160 = zext i6 %trunc_ln17_154" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1474 'zext' 'zext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln1273_137 = zext i6 %p_read_60"   --->   Operation 1475 'zext' 'zext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln1273_138 = zext i6 %p_read_60"   --->   Operation 1476 'zext' 'zext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln1273_139 = zext i6 %p_read_60"   --->   Operation 1477 'zext' 'zext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (1.70ns)   --->   "%r_V_326 = mul i16 %zext_ln1273_139, i16 65071"   --->   Operation 1478 'mul' 'r_V_326' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_326, i32 6, i32 15"   --->   Operation 1479 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln17_220 = sext i10 %mult_V_222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1480 'sext' 'sext_ln17_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (1.46ns)   --->   "%mul_ln818_148 = mul i14 %zext_ln1273_137, i14 183"   --->   Operation 1481 'mul' 'mul_ln818_148' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln17_155 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_148, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1482 'partselect' 'trunc_ln17_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln17_161 = zext i8 %trunc_ln17_155" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1483 'zext' 'zext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (1.70ns)   --->   "%mul_ln818_149 = mul i15 %zext_ln1273_138, i15 443"   --->   Operation 1484 'mul' 'mul_ln818_149' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%trunc_ln17_156 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_149, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1485 'partselect' 'trunc_ln17_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln17_162 = zext i9 %trunc_ln17_156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1486 'zext' 'zext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (1.46ns)   --->   "%r_V_327 = mul i15 %zext_ln1273_138, i15 32623"   --->   Operation 1487 'mul' 'r_V_327' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_327, i32 6, i32 14"   --->   Operation 1488 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln17_221 = sext i9 %mult_V_223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1489 'sext' 'sext_ln17_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_60, i8 0"   --->   Operation 1490 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln1273_140 = zext i14 %shl_ln1273_35"   --->   Operation 1491 'zext' 'zext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_60, i1 0"   --->   Operation 1492 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln1273_141 = zext i7 %shl_ln1273_36"   --->   Operation 1493 'zext' 'zext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.76ns)   --->   "%r_V_328 = sub i15 %zext_ln1273_141, i15 %zext_ln1273_140"   --->   Operation 1494 'sub' 'r_V_328' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_328, i32 6, i32 14"   --->   Operation 1495 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln17_222 = sext i9 %mult_V_224" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1496 'sext' 'sext_ln17_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%shl_ln818_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_60, i5 0"   --->   Operation 1497 'bitconcatenate' 'shl_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln818_92 = zext i11 %shl_ln818_21"   --->   Operation 1498 'zext' 'zext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%shl_ln818_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_60, i3 0"   --->   Operation 1499 'bitconcatenate' 'shl_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln818_93 = zext i9 %shl_ln818_22"   --->   Operation 1500 'zext' 'zext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.73ns)   --->   "%sub_ln818_7 = sub i12 %zext_ln818_92, i12 %zext_ln818_93"   --->   Operation 1501 'sub' 'sub_ln818_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln818_7, i32 6, i32 11"   --->   Operation 1502 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (1.46ns)   --->   "%r_V_329 = mul i15 %zext_ln1273_138, i15 32610"   --->   Operation 1503 'mul' 'r_V_329' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_329, i32 6, i32 14"   --->   Operation 1504 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln17_224 = sext i9 %mult_V_226" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1505 'sext' 'sext_ln17_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (1.70ns)   --->   "%mul_ln818_150 = mul i15 %zext_ln1273_138, i15 339"   --->   Operation 1506 'mul' 'mul_ln818_150' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln17_157 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_150, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1507 'partselect' 'trunc_ln17_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln17_164 = zext i9 %trunc_ln17_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1508 'zext' 'zext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (1.46ns)   --->   "%r_V_330 = mul i15 %zext_ln1273_138, i15 32585"   --->   Operation 1509 'mul' 'r_V_330' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_330, i32 6, i32 14"   --->   Operation 1510 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln17_225 = sext i9 %mult_V_227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1511 'sext' 'sext_ln17_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (1.46ns)   --->   "%r_V_331 = mul i15 %zext_ln1273_138, i15 32594"   --->   Operation 1512 'mul' 'r_V_331' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_331, i32 6, i32 14"   --->   Operation 1513 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln17_226 = sext i9 %mult_V_228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1514 'sext' 'sext_ln17_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln1273_142 = zext i6 %p_read_59"   --->   Operation 1515 'zext' 'zext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln1273_143 = zext i6 %p_read_59"   --->   Operation 1516 'zext' 'zext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln1273_144 = zext i6 %p_read_59"   --->   Operation 1517 'zext' 'zext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln1273_145 = zext i6 %p_read_59"   --->   Operation 1518 'zext' 'zext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (1.55ns)   --->   "%r_V_332 = mul i14 %zext_ln1273_145, i14 16284"   --->   Operation 1519 'mul' 'r_V_332' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%mult_V_229 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_332, i32 6, i32 13"   --->   Operation 1520 'partselect' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln17_227 = sext i8 %mult_V_229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1521 'sext' 'sext_ln17_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (1.55ns)   --->   "%r_V_333 = mul i14 %zext_ln1273_145, i14 16300"   --->   Operation 1522 'mul' 'r_V_333' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_333, i32 6, i32 13"   --->   Operation 1523 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln17_228 = sext i8 %mult_V_230" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1524 'sext' 'sext_ln17_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (1.70ns)   --->   "%mul_ln818_151 = mul i15 %zext_ln1273_144, i15 444"   --->   Operation 1525 'mul' 'mul_ln818_151' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln17_158 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_151, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1526 'partselect' 'trunc_ln17_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln17_165 = zext i9 %trunc_ln17_158" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1527 'zext' 'zext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (1.46ns)   --->   "%r_V_334 = mul i15 %zext_ln1273_144, i15 32551"   --->   Operation 1528 'mul' 'r_V_334' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_334, i32 6, i32 14"   --->   Operation 1529 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln17_229 = sext i9 %mult_V_231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1530 'sext' 'sext_ln17_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (1.46ns)   --->   "%r_V_335 = mul i15 %zext_ln1273_144, i15 32542"   --->   Operation 1531 'mul' 'r_V_335' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_335, i32 6, i32 14"   --->   Operation 1532 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln17_230 = sext i9 %mult_V_232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1533 'sext' 'sext_ln17_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (1.70ns)   --->   "%r_V_336 = mul i16 %zext_ln1273_143, i16 65239"   --->   Operation 1534 'mul' 'r_V_336' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_336, i32 6, i32 15"   --->   Operation 1535 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln17_231 = sext i10 %mult_V_233" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1536 'sext' 'sext_ln17_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (1.55ns)   --->   "%mul_ln818_152 = mul i13 %zext_ln1273_142, i13 118"   --->   Operation 1537 'mul' 'mul_ln818_152' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln17_159 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_152, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1538 'partselect' 'trunc_ln17_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln17_166 = zext i7 %trunc_ln17_159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1539 'zext' 'zext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (1.27ns)   --->   "%r_V_337 = mul i13 %zext_ln1273_142, i13 8138"   --->   Operation 1540 'mul' 'r_V_337' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_337, i32 6, i32 12"   --->   Operation 1541 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln17_232 = sext i7 %mult_V_234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1542 'sext' 'sext_ln17_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln17_233 = sext i7 %mult_V_234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1543 'sext' 'sext_ln17_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (1.46ns)   --->   "%mul_ln818_153 = mul i14 %zext_ln1273_145, i14 209"   --->   Operation 1544 'mul' 'mul_ln818_153' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln17_160 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_153, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1545 'partselect' 'trunc_ln17_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln17_167 = zext i8 %trunc_ln17_160" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1546 'zext' 'zext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln1273_146 = zext i6 %p_read_58"   --->   Operation 1547 'zext' 'zext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln1273_147 = zext i6 %p_read_58"   --->   Operation 1548 'zext' 'zext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read_58, i9 0"   --->   Operation 1549 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln1273_148 = zext i15 %shl_ln1273_37"   --->   Operation 1550 'zext' 'zext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_28 = sub i16 0, i16 %zext_ln1273_148"   --->   Operation 1551 'sub' 'sub_ln1273_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1552 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_338 = sub i16 %sub_ln1273_28, i16 %zext_ln1273_146"   --->   Operation 1552 'sub' 'r_V_338' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_338, i32 6, i32 15"   --->   Operation 1553 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln17_234 = sext i10 %mult_V_235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1554 'sext' 'sext_ln17_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (1.46ns)   --->   "%r_V_339 = mul i15 %zext_ln1273_147, i15 32631"   --->   Operation 1555 'mul' 'r_V_339' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_339, i32 6, i32 14"   --->   Operation 1556 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln17_235 = sext i9 %mult_V_236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1557 'sext' 'sext_ln17_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln818_94 = zext i6 %p_read_58"   --->   Operation 1558 'zext' 'zext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln818_95 = zext i6 %p_read_58"   --->   Operation 1559 'zext' 'zext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_read_58, i32 4, i32 5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1560 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln17_161 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_58, i2 %tmp_73" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1561 'bitconcatenate' 'trunc_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln17_168 = zext i8 %trunc_ln17_161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1562 'zext' 'zext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (1.55ns)   --->   "%mul_ln818_154 = mul i13 %zext_ln818_94, i13 84"   --->   Operation 1563 'mul' 'mul_ln818_154' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln17_162 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_154, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1564 'partselect' 'trunc_ln17_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln17_169 = zext i7 %trunc_ln17_162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1565 'zext' 'zext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (1.46ns)   --->   "%r_V_340 = mul i15 %zext_ln1273_147, i15 32535"   --->   Operation 1566 'mul' 'r_V_340' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_340, i32 6, i32 14"   --->   Operation 1567 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln17_236 = sext i9 %mult_V_237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1568 'sext' 'sext_ln17_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (1.46ns)   --->   "%r_V_341 = mul i15 %zext_ln1273_147, i15 32637"   --->   Operation 1569 'mul' 'r_V_341' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_341, i32 6, i32 14"   --->   Operation 1570 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln17_237 = sext i9 %mult_V_238" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1571 'sext' 'sext_ln17_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (1.70ns)   --->   "%mul_ln818_155 = mul i15 %zext_ln1273_147, i15 421"   --->   Operation 1572 'mul' 'mul_ln818_155' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln17_163 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_155, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1573 'partselect' 'trunc_ln17_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln17_170 = zext i9 %trunc_ln17_163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1574 'zext' 'zext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (1.46ns)   --->   "%mul_ln818_156 = mul i14 %zext_ln818_95, i14 139"   --->   Operation 1575 'mul' 'mul_ln818_156' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln17_164 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_156, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1576 'partselect' 'trunc_ln17_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln17_171 = zext i8 %trunc_ln17_164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1577 'zext' 'zext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%shl_ln818_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_58, i3 0"   --->   Operation 1578 'bitconcatenate' 'shl_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln818_96 = zext i9 %shl_ln818_23"   --->   Operation 1579 'zext' 'zext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%shl_ln818_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_58, i1 0"   --->   Operation 1580 'bitconcatenate' 'shl_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln818_97 = zext i7 %shl_ln818_24"   --->   Operation 1581 'zext' 'zext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.71ns)   --->   "%sub_ln818_8 = sub i10 %zext_ln818_96, i10 %zext_ln818_97"   --->   Operation 1582 'sub' 'sub_ln818_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sub_ln818_8, i32 6, i32 9"   --->   Operation 1583 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (1.70ns)   --->   "%r_V_342 = mul i16 %zext_ln1273_146, i16 65058"   --->   Operation 1584 'mul' 'r_V_342' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_342, i32 6, i32 15"   --->   Operation 1585 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln17_239 = sext i10 %mult_V_240" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1586 'sext' 'sext_ln17_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln818_98 = zext i6 %p_read_57"   --->   Operation 1587 'zext' 'zext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln818_99 = zext i6 %p_read_57"   --->   Operation 1588 'zext' 'zext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (1.70ns)   --->   "%mul_ln818_157 = mul i15 %zext_ln818_99, i15 266"   --->   Operation 1589 'mul' 'mul_ln818_157' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln17_165 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_157, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1590 'partselect' 'trunc_ln17_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln17_173 = zext i9 %trunc_ln17_165" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1591 'zext' 'zext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln1273_149 = zext i6 %p_read_57"   --->   Operation 1592 'zext' 'zext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln1273_150 = zext i6 %p_read_57"   --->   Operation 1593 'zext' 'zext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (1.46ns)   --->   "%r_V_343 = mul i15 %zext_ln818_99, i15 32620"   --->   Operation 1594 'mul' 'r_V_343' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_343, i32 6, i32 14"   --->   Operation 1595 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln17_240 = sext i9 %mult_V_241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1596 'sext' 'sext_ln17_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (1.46ns)   --->   "%mul_ln818_158 = mul i14 %zext_ln818_98, i14 233"   --->   Operation 1597 'mul' 'mul_ln818_158' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln17_166 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_158, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1598 'partselect' 'trunc_ln17_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln17_174 = zext i8 %trunc_ln17_166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1599 'zext' 'zext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_57, i7 0"   --->   Operation 1600 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln1273_151 = zext i13 %shl_ln1273_38"   --->   Operation 1601 'zext' 'zext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_30 = sub i14 0, i14 %zext_ln1273_151"   --->   Operation 1602 'sub' 'sub_ln1273_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1603 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_344 = sub i14 %sub_ln1273_30, i14 %zext_ln818_98"   --->   Operation 1603 'sub' 'r_V_344' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_344, i32 6, i32 13"   --->   Operation 1604 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln17_241 = sext i8 %mult_V_242" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1605 'sext' 'sext_ln17_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_57, i5 0"   --->   Operation 1606 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln1273_152 = zext i11 %shl_ln1273_39"   --->   Operation 1607 'zext' 'zext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.73ns)   --->   "%sub_ln1273_32 = sub i12 0, i12 %zext_ln1273_152"   --->   Operation 1608 'sub' 'sub_ln1273_32' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i12 %sub_ln1273_32"   --->   Operation 1609 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.74ns)   --->   "%r_V_345 = sub i13 %sext_ln1273_8, i13 %zext_ln1273_150"   --->   Operation 1610 'sub' 'r_V_345' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_345, i32 6, i32 12"   --->   Operation 1611 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln17_242 = sext i7 %mult_V_243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1612 'sext' 'sext_ln17_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (1.46ns)   --->   "%r_V_346 = mul i15 %zext_ln818_99, i15 32547"   --->   Operation 1613 'mul' 'r_V_346' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_346, i32 6, i32 14"   --->   Operation 1614 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln17_243 = sext i9 %mult_V_244" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1615 'sext' 'sext_ln17_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (1.70ns)   --->   "%r_V_347 = mul i16 %zext_ln1273_149, i16 65181"   --->   Operation 1616 'mul' 'r_V_347' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_347, i32 6, i32 15"   --->   Operation 1617 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln17_244 = sext i10 %mult_V_245" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1618 'sext' 'sext_ln17_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (1.70ns)   --->   "%r_V_348 = mul i16 %zext_ln1273_149, i16 65238"   --->   Operation 1619 'mul' 'r_V_348' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_348, i32 6, i32 15"   --->   Operation 1620 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln17_245 = sext i10 %mult_V_246" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1621 'sext' 'sext_ln17_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (1.70ns)   --->   "%r_V_349 = mul i16 %zext_ln1273_149, i16 65143"   --->   Operation 1622 'mul' 'r_V_349' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_349, i32 6, i32 15"   --->   Operation 1623 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln17_246 = sext i10 %mult_V_247" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1624 'sext' 'sext_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (1.70ns)   --->   "%r_V_350 = mul i16 %zext_ln1273_149, i16 65161"   --->   Operation 1625 'mul' 'r_V_350' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_350, i32 6, i32 15"   --->   Operation 1626 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln17_247 = sext i10 %mult_V_248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1627 'sext' 'sext_ln17_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln818_100 = zext i6 %p_read_56"   --->   Operation 1628 'zext' 'zext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln818_101 = zext i6 %p_read_56"   --->   Operation 1629 'zext' 'zext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (1.27ns)   --->   "%mul_ln818_159 = mul i12 %zext_ln818_101, i12 54"   --->   Operation 1630 'mul' 'mul_ln818_159' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln17_167 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_159, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1631 'partselect' 'trunc_ln17_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln17_175 = zext i6 %trunc_ln17_167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1632 'zext' 'zext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (1.70ns)   --->   "%mul_ln818_160 = mul i15 %zext_ln818_100, i15 341"   --->   Operation 1633 'mul' 'mul_ln818_160' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln17_168 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_160, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1634 'partselect' 'trunc_ln17_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln17_176 = zext i9 %trunc_ln17_168" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1635 'zext' 'zext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln1273_153 = zext i6 %p_read_56"   --->   Operation 1636 'zext' 'zext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln1273_154 = zext i6 %p_read_56"   --->   Operation 1637 'zext' 'zext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (1.86ns)   --->   "%r_V_351 = mul i17 %zext_ln1273_154, i17 130482"   --->   Operation 1638 'mul' 'r_V_351' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_351, i32 6, i32 16"   --->   Operation 1639 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (1.46ns)   --->   "%r_V_352 = mul i15 %zext_ln818_100, i15 32591"   --->   Operation 1640 'mul' 'r_V_352' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_352, i32 6, i32 14"   --->   Operation 1641 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln17_249 = sext i9 %mult_V_250" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1642 'sext' 'sext_ln17_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (1.27ns)   --->   "%mul_ln818_161 = mul i12 %zext_ln818_101, i12 61"   --->   Operation 1643 'mul' 'mul_ln818_161' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%trunc_ln17_169 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_161, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1644 'partselect' 'trunc_ln17_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln17_177 = zext i6 %trunc_ln17_169" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1645 'zext' 'zext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_56, i8 0"   --->   Operation 1646 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln1273_155 = zext i14 %shl_ln1273_40"   --->   Operation 1647 'zext' 'zext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.76ns)   --->   "%sub_ln1273_34 = sub i15 0, i15 %zext_ln1273_155"   --->   Operation 1648 'sub' 'sub_ln1273_34' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i15 %sub_ln1273_34"   --->   Operation 1649 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_56, i6 0"   --->   Operation 1650 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln1273_156 = zext i12 %shl_ln1273_41"   --->   Operation 1651 'zext' 'zext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.77ns)   --->   "%r_V_353 = sub i16 %sext_ln1273_9, i16 %zext_ln1273_156"   --->   Operation 1652 'sub' 'r_V_353' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_353, i32 6, i32 15"   --->   Operation 1653 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln17_250 = sext i10 %mult_V_251" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1654 'sext' 'sext_ln17_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (1.70ns)   --->   "%mul_ln818_162 = mul i15 %zext_ln818_100, i15 265"   --->   Operation 1655 'mul' 'mul_ln818_162' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln17_170 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_162, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1656 'partselect' 'trunc_ln17_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln17_178 = zext i9 %trunc_ln17_170" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1657 'zext' 'zext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (1.70ns)   --->   "%r_V_354 = mul i16 %zext_ln1273_153, i16 65119"   --->   Operation 1658 'mul' 'r_V_354' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_354, i32 6, i32 15"   --->   Operation 1659 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln17_251 = sext i10 %mult_V_252" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1660 'sext' 'sext_ln17_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (1.70ns)   --->   "%r_V_355 = mul i16 %zext_ln1273_153, i16 65266"   --->   Operation 1661 'mul' 'r_V_355' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_355, i32 6, i32 15"   --->   Operation 1662 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln17_252 = sext i10 %mult_V_253" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1663 'sext' 'sext_ln17_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (1.46ns)   --->   "%r_V_356 = mul i15 %zext_ln818_100, i15 32541"   --->   Operation 1664 'mul' 'r_V_356' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_356, i32 6, i32 14"   --->   Operation 1665 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln17_253 = sext i9 %mult_V_254" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1666 'sext' 'sext_ln17_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln818_102 = zext i6 %p_read_55"   --->   Operation 1667 'zext' 'zext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln818_103 = zext i6 %p_read_55"   --->   Operation 1668 'zext' 'zext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (1.55ns)   --->   "%mul_ln818_163 = mul i13 %zext_ln818_103, i13 78"   --->   Operation 1669 'mul' 'mul_ln818_163' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln17_171 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_163, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1670 'partselect' 'trunc_ln17_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln17_179 = zext i7 %trunc_ln17_171" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1671 'zext' 'zext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (1.70ns)   --->   "%mul_ln818_164 = mul i15 %zext_ln818_102, i15 303"   --->   Operation 1672 'mul' 'mul_ln818_164' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln17_172 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_164, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1673 'partselect' 'trunc_ln17_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln17_180 = zext i9 %trunc_ln17_172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1674 'zext' 'zext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln1273_157 = zext i6 %p_read_55"   --->   Operation 1675 'zext' 'zext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln1273_158 = zext i6 %p_read_55"   --->   Operation 1676 'zext' 'zext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln1273_159 = zext i6 %p_read_55"   --->   Operation 1677 'zext' 'zext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_55, i3 0"   --->   Operation 1678 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln1273_160 = zext i9 %shl_ln1273_42"   --->   Operation 1679 'zext' 'zext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.71ns)   --->   "%sub_ln1273_36 = sub i10 0, i10 %zext_ln1273_160"   --->   Operation 1680 'sub' 'sub_ln1273_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i10 %sub_ln1273_36"   --->   Operation 1681 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.72ns)   --->   "%r_V_357 = sub i11 %sext_ln1273_10, i11 %zext_ln1273_159"   --->   Operation 1682 'sub' 'r_V_357' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %r_V_357, i32 6, i32 10"   --->   Operation 1683 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln17_254 = sext i5 %mult_V_255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1684 'sext' 'sext_ln17_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (1.70ns)   --->   "%r_V_358 = mul i16 %zext_ln1273_158, i16 65234"   --->   Operation 1685 'mul' 'r_V_358' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_358, i32 6, i32 15"   --->   Operation 1686 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln17_255 = sext i10 %mult_V_256" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1687 'sext' 'sext_ln17_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1688 [1/1] (1.46ns)   --->   "%r_V_359 = mul i15 %zext_ln818_102, i15 32541"   --->   Operation 1688 'mul' 'r_V_359' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_359, i32 6, i32 14"   --->   Operation 1689 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln17_256 = sext i9 %mult_V_257" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1690 'sext' 'sext_ln17_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (1.70ns)   --->   "%r_V_360 = mul i16 %zext_ln1273_158, i16 65217"   --->   Operation 1691 'mul' 'r_V_360' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_360, i32 6, i32 15"   --->   Operation 1692 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln17_257 = sext i10 %mult_V_258" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1693 'sext' 'sext_ln17_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (1.70ns)   --->   "%r_V_361 = mul i16 %zext_ln1273_158, i16 65223"   --->   Operation 1694 'mul' 'r_V_361' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_361, i32 6, i32 15"   --->   Operation 1695 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln17_258 = sext i10 %mult_V_259" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1696 'sext' 'sext_ln17_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (1.70ns)   --->   "%mul_ln818_165 = mul i15 %zext_ln818_102, i15 293"   --->   Operation 1697 'mul' 'mul_ln818_165' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln17_173 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_165, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1698 'partselect' 'trunc_ln17_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln17_181 = zext i9 %trunc_ln17_173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1699 'zext' 'zext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (1.46ns)   --->   "%r_V_362 = mul i15 %zext_ln818_102, i15 32532"   --->   Operation 1700 'mul' 'r_V_362' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_362, i32 6, i32 14"   --->   Operation 1701 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln17_259 = sext i9 %mult_V_260" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1702 'sext' 'sext_ln17_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (1.55ns)   --->   "%r_V_363 = mul i14 %zext_ln1273_157, i14 16301"   --->   Operation 1703 'mul' 'r_V_363' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_363, i32 6, i32 13"   --->   Operation 1704 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln17_260 = sext i8 %mult_V_261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1705 'sext' 'sext_ln17_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln818_104 = zext i6 %p_read_54"   --->   Operation 1706 'zext' 'zext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln818_105 = zext i6 %p_read_54"   --->   Operation 1707 'zext' 'zext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln818_106 = zext i6 %p_read_54"   --->   Operation 1708 'zext' 'zext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (1.70ns)   --->   "%mul_ln818_166 = mul i15 %zext_ln818_106, i15 338"   --->   Operation 1709 'mul' 'mul_ln818_166' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln17_174 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_166, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1710 'partselect' 'trunc_ln17_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln17_182 = zext i9 %trunc_ln17_174" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1711 'zext' 'zext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (1.46ns)   --->   "%mul_ln818_167 = mul i14 %zext_ln818_105, i14 193"   --->   Operation 1712 'mul' 'mul_ln818_167' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln17_175 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_167, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1713 'partselect' 'trunc_ln17_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln17_183 = zext i8 %trunc_ln17_175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1714 'zext' 'zext_ln17_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1715 [1/1] (1.46ns)   --->   "%mul_ln818_168 = mul i14 %zext_ln818_105, i14 214"   --->   Operation 1715 'mul' 'mul_ln818_168' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.00ns)   --->   "%trunc_ln17_176 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_168, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1716 'partselect' 'trunc_ln17_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln17_184 = zext i8 %trunc_ln17_176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1717 'zext' 'zext_ln17_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln1273_161 = zext i6 %p_read_54"   --->   Operation 1718 'zext' 'zext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (1.70ns)   --->   "%r_V_364 = mul i16 %zext_ln1273_161, i16 65208"   --->   Operation 1719 'mul' 'r_V_364' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_364, i32 6, i32 15"   --->   Operation 1720 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln17_261 = sext i10 %mult_V_262" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1721 'sext' 'sext_ln17_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1722 [1/1] (1.55ns)   --->   "%mul_ln818_169 = mul i13 %zext_ln818_104, i13 90"   --->   Operation 1722 'mul' 'mul_ln818_169' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln17_177 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_169, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1723 'partselect' 'trunc_ln17_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln17_185 = zext i7 %trunc_ln17_177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1724 'zext' 'zext_ln17_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1725 [1/1] (1.70ns)   --->   "%r_V_365 = mul i16 %zext_ln1273_161, i16 65173"   --->   Operation 1725 'mul' 'r_V_365' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_365, i32 6, i32 15"   --->   Operation 1726 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln17_262 = sext i10 %mult_V_263" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1727 'sext' 'sext_ln17_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (1.70ns)   --->   "%r_V_366 = mul i16 %zext_ln1273_161, i16 65128"   --->   Operation 1728 'mul' 'r_V_366' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_366, i32 6, i32 15"   --->   Operation 1729 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln17_263 = sext i10 %mult_V_264" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1730 'sext' 'sext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (1.46ns)   --->   "%mul_ln818_170 = mul i14 %zext_ln818_105, i14 239"   --->   Operation 1731 'mul' 'mul_ln818_170' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln17_178 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_170, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1732 'partselect' 'trunc_ln17_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln17_186 = zext i8 %trunc_ln17_178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1733 'zext' 'zext_ln17_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (1.70ns)   --->   "%r_V_367 = mul i16 %zext_ln1273_161, i16 65083"   --->   Operation 1734 'mul' 'r_V_367' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_367, i32 6, i32 15"   --->   Operation 1735 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln17_264 = sext i10 %mult_V_265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1736 'sext' 'sext_ln17_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (1.70ns)   --->   "%r_V_368 = mul i16 %zext_ln1273_161, i16 65254"   --->   Operation 1737 'mul' 'r_V_368' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_368, i32 6, i32 15"   --->   Operation 1738 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln17_265 = sext i10 %mult_V_266" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1739 'sext' 'sext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln818_107 = zext i6 %p_read_53"   --->   Operation 1740 'zext' 'zext_ln818_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln818_109 = zext i6 %p_read_53"   --->   Operation 1741 'zext' 'zext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln818_110 = zext i6 %p_read_53"   --->   Operation 1742 'zext' 'zext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (1.23ns)   --->   "%mul_ln818_171 = mul i10 %zext_ln818_109, i10 11"   --->   Operation 1743 'mul' 'mul_ln818_171' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %mul_ln818_171, i32 6, i32 9"   --->   Operation 1744 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln1273_162 = zext i6 %p_read_53"   --->   Operation 1745 'zext' 'zext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln1273_163 = zext i6 %p_read_53"   --->   Operation 1746 'zext' 'zext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (1.86ns)   --->   "%r_V_369 = mul i17 %zext_ln1273_163, i17 130530"   --->   Operation 1747 'mul' 'r_V_369' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1748 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_369, i32 6, i32 16"   --->   Operation 1748 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1749 [1/1] (1.46ns)   --->   "%r_V_370 = mul i15 %zext_ln818_107, i15 32582"   --->   Operation 1749 'mul' 'r_V_370' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_370, i32 6, i32 14"   --->   Operation 1750 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln17_269 = sext i9 %mult_V_271" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1751 'sext' 'sext_ln17_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (1.46ns)   --->   "%mul_ln818_172 = mul i14 %zext_ln818_110, i14 204"   --->   Operation 1752 'mul' 'mul_ln818_172' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns)   --->   "%trunc_ln17_179 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_172, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1753 'partselect' 'trunc_ln17_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln17_190 = zext i8 %trunc_ln17_179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1754 'zext' 'zext_ln17_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (1.70ns)   --->   "%r_V_371 = mul i16 %zext_ln1273_162, i16 65142"   --->   Operation 1755 'mul' 'r_V_371' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_371, i32 6, i32 15"   --->   Operation 1756 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln17_270 = sext i10 %mult_V_273" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1757 'sext' 'sext_ln17_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1758 [1/1] (1.70ns)   --->   "%mul_ln818_173 = mul i15 %zext_ln818_107, i15 427"   --->   Operation 1758 'mul' 'mul_ln818_173' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln17_180 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_173, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1759 'partselect' 'trunc_ln17_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln17_192 = zext i9 %trunc_ln17_180" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1760 'zext' 'zext_ln17_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1761 [1/1] (1.70ns)   --->   "%mul_ln818_174 = mul i15 %zext_ln818_107, i15 363"   --->   Operation 1761 'mul' 'mul_ln818_174' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln17_181 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_174, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1762 'partselect' 'trunc_ln17_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln17_193 = zext i9 %trunc_ln17_181" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1763 'zext' 'zext_ln17_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln1273_164 = zext i6 %p_read_52"   --->   Operation 1764 'zext' 'zext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln1273_165 = zext i6 %p_read_52"   --->   Operation 1765 'zext' 'zext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln1273_166 = zext i6 %p_read_52"   --->   Operation 1766 'zext' 'zext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln1273_167 = zext i6 %p_read_52"   --->   Operation 1767 'zext' 'zext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (1.70ns)   --->   "%r_V_372 = mul i16 %zext_ln1273_167, i16 65095"   --->   Operation 1768 'mul' 'r_V_372' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_372, i32 6, i32 15"   --->   Operation 1769 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln17_271 = sext i10 %mult_V_274" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1770 'sext' 'sext_ln17_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (1.46ns)   --->   "%r_V_373 = mul i15 %zext_ln1273_166, i15 32572"   --->   Operation 1771 'mul' 'r_V_373' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_373, i32 6, i32 14"   --->   Operation 1772 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln17_272 = sext i9 %mult_V_275" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1773 'sext' 'sext_ln17_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (1.55ns)   --->   "%r_V_374 = mul i14 %zext_ln1273_165, i14 16306"   --->   Operation 1774 'mul' 'r_V_374' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_374, i32 6, i32 13"   --->   Operation 1775 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln17_273 = sext i8 %mult_V_276" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1776 'sext' 'sext_ln17_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln818_114 = zext i6 %p_read_52"   --->   Operation 1777 'zext' 'zext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln818_115 = zext i6 %p_read_52"   --->   Operation 1778 'zext' 'zext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (1.70ns)   --->   "%mul_ln818_175 = mul i15 %zext_ln1273_166, i15 362"   --->   Operation 1779 'mul' 'mul_ln818_175' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1780 [1/1] (0.00ns)   --->   "%trunc_ln17_182 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_175, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1780 'partselect' 'trunc_ln17_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln17_194 = zext i9 %trunc_ln17_182" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1781 'zext' 'zext_ln17_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (1.70ns)   --->   "%r_V_375 = mul i16 %zext_ln1273_167, i16 65251"   --->   Operation 1782 'mul' 'r_V_375' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%mult_V_277 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_375, i32 6, i32 15"   --->   Operation 1783 'partselect' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln17_274 = sext i10 %mult_V_277" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1784 'sext' 'sext_ln17_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (1.46ns)   --->   "%mul_ln818_176 = mul i14 %zext_ln1273_165, i14 245"   --->   Operation 1785 'mul' 'mul_ln818_176' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1786 [1/1] (0.00ns)   --->   "%trunc_ln17_183 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_176, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1786 'partselect' 'trunc_ln17_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln17_195 = zext i8 %trunc_ln17_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1787 'zext' 'zext_ln17_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (1.23ns)   --->   "%mul_ln818_177 = mul i11 %zext_ln818_115, i11 22"   --->   Operation 1788 'mul' 'mul_ln818_177' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1789 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %mul_ln818_177, i32 6, i32 10"   --->   Operation 1789 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln818_116 = zext i5 %mult_V_278"   --->   Operation 1790 'zext' 'zext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (1.86ns)   --->   "%r_V_376 = mul i17 %zext_ln1273_164, i17 130545"   --->   Operation 1791 'mul' 'r_V_376' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_376, i32 6, i32 16"   --->   Operation 1792 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (1.70ns)   --->   "%mul_ln818_178 = mul i15 %zext_ln1273_166, i15 327"   --->   Operation 1793 'mul' 'mul_ln818_178' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln17_184 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_178, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1794 'partselect' 'trunc_ln17_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln17_196 = zext i9 %trunc_ln17_184" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1795 'zext' 'zext_ln17_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1796 [1/1] (1.27ns)   --->   "%mul_ln818_179 = mul i12 %zext_ln818_114, i12 49"   --->   Operation 1796 'mul' 'mul_ln818_179' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln17_185 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_179, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1797 'partselect' 'trunc_ln17_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln17_197 = zext i6 %trunc_ln17_185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1798 'zext' 'zext_ln17_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln1273_168 = zext i6 %p_read_51"   --->   Operation 1799 'zext' 'zext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln1273_169 = zext i6 %p_read_51"   --->   Operation 1800 'zext' 'zext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1273_170 = zext i6 %p_read_51"   --->   Operation 1801 'zext' 'zext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1802 [1/1] (1.55ns)   --->   "%r_V_377 = mul i14 %zext_ln1273_170, i14 16306"   --->   Operation 1802 'mul' 'r_V_377' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1803 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_377, i32 6, i32 13"   --->   Operation 1803 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln17_276 = sext i8 %mult_V_280" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1804 'sext' 'sext_ln17_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1805 [1/1] (1.46ns)   --->   "%r_V_378 = mul i15 %zext_ln1273_169, i15 32563"   --->   Operation 1805 'mul' 'r_V_378' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_378, i32 6, i32 14"   --->   Operation 1806 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln17_277 = sext i9 %mult_V_281" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1807 'sext' 'sext_ln17_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln818_117 = zext i6 %p_read_51"   --->   Operation 1808 'zext' 'zext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln818_118 = zext i6 %p_read_51"   --->   Operation 1809 'zext' 'zext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1810 [1/1] (0.00ns)   --->   "%shl_ln818_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_51, i5 0"   --->   Operation 1810 'bitconcatenate' 'shl_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln818_119 = zext i11 %shl_ln818_27"   --->   Operation 1811 'zext' 'zext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%shl_ln818_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_51, i3 0"   --->   Operation 1812 'bitconcatenate' 'shl_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln818_120 = zext i9 %shl_ln818_28"   --->   Operation 1813 'zext' 'zext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1814 [1/1] (0.73ns)   --->   "%add_ln818_8 = add i12 %zext_ln818_119, i12 %zext_ln818_120"   --->   Operation 1814 'add' 'add_ln818_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln17_186 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_8, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1815 'partselect' 'trunc_ln17_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln17_198 = zext i6 %trunc_ln17_186" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1816 'zext' 'zext_ln17_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1817 [1/1] (1.70ns)   --->   "%mul_ln818_180 = mul i15 %zext_ln1273_169, i15 408"   --->   Operation 1817 'mul' 'mul_ln818_180' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln17_187 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_180, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1818 'partselect' 'trunc_ln17_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln17_199 = zext i9 %trunc_ln17_187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1819 'zext' 'zext_ln17_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1820 [1/1] (1.70ns)   --->   "%r_V_379 = mul i16 %zext_ln1273_168, i16 65225"   --->   Operation 1820 'mul' 'r_V_379' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_379, i32 6, i32 15"   --->   Operation 1821 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln17_278 = sext i10 %mult_V_282" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1822 'sext' 'sext_ln17_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1823 [1/1] (1.55ns)   --->   "%mul_ln818_181 = mul i13 %zext_ln818_118, i13 71"   --->   Operation 1823 'mul' 'mul_ln818_181' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.00ns)   --->   "%trunc_ln17_188 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_181, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1824 'partselect' 'trunc_ln17_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln17_200 = zext i7 %trunc_ln17_188" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1825 'zext' 'zext_ln17_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1826 [1/1] (1.70ns)   --->   "%r_V_380 = mul i16 %zext_ln1273_168, i16 65148"   --->   Operation 1826 'mul' 'r_V_380' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1827 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_380, i32 6, i32 15"   --->   Operation 1827 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln17_279 = sext i10 %mult_V_283" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1828 'sext' 'sext_ln17_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1829 [1/1] (1.70ns)   --->   "%mul_ln818_182 = mul i15 %zext_ln1273_169, i15 495"   --->   Operation 1829 'mul' 'mul_ln818_182' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln17_189 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_182, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1830 'partselect' 'trunc_ln17_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln17_201 = zext i9 %trunc_ln17_189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1831 'zext' 'zext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1832 [1/1] (0.73ns)   --->   "%add_ln818_9 = add i12 %zext_ln818_119, i12 %zext_ln818_117"   --->   Operation 1832 'add' 'add_ln818_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln17_190 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_9, i32 6, i32 11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1833 'partselect' 'trunc_ln17_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln17_202 = zext i6 %trunc_ln17_190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1834 'zext' 'zext_ln17_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1835 [1/1] (1.70ns)   --->   "%r_V_381 = mul i16 %zext_ln1273_168, i16 65127"   --->   Operation 1835 'mul' 'r_V_381' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_381, i32 6, i32 15"   --->   Operation 1836 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln17_280 = sext i10 %mult_V_284" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1837 'sext' 'sext_ln17_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln1273_171 = zext i6 %p_read_50"   --->   Operation 1838 'zext' 'zext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1839 [1/1] (0.00ns)   --->   "%zext_ln1273_172 = zext i6 %p_read_50"   --->   Operation 1839 'zext' 'zext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln1273_43 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read_50, i9 0"   --->   Operation 1840 'bitconcatenate' 'shl_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln1273_173 = zext i15 %shl_ln1273_43"   --->   Operation 1841 'zext' 'zext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1842 [1/1] (0.00ns)   --->   "%shl_ln1273_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_50, i2 0"   --->   Operation 1842 'bitconcatenate' 'shl_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln1273_174 = zext i8 %shl_ln1273_44"   --->   Operation 1843 'zext' 'zext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1844 [1/1] (0.77ns)   --->   "%r_V_382 = sub i16 %zext_ln1273_174, i16 %zext_ln1273_173"   --->   Operation 1844 'sub' 'r_V_382' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_382, i32 6, i32 15"   --->   Operation 1845 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln17_281 = sext i10 %mult_V_285" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1846 'sext' 'sext_ln17_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (1.27ns)   --->   "%r_V_383 = mul i13 %zext_ln1273_171, i13 8151"   --->   Operation 1847 'mul' 'r_V_383' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_383, i32 6, i32 12"   --->   Operation 1848 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln17_282 = sext i7 %mult_V_286" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1849 'sext' 'sext_ln17_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (1.46ns)   --->   "%r_V_384 = mul i15 %zext_ln1273_172, i15 32525"   --->   Operation 1850 'mul' 'r_V_384' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_384, i32 6, i32 14"   --->   Operation 1851 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln17_283 = sext i9 %mult_V_287" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1852 'sext' 'sext_ln17_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln818_121 = zext i6 %p_read_50"   --->   Operation 1853 'zext' 'zext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1854 [1/1] (1.46ns)   --->   "%mul_ln818_183 = mul i14 %zext_ln818_121, i14 174"   --->   Operation 1854 'mul' 'mul_ln818_183' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln17_191 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_183, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1855 'partselect' 'trunc_ln17_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln17_203 = zext i8 %trunc_ln17_191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1856 'zext' 'zext_ln17_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1857 [1/1] (1.46ns)   --->   "%mul_ln818_184 = mul i14 %zext_ln818_121, i14 232"   --->   Operation 1857 'mul' 'mul_ln818_184' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln17_192 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_184, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1858 'partselect' 'trunc_ln17_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln17_204 = zext i8 %trunc_ln17_192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1859 'zext' 'zext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%shl_ln818_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_50, i8 0"   --->   Operation 1860 'bitconcatenate' 'shl_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln818_122 = zext i14 %shl_ln818_29"   --->   Operation 1861 'zext' 'zext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1862 [1/1] (0.00ns)   --->   "%shl_ln818_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_50, i6 0"   --->   Operation 1862 'bitconcatenate' 'shl_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln818_123 = zext i12 %shl_ln818_30"   --->   Operation 1863 'zext' 'zext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1864 [1/1] (0.76ns)   --->   "%add_ln818_10 = add i15 %zext_ln818_122, i15 %zext_ln818_123"   --->   Operation 1864 'add' 'add_ln818_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns)   --->   "%trunc_ln17_193 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %add_ln818_10, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1865 'partselect' 'trunc_ln17_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln17_205 = zext i9 %trunc_ln17_193" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1866 'zext' 'zext_ln17_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (1.46ns)   --->   "%r_V_385 = mul i15 %zext_ln1273_172, i15 32616"   --->   Operation 1867 'mul' 'r_V_385' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_385, i32 6, i32 14"   --->   Operation 1868 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln17_284 = sext i9 %mult_V_288" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1869 'sext' 'sext_ln17_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.00ns)   --->   "%shl_ln1273_45 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_50, i7 0"   --->   Operation 1870 'bitconcatenate' 'shl_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln1273_175 = zext i13 %shl_ln1273_45"   --->   Operation 1871 'zext' 'zext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (0.00ns)   --->   "%shl_ln1273_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_50, i4 0"   --->   Operation 1872 'bitconcatenate' 'shl_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln1273_176 = zext i10 %shl_ln1273_46"   --->   Operation 1873 'zext' 'zext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.75ns)   --->   "%r_V_386 = sub i14 %zext_ln1273_176, i14 %zext_ln1273_175"   --->   Operation 1874 'sub' 'r_V_386' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_386, i32 6, i32 13"   --->   Operation 1875 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln17_285 = sext i8 %mult_V_289" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1876 'sext' 'sext_ln17_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (1.46ns)   --->   "%r_V_387 = mul i15 %zext_ln1273_172, i15 32615"   --->   Operation 1877 'mul' 'r_V_387' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_387, i32 6, i32 14"   --->   Operation 1878 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln17_286 = sext i9 %mult_V_290" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1879 'sext' 'sext_ln17_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (1.70ns)   --->   "%mul_ln818_185 = mul i15 %zext_ln1273_172, i15 455"   --->   Operation 1880 'mul' 'mul_ln818_185' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln17_194 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_185, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1881 'partselect' 'trunc_ln17_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln17_206 = zext i9 %trunc_ln17_194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1882 'zext' 'zext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln818_124 = zext i6 %p_read_49"   --->   Operation 1883 'zext' 'zext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln818_125 = zext i6 %p_read_49"   --->   Operation 1884 'zext' 'zext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln818_126 = zext i6 %p_read_49"   --->   Operation 1885 'zext' 'zext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (1.55ns)   --->   "%mul_ln818_186 = mul i13 %zext_ln818_126, i13 94"   --->   Operation 1886 'mul' 'mul_ln818_186' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln17_195 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_186, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1887 'partselect' 'trunc_ln17_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%zext_ln17_207 = zext i7 %trunc_ln17_195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1888 'zext' 'zext_ln17_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (1.46ns)   --->   "%mul_ln818_187 = mul i14 %zext_ln818_125, i14 181"   --->   Operation 1889 'mul' 'mul_ln818_187' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln17_196 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_187, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1890 'partselect' 'trunc_ln17_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln17_208 = zext i8 %trunc_ln17_196" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1891 'zext' 'zext_ln17_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (1.70ns)   --->   "%mul_ln818_188 = mul i15 %zext_ln818_124, i15 308"   --->   Operation 1892 'mul' 'mul_ln818_188' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln17_197 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_188, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1893 'partselect' 'trunc_ln17_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln17_209 = zext i9 %trunc_ln17_197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1894 'zext' 'zext_ln17_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln1273_177 = zext i6 %p_read_49"   --->   Operation 1895 'zext' 'zext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln1273_178 = zext i6 %p_read_49"   --->   Operation 1896 'zext' 'zext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln1273_179 = zext i6 %p_read_49"   --->   Operation 1897 'zext' 'zext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1898 [1/1] (1.46ns)   --->   "%r_V_388 = mul i15 %zext_ln818_124, i15 32538"   --->   Operation 1898 'mul' 'r_V_388' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1899 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_388, i32 6, i32 14"   --->   Operation 1899 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln17_287 = sext i9 %mult_V_291" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1900 'sext' 'sext_ln17_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1901 [1/1] (1.70ns)   --->   "%mul_ln818_189 = mul i15 %zext_ln818_124, i15 463"   --->   Operation 1901 'mul' 'mul_ln818_189' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln17_198 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_189, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1902 'partselect' 'trunc_ln17_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln17_210 = zext i9 %trunc_ln17_198" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1903 'zext' 'zext_ln17_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1904 [1/1] (1.23ns)   --->   "%r_V_389 = mul i12 %zext_ln1273_179, i12 4070"   --->   Operation 1904 'mul' 'r_V_389' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_389, i32 6, i32 11"   --->   Operation 1905 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln17_288 = sext i6 %mult_V_292" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1906 'sext' 'sext_ln17_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1907 [1/1] (0.00ns)   --->   "%shl_ln1273_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_49, i4 0"   --->   Operation 1907 'bitconcatenate' 'shl_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln1273_180 = zext i10 %shl_ln1273_47"   --->   Operation 1908 'zext' 'zext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (0.72ns)   --->   "%r_V_390 = sub i11 %zext_ln1273_178, i11 %zext_ln1273_180"   --->   Operation 1909 'sub' 'r_V_390' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %r_V_390, i32 6, i32 10"   --->   Operation 1910 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln17_289 = sext i5 %mult_V_293" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1911 'sext' 'sext_ln17_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (1.70ns)   --->   "%mul_ln818_190 = mul i15 %zext_ln818_124, i15 291"   --->   Operation 1912 'mul' 'mul_ln818_190' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln17_199 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_190, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1913 'partselect' 'trunc_ln17_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln17_211 = zext i9 %trunc_ln17_199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1914 'zext' 'zext_ln17_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1915 [1/1] (1.70ns)   --->   "%r_V_391 = mul i16 %zext_ln1273_177, i16 65073"   --->   Operation 1915 'mul' 'r_V_391' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_391, i32 6, i32 15"   --->   Operation 1916 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln17_290 = sext i10 %mult_V_294" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1917 'sext' 'sext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.00ns)   --->   "%shl_ln1273_48 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_49, i8 0"   --->   Operation 1918 'bitconcatenate' 'shl_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln1273_181 = zext i14 %shl_ln1273_48"   --->   Operation 1919 'zext' 'zext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln1273_49 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_49, i1 0"   --->   Operation 1920 'bitconcatenate' 'shl_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln1273_182 = zext i7 %shl_ln1273_49"   --->   Operation 1921 'zext' 'zext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1922 [1/1] (0.76ns)   --->   "%r_V_392 = sub i15 %zext_ln1273_182, i15 %zext_ln1273_181"   --->   Operation 1922 'sub' 'r_V_392' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_392, i32 6, i32 14"   --->   Operation 1923 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln17_291 = sext i9 %mult_V_295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1924 'sext' 'sext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln1273_183 = zext i6 %p_read_48"   --->   Operation 1925 'zext' 'zext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln1273_184 = zext i6 %p_read_48"   --->   Operation 1926 'zext' 'zext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln1273_185 = zext i6 %p_read_48"   --->   Operation 1927 'zext' 'zext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1928 [1/1] (0.00ns)   --->   "%shl_ln1273_50 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_48, i8 0"   --->   Operation 1928 'bitconcatenate' 'shl_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln1273_186 = zext i14 %shl_ln1273_50"   --->   Operation 1929 'zext' 'zext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1930 [1/1] (0.00ns)   --->   "%shl_ln1273_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_48, i6 0"   --->   Operation 1930 'bitconcatenate' 'shl_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln1273_187 = zext i12 %shl_ln1273_51"   --->   Operation 1931 'zext' 'zext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1932 [1/1] (0.76ns)   --->   "%r_V_393 = sub i15 %zext_ln1273_187, i15 %zext_ln1273_186"   --->   Operation 1932 'sub' 'r_V_393' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_393, i32 6, i32 14"   --->   Operation 1933 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln17_292 = sext i9 %mult_V_296" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1934 'sext' 'sext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1935 [1/1] (1.70ns)   --->   "%r_V_394 = mul i16 %zext_ln1273_184, i16 65277"   --->   Operation 1935 'mul' 'r_V_394' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_394, i32 6, i32 15"   --->   Operation 1936 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln17_293 = sext i10 %mult_V_297" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1937 'sext' 'sext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1938 [1/1] (1.55ns)   --->   "%r_V_395 = mul i14 %zext_ln1273_185, i14 16283"   --->   Operation 1938 'mul' 'r_V_395' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1939 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_395, i32 6, i32 13"   --->   Operation 1939 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln17_294 = sext i8 %mult_V_298" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1940 'sext' 'sext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1941 [1/1] (1.86ns)   --->   "%r_V_396 = mul i17 %zext_ln1273_183, i17 130540"   --->   Operation 1941 'mul' 'r_V_396' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1942 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_396, i32 6, i32 16"   --->   Operation 1942 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln818_127 = zext i6 %p_read_48"   --->   Operation 1943 'zext' 'zext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln818_128 = zext i6 %p_read_48"   --->   Operation 1944 'zext' 'zext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1945 [1/1] (1.46ns)   --->   "%mul_ln818_191 = mul i14 %zext_ln1273_185, i14 149"   --->   Operation 1945 'mul' 'mul_ln818_191' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln17_200 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_191, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1946 'partselect' 'trunc_ln17_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln17_212 = zext i8 %trunc_ln17_200" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1947 'zext' 'zext_ln17_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1948 [1/1] (1.70ns)   --->   "%mul_ln818_192 = mul i15 %zext_ln818_128, i15 418"   --->   Operation 1948 'mul' 'mul_ln818_192' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln17_201 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_192, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1949 'partselect' 'trunc_ln17_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln17_213 = zext i9 %trunc_ln17_201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1950 'zext' 'zext_ln17_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln818_129 = zext i12 %shl_ln1273_51"   --->   Operation 1951 'zext' 'zext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1952 [1/1] (0.00ns)   --->   "%shl_ln818_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_48, i3 0"   --->   Operation 1952 'bitconcatenate' 'shl_ln818_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln818_130 = zext i9 %shl_ln818_31"   --->   Operation 1953 'zext' 'zext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1954 [1/1] (0.74ns)   --->   "%sub_ln818_11 = sub i13 %zext_ln818_129, i13 %zext_ln818_130"   --->   Operation 1954 'sub' 'sub_ln818_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %sub_ln818_11, i32 6, i32 12"   --->   Operation 1955 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1956 [1/1] (1.55ns)   --->   "%r_V_397 = mul i14 %zext_ln1273_185, i14 16261"   --->   Operation 1956 'mul' 'r_V_397' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_397, i32 6, i32 13"   --->   Operation 1957 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln17_297 = sext i8 %mult_V_301" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1958 'sext' 'sext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1959 [1/1] (1.46ns)   --->   "%mul_ln818_193 = mul i14 %zext_ln1273_185, i14 190"   --->   Operation 1959 'mul' 'mul_ln818_193' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln17_202 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_193, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1960 'partselect' 'trunc_ln17_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln17_215 = zext i8 %trunc_ln17_202" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1961 'zext' 'zext_ln17_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1962 [1/1] (1.55ns)   --->   "%mul_ln818_194 = mul i13 %zext_ln818_127, i13 93"   --->   Operation 1962 'mul' 'mul_ln818_194' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln17_203 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_194, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1963 'partselect' 'trunc_ln17_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln17_216 = zext i7 %trunc_ln17_203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1964 'zext' 'zext_ln17_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln1273_188 = zext i6 %p_read_47"   --->   Operation 1965 'zext' 'zext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln1273_189 = zext i6 %p_read_47"   --->   Operation 1966 'zext' 'zext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln1273_190 = zext i6 %p_read_47"   --->   Operation 1967 'zext' 'zext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln1273_191 = zext i6 %p_read_47"   --->   Operation 1968 'zext' 'zext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln1273_192 = zext i6 %p_read_47"   --->   Operation 1969 'zext' 'zext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln1273_193 = zext i6 %p_read_47"   --->   Operation 1970 'zext' 'zext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1971 [1/1] (1.46ns)   --->   "%r_V_398 = mul i15 %zext_ln1273_193, i15 32564"   --->   Operation 1971 'mul' 'r_V_398' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_398, i32 6, i32 14"   --->   Operation 1972 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln17_298 = sext i9 %mult_V_302" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1973 'sext' 'sext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1974 [1/1] (1.27ns)   --->   "%r_V_399 = mul i13 %zext_ln1273_192, i13 8140"   --->   Operation 1974 'mul' 'r_V_399' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.00ns)   --->   "%mult_V_303 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_399, i32 6, i32 12"   --->   Operation 1975 'partselect' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln17_299 = sext i7 %mult_V_303" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1976 'sext' 'sext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1977 [1/1] (1.70ns)   --->   "%mul_ln818_195 = mul i15 %zext_ln1273_193, i15 377"   --->   Operation 1977 'mul' 'mul_ln818_195' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1978 [1/1] (0.00ns)   --->   "%trunc_ln17_204 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_195, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1978 'partselect' 'trunc_ln17_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln17_217 = zext i9 %trunc_ln17_204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1979 'zext' 'zext_ln17_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln818_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_47, i4 0"   --->   Operation 1980 'bitconcatenate' 'shl_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln818_131 = zext i10 %shl_ln818_32"   --->   Operation 1981 'zext' 'zext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1982 [1/1] (0.72ns)   --->   "%add_ln818_11 = add i11 %zext_ln818_131, i11 %zext_ln1273_189"   --->   Operation 1982 'add' 'add_ln818_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1983 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %add_ln818_11, i32 6, i32 10"   --->   Operation 1983 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1984 [1/1] (1.70ns)   --->   "%mul_ln818_196 = mul i15 %zext_ln1273_193, i15 422"   --->   Operation 1984 'mul' 'mul_ln818_196' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns)   --->   "%trunc_ln17_205 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_196, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1985 'partselect' 'trunc_ln17_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln17_219 = zext i9 %trunc_ln17_205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1986 'zext' 'zext_ln17_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.72ns)   --->   "%sub_ln1273_42 = sub i11 0, i11 %zext_ln818_131"   --->   Operation 1987 'sub' 'sub_ln1273_42' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i11 %sub_ln1273_42"   --->   Operation 1988 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1989 [1/1] (0.73ns)   --->   "%r_V_400 = sub i12 %sext_ln1273_11, i12 %zext_ln1273_191"   --->   Operation 1989 'sub' 'r_V_400' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_400, i32 6, i32 11"   --->   Operation 1990 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln17_300 = sext i6 %mult_V_305" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1991 'sext' 'sext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1992 [1/1] (1.70ns)   --->   "%r_V_401 = mul i16 %zext_ln1273_190, i16 65241"   --->   Operation 1992 'mul' 'r_V_401' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_401, i32 6, i32 15"   --->   Operation 1993 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln17_301 = sext i10 %mult_V_306" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1994 'sext' 'sext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln17_302 = sext i7 %mult_V_307" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1995 'sext' 'sext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1996 [1/1] (1.55ns)   --->   "%r_V_403 = mul i14 %zext_ln1273_188, i14 16269"   --->   Operation 1996 'mul' 'r_V_403' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns)   --->   "%mult_V_308 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_403, i32 6, i32 13"   --->   Operation 1997 'partselect' 'mult_V_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln17_303 = sext i8 %mult_V_308" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1998 'sext' 'sext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1999 [1/1] (1.23ns)   --->   "%r_V_404 = mul i11 %zext_ln1273_189, i11 2035"   --->   Operation 1999 'mul' 'r_V_404' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %r_V_404, i32 6, i32 10"   --->   Operation 2000 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln17_304 = sext i5 %mult_V_309" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2001 'sext' 'sext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln818_132 = zext i6 %p_read_46"   --->   Operation 2002 'zext' 'zext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln818_133 = zext i6 %p_read_46"   --->   Operation 2003 'zext' 'zext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln818_134 = zext i6 %p_read_46"   --->   Operation 2004 'zext' 'zext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2005 [1/1] (1.46ns)   --->   "%mul_ln818_197 = mul i14 %zext_ln818_134, i14 226"   --->   Operation 2005 'mul' 'mul_ln818_197' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln17_206 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_197, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2006 'partselect' 'trunc_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln17_220 = zext i8 %trunc_ln17_206" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2007 'zext' 'zext_ln17_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2008 [1/1] (1.55ns)   --->   "%mul_ln818_198 = mul i13 %zext_ln818_133, i13 87"   --->   Operation 2008 'mul' 'mul_ln818_198' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.00ns)   --->   "%trunc_ln17_207 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_198, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2009 'partselect' 'trunc_ln17_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln17_221 = zext i7 %trunc_ln17_207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2010 'zext' 'zext_ln17_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln1273_196 = zext i6 %p_read_46"   --->   Operation 2011 'zext' 'zext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln1273_197 = zext i6 %p_read_46"   --->   Operation 2012 'zext' 'zext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2013 [1/1] (1.46ns)   --->   "%r_V_405 = mul i15 %zext_ln818_132, i15 32612"   --->   Operation 2013 'mul' 'r_V_405' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_405, i32 6, i32 14"   --->   Operation 2014 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln17_305 = sext i9 %mult_V_310" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2015 'sext' 'sext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2016 [1/1] (1.70ns)   --->   "%r_V_406 = mul i16 %zext_ln1273_197, i16 65151"   --->   Operation 2016 'mul' 'r_V_406' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_406, i32 6, i32 15"   --->   Operation 2017 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln17_306 = sext i10 %mult_V_311" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2018 'sext' 'sext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (1.70ns)   --->   "%r_V_407 = mul i16 %zext_ln1273_197, i16 65201"   --->   Operation 2019 'mul' 'r_V_407' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_407, i32 6, i32 15"   --->   Operation 2020 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln17_307 = sext i10 %mult_V_312" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2021 'sext' 'sext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2022 [1/1] (1.46ns)   --->   "%mul_ln818_199 = mul i14 %zext_ln818_134, i14 168"   --->   Operation 2022 'mul' 'mul_ln818_199' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2023 [1/1] (0.00ns)   --->   "%trunc_ln17_208 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_199, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2023 'partselect' 'trunc_ln17_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln17_222 = zext i8 %trunc_ln17_208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2024 'zext' 'zext_ln17_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2025 [1/1] (1.70ns)   --->   "%mul_ln818_200 = mul i15 %zext_ln818_132, i15 307"   --->   Operation 2025 'mul' 'mul_ln818_200' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln17_209 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_200, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2026 'partselect' 'trunc_ln17_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln17_223 = zext i9 %trunc_ln17_209" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2027 'zext' 'zext_ln17_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2028 [1/1] (1.70ns)   --->   "%r_V_408 = mul i16 %zext_ln1273_197, i16 65101"   --->   Operation 2028 'mul' 'r_V_408' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_V_314 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_408, i32 6, i32 15"   --->   Operation 2029 'partselect' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln17_308 = sext i10 %mult_V_314" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2030 'sext' 'sext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2031 [1/1] (1.23ns)   --->   "%r_V_409 = mul i12 %zext_ln1273_196, i12 4074"   --->   Operation 2031 'mul' 'r_V_409' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_409, i32 6, i32 11"   --->   Operation 2032 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln1273_198 = zext i6 %p_read_45"   --->   Operation 2033 'zext' 'zext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln1273_199 = zext i6 %p_read_45"   --->   Operation 2034 'zext' 'zext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln1273_200 = zext i6 %p_read_45"   --->   Operation 2035 'zext' 'zext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln1273_201 = zext i6 %p_read_45"   --->   Operation 2036 'zext' 'zext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2037 [1/1] (1.70ns)   --->   "%r_V_410 = mul i16 %zext_ln1273_201, i16 65135"   --->   Operation 2037 'mul' 'r_V_410' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_410, i32 6, i32 15"   --->   Operation 2038 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln17_310 = sext i10 %mult_V_316" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2039 'sext' 'sext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln818_138 = zext i6 %p_read_45"   --->   Operation 2040 'zext' 'zext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2041 [1/1] (1.70ns)   --->   "%mul_ln818_201 = mul i15 %zext_ln1273_198, i15 279"   --->   Operation 2041 'mul' 'mul_ln818_201' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln17_210 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_201, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2042 'partselect' 'trunc_ln17_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln17_224 = zext i9 %trunc_ln17_210" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2043 'zext' 'zext_ln17_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2044 [1/1] (1.46ns)   --->   "%mul_ln818_202 = mul i14 %zext_ln818_138, i14 137"   --->   Operation 2044 'mul' 'mul_ln818_202' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns)   --->   "%trunc_ln17_211 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_202, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2045 'partselect' 'trunc_ln17_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln17_225 = zext i8 %trunc_ln17_211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2046 'zext' 'zext_ln17_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (1.23ns)   --->   "%r_V_411 = mul i12 %zext_ln1273_200, i12 4067"   --->   Operation 2047 'mul' 'r_V_411' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2048 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_411, i32 6, i32 11"   --->   Operation 2048 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln17_311 = sext i6 %mult_V_317" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2049 'sext' 'sext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2050 [1/1] (1.27ns)   --->   "%r_V_412 = mul i13 %zext_ln1273_199, i13 8139"   --->   Operation 2050 'mul' 'r_V_412' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %r_V_412, i32 6, i32 12"   --->   Operation 2051 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln17_312 = sext i7 %mult_V_318" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2052 'sext' 'sext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2053 [1/1] (1.55ns)   --->   "%mul_ln818_203 = mul i13 %zext_ln1273_199, i13 75"   --->   Operation 2053 'mul' 'mul_ln818_203' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns)   --->   "%trunc_ln17_212 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_203, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2054 'partselect' 'trunc_ln17_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln17_226 = zext i7 %trunc_ln17_212" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2055 'zext' 'zext_ln17_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2056 [1/1] (1.46ns)   --->   "%r_V_413 = mul i15 %zext_ln1273_198, i15 32635"   --->   Operation 2056 'mul' 'r_V_413' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_413, i32 6, i32 14"   --->   Operation 2057 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln17_313 = sext i9 %mult_V_319" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2058 'sext' 'sext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2059 [1/1] (1.46ns)   --->   "%r_V_414 = mul i15 %zext_ln1273_198, i15 32589"   --->   Operation 2059 'mul' 'r_V_414' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_414, i32 6, i32 14"   --->   Operation 2060 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln17_314 = sext i9 %mult_V_320" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2061 'sext' 'sext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2062 [1/1] (1.70ns)   --->   "%r_V_415 = mul i16 %zext_ln1273_201, i16 65211"   --->   Operation 2062 'mul' 'r_V_415' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_415, i32 6, i32 15"   --->   Operation 2063 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln17_315 = sext i10 %mult_V_321" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2064 'sext' 'sext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2065 [1/1] (1.46ns)   --->   "%r_V_416 = mul i15 %zext_ln1273_198, i15 32617"   --->   Operation 2065 'mul' 'r_V_416' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_416, i32 6, i32 14"   --->   Operation 2066 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln17_316 = sext i9 %mult_V_322" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2067 'sext' 'sext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln818_139 = zext i6 %p_read_44"   --->   Operation 2068 'zext' 'zext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln818_140 = zext i6 %p_read_44"   --->   Operation 2069 'zext' 'zext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln818_141 = zext i6 %p_read_44"   --->   Operation 2070 'zext' 'zext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2071 [1/1] (1.70ns)   --->   "%mul_ln818_204 = mul i15 %zext_ln818_141, i15 423"   --->   Operation 2071 'mul' 'mul_ln818_204' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln17_213 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_204, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2072 'partselect' 'trunc_ln17_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln17_227 = zext i9 %trunc_ln17_213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2073 'zext' 'zext_ln17_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln1273_202 = zext i6 %p_read_44"   --->   Operation 2074 'zext' 'zext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2075 [1/1] (1.70ns)   --->   "%r_V_417 = mul i16 %zext_ln1273_202, i16 65221"   --->   Operation 2075 'mul' 'r_V_417' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_417, i32 6, i32 15"   --->   Operation 2076 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln17_317 = sext i10 %mult_V_323" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2077 'sext' 'sext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2078 [1/1] (1.70ns)   --->   "%r_V_418 = mul i16 %zext_ln1273_202, i16 65131"   --->   Operation 2078 'mul' 'r_V_418' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_418, i32 6, i32 15"   --->   Operation 2079 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln17_318 = sext i10 %mult_V_324" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2080 'sext' 'sext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (1.70ns)   --->   "%r_V_419 = mul i16 %zext_ln1273_202, i16 65099"   --->   Operation 2081 'mul' 'r_V_419' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_419, i32 6, i32 15"   --->   Operation 2082 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln17_319 = sext i10 %mult_V_325" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2083 'sext' 'sext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%shl_ln818_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_44, i7 0"   --->   Operation 2084 'bitconcatenate' 'shl_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln818_142 = zext i13 %shl_ln818_35"   --->   Operation 2085 'zext' 'zext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2086 [1/1] (0.00ns)   --->   "%shl_ln818_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_44, i3 0"   --->   Operation 2086 'bitconcatenate' 'shl_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln818_143 = zext i9 %shl_ln818_36"   --->   Operation 2087 'zext' 'zext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2088 [1/1] (0.75ns)   --->   "%add_ln818_13 = add i14 %zext_ln818_142, i14 %zext_ln818_143"   --->   Operation 2088 'add' 'add_ln818_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln17_214 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln818_13, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2089 'partselect' 'trunc_ln17_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln17_228 = zext i8 %trunc_ln17_214" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2090 'zext' 'zext_ln17_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2091 [1/1] (1.70ns)   --->   "%r_V_420 = mul i16 %zext_ln1273_202, i16 65085"   --->   Operation 2091 'mul' 'r_V_420' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_420, i32 6, i32 15"   --->   Operation 2092 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln17_320 = sext i10 %mult_V_326" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2093 'sext' 'sext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2094 [1/1] (0.00ns)   --->   "%shl_ln818_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_44, i8 0"   --->   Operation 2094 'bitconcatenate' 'shl_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln818_144 = zext i14 %shl_ln818_37"   --->   Operation 2095 'zext' 'zext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2096 [1/1] (0.00ns)   --->   "%shl_ln818_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_44, i4 0"   --->   Operation 2096 'bitconcatenate' 'shl_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln818_145 = zext i10 %shl_ln818_38"   --->   Operation 2097 'zext' 'zext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2098 [1/1] (0.76ns)   --->   "%add_ln818_14 = add i15 %zext_ln818_144, i15 %zext_ln818_145"   --->   Operation 2098 'add' 'add_ln818_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns)   --->   "%trunc_ln17_215 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %add_ln818_14, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2099 'partselect' 'trunc_ln17_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln17_229 = zext i9 %trunc_ln17_215" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2100 'zext' 'zext_ln17_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2101 [1/1] (1.46ns)   --->   "%r_V_421 = mul i15 %zext_ln818_141, i15 32615"   --->   Operation 2101 'mul' 'r_V_421' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_421, i32 6, i32 14"   --->   Operation 2102 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln17_321 = sext i9 %mult_V_327" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2103 'sext' 'sext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2104 [1/1] (1.46ns)   --->   "%mul_ln818_205 = mul i14 %zext_ln818_140, i14 185"   --->   Operation 2104 'mul' 'mul_ln818_205' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns)   --->   "%trunc_ln17_216 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_205, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2105 'partselect' 'trunc_ln17_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln17_230 = zext i8 %trunc_ln17_216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2106 'zext' 'zext_ln17_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (1.27ns)   --->   "%mul_ln818_206 = mul i12 %zext_ln818_139, i12 39"   --->   Operation 2107 'mul' 'mul_ln818_206' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_206, i32 6, i32 11"   --->   Operation 2108 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln1273_203 = zext i6 %p_read_43"   --->   Operation 2109 'zext' 'zext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln1273_204 = zext i6 %p_read_43"   --->   Operation 2110 'zext' 'zext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln1273_205 = zext i6 %p_read_43"   --->   Operation 2111 'zext' 'zext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2112 [1/1] (1.70ns)   --->   "%r_V_422 = mul i16 %zext_ln1273_204, i16 65158"   --->   Operation 2112 'mul' 'r_V_422' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2113 [1/1] (0.00ns)   --->   "%mult_V_329 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_422, i32 6, i32 15"   --->   Operation 2113 'partselect' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln17_322 = sext i10 %mult_V_329" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2114 'sext' 'sext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln818_147 = zext i6 %p_read_43"   --->   Operation 2115 'zext' 'zext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (1.46ns)   --->   "%mul_ln818_207 = mul i14 %zext_ln818_147, i14 181"   --->   Operation 2116 'mul' 'mul_ln818_207' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns)   --->   "%trunc_ln17_217 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_207, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2117 'partselect' 'trunc_ln17_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln17_231 = zext i8 %trunc_ln17_217" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2118 'zext' 'zext_ln17_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2119 [1/1] (1.46ns)   --->   "%mul_ln818_208 = mul i14 %zext_ln818_147, i14 243"   --->   Operation 2119 'mul' 'mul_ln818_208' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln17_218 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_208, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2120 'partselect' 'trunc_ln17_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln17_233 = zext i8 %trunc_ln17_218" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2121 'zext' 'zext_ln17_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2122 [1/1] (1.46ns)   --->   "%mul_ln818_209 = mul i14 %zext_ln818_147, i14 233"   --->   Operation 2122 'mul' 'mul_ln818_209' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2123 [1/1] (0.00ns)   --->   "%trunc_ln17_219 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_209, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2123 'partselect' 'trunc_ln17_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln17_234 = zext i8 %trunc_ln17_219" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2124 'zext' 'zext_ln17_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2125 [1/1] (1.46ns)   --->   "%r_V_423 = mul i15 %zext_ln1273_203, i15 32519"   --->   Operation 2125 'mul' 'r_V_423' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_423, i32 6, i32 14"   --->   Operation 2126 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln17_324 = sext i9 %mult_V_331" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2127 'sext' 'sext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2128 [1/1] (1.70ns)   --->   "%r_V_424 = mul i16 %zext_ln1273_204, i16 65211"   --->   Operation 2128 'mul' 'r_V_424' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2129 [1/1] (0.00ns)   --->   "%mult_V_332 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_424, i32 6, i32 15"   --->   Operation 2129 'partselect' 'mult_V_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln17_325 = sext i10 %mult_V_332" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2130 'sext' 'sext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2131 [1/1] (1.70ns)   --->   "%r_V_425 = mul i16 %zext_ln1273_204, i16 65189"   --->   Operation 2131 'mul' 'r_V_425' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_425, i32 6, i32 15"   --->   Operation 2132 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln17_326 = sext i10 %mult_V_333" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2133 'sext' 'sext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2134 [1/1] (1.70ns)   --->   "%mul_ln818_210 = mul i15 %zext_ln1273_203, i15 294"   --->   Operation 2134 'mul' 'mul_ln818_210' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.00ns)   --->   "%trunc_ln17_220 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_210, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2135 'partselect' 'trunc_ln17_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln17_235 = zext i9 %trunc_ln17_220" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2136 'zext' 'zext_ln17_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln1273_206 = zext i6 %p_read_42"   --->   Operation 2137 'zext' 'zext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln1273_207 = zext i6 %p_read_42"   --->   Operation 2138 'zext' 'zext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln1273_208 = zext i6 %p_read_42"   --->   Operation 2139 'zext' 'zext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2140 [1/1] (1.70ns)   --->   "%r_V_426 = mul i16 %zext_ln1273_208, i16 65069"   --->   Operation 2140 'mul' 'r_V_426' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_426, i32 6, i32 15"   --->   Operation 2141 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln17_327 = sext i10 %mult_V_334" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2142 'sext' 'sext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2143 [1/1] (1.55ns)   --->   "%r_V_427 = mul i14 %zext_ln1273_207, i14 16273"   --->   Operation 2143 'mul' 'r_V_427' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2144 [1/1] (0.00ns)   --->   "%mult_V_335 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_427, i32 6, i32 13"   --->   Operation 2144 'partselect' 'mult_V_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln17_328 = sext i8 %mult_V_335" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2145 'sext' 'sext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2146 [1/1] (1.46ns)   --->   "%r_V_428 = mul i15 %zext_ln1273_206, i15 32527"   --->   Operation 2146 'mul' 'r_V_428' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2147 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_428, i32 6, i32 14"   --->   Operation 2147 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln17_329 = sext i9 %mult_V_336" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2148 'sext' 'sext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2149 [1/1] (1.46ns)   --->   "%r_V_429 = mul i15 %zext_ln1273_206, i15 32591"   --->   Operation 2149 'mul' 'r_V_429' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_429, i32 6, i32 14"   --->   Operation 2150 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_330 = sext i9 %mult_V_337" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2151 'sext' 'sext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2152 [1/1] (1.55ns)   --->   "%r_V_430 = mul i14 %zext_ln1273_207, i14 16302"   --->   Operation 2152 'mul' 'r_V_430' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_430, i32 6, i32 13"   --->   Operation 2153 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln17_331 = sext i8 %mult_V_338" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2154 'sext' 'sext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln818_150 = zext i6 %p_read_42"   --->   Operation 2155 'zext' 'zext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2156 [1/1] (1.70ns)   --->   "%mul_ln818_211 = mul i15 %zext_ln1273_206, i15 388"   --->   Operation 2156 'mul' 'mul_ln818_211' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln17_221 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_211, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2157 'partselect' 'trunc_ln17_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln17_236 = zext i9 %trunc_ln17_221" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2158 'zext' 'zext_ln17_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2159 [1/1] (1.46ns)   --->   "%mul_ln818_212 = mul i14 %zext_ln1273_207, i14 148"   --->   Operation 2159 'mul' 'mul_ln818_212' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln17_222 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_212, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2160 'partselect' 'trunc_ln17_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2161 [1/1] (1.70ns)   --->   "%r_V_431 = mul i16 %zext_ln1273_208, i16 65269"   --->   Operation 2161 'mul' 'r_V_431' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_431, i32 6, i32 15"   --->   Operation 2162 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln17_332 = sext i10 %mult_V_339" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2163 'sext' 'sext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2164 [1/1] (1.55ns)   --->   "%mul_ln818_213 = mul i13 %zext_ln818_150, i13 117"   --->   Operation 2164 'mul' 'mul_ln818_213' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln17_223 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_213, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2165 'partselect' 'trunc_ln17_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln17_237 = zext i7 %trunc_ln17_223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2166 'zext' 'zext_ln17_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2167 [1/1] (1.70ns)   --->   "%mul_ln818_214 = mul i15 %zext_ln1273_206, i15 294"   --->   Operation 2167 'mul' 'mul_ln818_214' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln17_224 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_214, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2168 'partselect' 'trunc_ln17_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln17_238 = zext i9 %trunc_ln17_224" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2169 'zext' 'zext_ln17_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln818_151 = zext i6 %p_read_41"   --->   Operation 2170 'zext' 'zext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln818_152 = zext i6 %p_read_41"   --->   Operation 2171 'zext' 'zext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln818_153 = zext i6 %p_read_41"   --->   Operation 2172 'zext' 'zext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2173 [1/1] (1.46ns)   --->   "%mul_ln818_215 = mul i14 %zext_ln818_153, i14 216"   --->   Operation 2173 'mul' 'mul_ln818_215' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.00ns)   --->   "%trunc_ln17_225 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_215, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2174 'partselect' 'trunc_ln17_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln17_239 = zext i8 %trunc_ln17_225" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2175 'zext' 'zext_ln17_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln1273_209 = zext i6 %p_read_41"   --->   Operation 2176 'zext' 'zext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2177 [1/1] (0.00ns)   --->   "%shl_ln1273_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_41, i5 0"   --->   Operation 2177 'bitconcatenate' 'shl_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln1273_210 = zext i11 %shl_ln1273_54"   --->   Operation 2178 'zext' 'zext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2179 [1/1] (0.00ns)   --->   "%shl_ln1273_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_41, i3 0"   --->   Operation 2179 'bitconcatenate' 'shl_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln1273_211 = zext i9 %shl_ln1273_55"   --->   Operation 2180 'zext' 'zext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2181 [1/1] (0.73ns)   --->   "%r_V_432 = sub i12 %zext_ln1273_211, i12 %zext_ln1273_210"   --->   Operation 2181 'sub' 'r_V_432' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_432, i32 6, i32 11"   --->   Operation 2182 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln17_333 = sext i6 %mult_V_340" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2183 'sext' 'sext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2184 [1/1] (1.70ns)   --->   "%r_V_433 = mul i16 %zext_ln1273_209, i16 65092"   --->   Operation 2184 'mul' 'r_V_433' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_433, i32 6, i32 15"   --->   Operation 2185 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln17_334 = sext i10 %mult_V_341" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2186 'sext' 'sext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2187 [1/1] (1.55ns)   --->   "%mul_ln818_216 = mul i13 %zext_ln818_152, i13 74"   --->   Operation 2187 'mul' 'mul_ln818_216' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln17_226 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_216, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2188 'partselect' 'trunc_ln17_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2189 [1/1] (1.70ns)   --->   "%r_V_434 = mul i16 %zext_ln1273_209, i16 65069"   --->   Operation 2189 'mul' 'r_V_434' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2190 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_434, i32 6, i32 15"   --->   Operation 2190 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln17_335 = sext i10 %mult_V_342" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2191 'sext' 'sext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2192 [1/1] (1.70ns)   --->   "%mul_ln818_217 = mul i15 %zext_ln818_151, i15 337"   --->   Operation 2192 'mul' 'mul_ln818_217' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2193 [1/1] (0.00ns)   --->   "%trunc_ln17_227 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_217, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2193 'partselect' 'trunc_ln17_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln17_241 = zext i9 %trunc_ln17_227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2194 'zext' 'zext_ln17_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2195 [1/1] (1.70ns)   --->   "%mul_ln818_218 = mul i15 %zext_ln818_151, i15 345"   --->   Operation 2195 'mul' 'mul_ln818_218' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln17_228 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_218, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2196 'partselect' 'trunc_ln17_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln17_242 = zext i9 %trunc_ln17_228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2197 'zext' 'zext_ln17_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2198 [1/1] (1.70ns)   --->   "%mul_ln818_219 = mul i15 %zext_ln818_151, i15 393"   --->   Operation 2198 'mul' 'mul_ln818_219' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln17_229 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_219, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2199 'partselect' 'trunc_ln17_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln17_243 = zext i9 %trunc_ln17_229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2200 'zext' 'zext_ln17_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln17_336 = sext i6 %mult_V_343" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2201 'sext' 'sext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2202 [1/1] (1.70ns)   --->   "%r_V_436 = mul i16 %zext_ln1273_209, i16 65107"   --->   Operation 2202 'mul' 'r_V_436' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_436, i32 6, i32 15"   --->   Operation 2203 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln17_337 = sext i10 %mult_V_344" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2204 'sext' 'sext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln1273_214 = zext i6 %p_read_40"   --->   Operation 2205 'zext' 'zext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln1273_215 = zext i6 %p_read_40"   --->   Operation 2206 'zext' 'zext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln1273_216 = zext i6 %p_read_40"   --->   Operation 2207 'zext' 'zext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2208 [1/1] (1.55ns)   --->   "%r_V_437 = mul i14 %zext_ln1273_216, i14 16286"   --->   Operation 2208 'mul' 'r_V_437' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_345 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_437, i32 6, i32 13"   --->   Operation 2209 'partselect' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln17_338 = sext i8 %mult_V_345" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2210 'sext' 'sext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2211 [1/1] (1.70ns)   --->   "%r_V_438 = mul i16 %zext_ln1273_215, i16 65266"   --->   Operation 2211 'mul' 'r_V_438' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_438, i32 6, i32 15"   --->   Operation 2212 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln17_339 = sext i10 %mult_V_346" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2213 'sext' 'sext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2214 [1/1] (1.46ns)   --->   "%mul_ln818_220 = mul i14 %zext_ln1273_216, i14 168"   --->   Operation 2214 'mul' 'mul_ln818_220' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2215 [1/1] (0.00ns)   --->   "%trunc_ln17_230 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_220, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2215 'partselect' 'trunc_ln17_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2216 [1/1] (1.46ns)   --->   "%mul_ln818_221 = mul i14 %zext_ln1273_216, i14 152"   --->   Operation 2216 'mul' 'mul_ln818_221' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns)   --->   "%trunc_ln17_231 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_221, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2217 'partselect' 'trunc_ln17_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln17_244 = zext i8 %trunc_ln17_231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2218 'zext' 'zext_ln17_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2219 [1/1] (1.46ns)   --->   "%mul_ln818_222 = mul i14 %zext_ln1273_216, i14 139"   --->   Operation 2219 'mul' 'mul_ln818_222' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.00ns)   --->   "%trunc_ln17_232 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_222, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2220 'partselect' 'trunc_ln17_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln17_245 = zext i8 %trunc_ln17_232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2221 'zext' 'zext_ln17_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2222 [1/1] (1.55ns)   --->   "%r_V_439 = mul i14 %zext_ln1273_216, i14 16311"   --->   Operation 2222 'mul' 'r_V_439' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2223 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_439, i32 6, i32 13"   --->   Operation 2223 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln17_340 = sext i8 %mult_V_347" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2224 'sext' 'sext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2225 [1/1] (0.00ns)   --->   "%shl_ln1273_58 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %p_read_40, i9 0"   --->   Operation 2225 'bitconcatenate' 'shl_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2226 [1/1] (0.00ns)   --->   "%zext_ln1273_217 = zext i15 %shl_ln1273_58"   --->   Operation 2226 'zext' 'zext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2227 [1/1] (0.77ns)   --->   "%r_V_440 = sub i16 %zext_ln1273_215, i16 %zext_ln1273_217"   --->   Operation 2227 'sub' 'r_V_440' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_440, i32 6, i32 15"   --->   Operation 2228 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln17_341 = sext i10 %mult_V_348" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2229 'sext' 'sext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2230 [1/1] (1.70ns)   --->   "%r_V_441 = mul i16 %zext_ln1273_215, i16 65035"   --->   Operation 2230 'mul' 'r_V_441' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_441, i32 6, i32 15"   --->   Operation 2231 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln17_342 = sext i10 %mult_V_349" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2232 'sext' 'sext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2233 [1/1] (1.46ns)   --->   "%r_V_442 = mul i15 %zext_ln1273_214, i15 32580"   --->   Operation 2233 'mul' 'r_V_442' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.00ns)   --->   "%mult_V_350 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_442, i32 6, i32 14"   --->   Operation 2234 'partselect' 'mult_V_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln17_343 = sext i9 %mult_V_350" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2235 'sext' 'sext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2236 [1/1] (1.70ns)   --->   "%mul_ln818_223 = mul i15 %zext_ln1273_214, i15 472"   --->   Operation 2236 'mul' 'mul_ln818_223' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.00ns)   --->   "%trunc_ln17_233 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_223, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2237 'partselect' 'trunc_ln17_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2238 [1/1] (0.00ns)   --->   "%zext_ln17_246 = zext i9 %trunc_ln17_233" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2238 'zext' 'zext_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln818_154 = zext i6 %p_read_39"   --->   Operation 2239 'zext' 'zext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln818_155 = zext i6 %p_read_39"   --->   Operation 2240 'zext' 'zext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2241 [1/1] (1.70ns)   --->   "%mul_ln818_224 = mul i15 %zext_ln818_155, i15 336"   --->   Operation 2241 'mul' 'mul_ln818_224' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln17_234 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_224, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2242 'partselect' 'trunc_ln17_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln17_247 = zext i9 %trunc_ln17_234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2243 'zext' 'zext_ln17_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2244 [1/1] (1.70ns)   --->   "%mul_ln818_225 = mul i15 %zext_ln818_155, i15 388"   --->   Operation 2244 'mul' 'mul_ln818_225' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.00ns)   --->   "%trunc_ln17_235 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_225, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2245 'partselect' 'trunc_ln17_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln17_248 = zext i9 %trunc_ln17_235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2246 'zext' 'zext_ln17_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln1273_218 = zext i6 %p_read_39"   --->   Operation 2247 'zext' 'zext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2248 [1/1] (0.00ns)   --->   "%zext_ln1273_219 = zext i6 %p_read_39"   --->   Operation 2248 'zext' 'zext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2249 [1/1] (1.46ns)   --->   "%r_V_443 = mul i15 %zext_ln818_155, i15 32606"   --->   Operation 2249 'mul' 'r_V_443' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.00ns)   --->   "%mult_V_351 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_443, i32 6, i32 14"   --->   Operation 2250 'partselect' 'mult_V_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln17_344 = sext i9 %mult_V_351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2251 'sext' 'sext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2252 [1/1] (1.46ns)   --->   "%mul_ln818_226 = mul i14 %zext_ln818_154, i14 242"   --->   Operation 2252 'mul' 'mul_ln818_226' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.00ns)   --->   "%trunc_ln17_236 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_226, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2253 'partselect' 'trunc_ln17_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln17_249 = zext i8 %trunc_ln17_236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2254 'zext' 'zext_ln17_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2255 [1/1] (1.46ns)   --->   "%mul_ln818_227 = mul i14 %zext_ln818_154, i14 216"   --->   Operation 2255 'mul' 'mul_ln818_227' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.00ns)   --->   "%trunc_ln17_237 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_227, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2256 'partselect' 'trunc_ln17_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln17_250 = zext i8 %trunc_ln17_237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2257 'zext' 'zext_ln17_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2258 [1/1] (1.46ns)   --->   "%r_V_444 = mul i15 %zext_ln818_155, i15 32621"   --->   Operation 2258 'mul' 'r_V_444' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_444, i32 6, i32 14"   --->   Operation 2259 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln17_345 = sext i9 %mult_V_352" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2260 'sext' 'sext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2261 [1/1] (1.55ns)   --->   "%r_V_445 = mul i14 %zext_ln818_154, i14 16280"   --->   Operation 2261 'mul' 'r_V_445' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_445, i32 6, i32 13"   --->   Operation 2262 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln17_346 = sext i8 %mult_V_353" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2263 'sext' 'sext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2264 [1/1] (1.86ns)   --->   "%r_V_446 = mul i17 %zext_ln1273_219, i17 130554"   --->   Operation 2264 'mul' 'r_V_446' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_446, i32 6, i32 16"   --->   Operation 2265 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2266 [1/1] (1.46ns)   --->   "%mul_ln818_228 = mul i14 %zext_ln818_154, i14 209"   --->   Operation 2266 'mul' 'mul_ln818_228' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln17_238 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_228, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2267 'partselect' 'trunc_ln17_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln17_251 = zext i8 %trunc_ln17_238" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2268 'zext' 'zext_ln17_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2269 [1/1] (1.70ns)   --->   "%r_V_447 = mul i16 %zext_ln1273_218, i16 65205"   --->   Operation 2269 'mul' 'r_V_447' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_447, i32 6, i32 15"   --->   Operation 2270 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2271 [1/1] (0.00ns)   --->   "%zext_ln1273_220 = zext i6 %p_read_38"   --->   Operation 2271 'zext' 'zext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln1273_221 = zext i6 %p_read_38"   --->   Operation 2272 'zext' 'zext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln1273_222 = zext i6 %p_read_38"   --->   Operation 2273 'zext' 'zext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2274 [1/1] (0.00ns)   --->   "%shl_ln1273_59 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_38, i8 0"   --->   Operation 2274 'bitconcatenate' 'shl_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln1273_223 = zext i14 %shl_ln1273_59"   --->   Operation 2275 'zext' 'zext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2276 [1/1] (0.76ns)   --->   "%sub_ln1273_49 = sub i15 0, i15 %zext_ln1273_223"   --->   Operation 2276 'sub' 'sub_ln1273_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i15 %sub_ln1273_49"   --->   Operation 2277 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2278 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_38, i3 0"   --->   Operation 2278 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln1273_224 = zext i9 %shl_ln1273_60"   --->   Operation 2279 'zext' 'zext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2280 [1/1] (0.77ns)   --->   "%r_V_448 = sub i16 %sext_ln1273_14, i16 %zext_ln1273_224"   --->   Operation 2280 'sub' 'r_V_448' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.00ns)   --->   "%mult_V_356 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_448, i32 6, i32 15"   --->   Operation 2281 'partselect' 'mult_V_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln17_349 = sext i10 %mult_V_356" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2282 'sext' 'sext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2283 [1/1] (1.46ns)   --->   "%r_V_449 = mul i15 %zext_ln1273_221, i15 32559"   --->   Operation 2283 'mul' 'r_V_449' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_449, i32 6, i32 14"   --->   Operation 2284 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln17_350 = sext i9 %mult_V_357" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2285 'sext' 'sext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2286 [1/1] (1.70ns)   --->   "%mul_ln818_229 = mul i15 %zext_ln1273_221, i15 304"   --->   Operation 2286 'mul' 'mul_ln818_229' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln17_239 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_229, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2287 'partselect' 'trunc_ln17_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln17_252 = zext i9 %trunc_ln17_239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2288 'zext' 'zext_ln17_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2289 [1/1] (1.46ns)   --->   "%mul_ln818_230 = mul i14 %zext_ln1273_222, i14 209"   --->   Operation 2289 'mul' 'mul_ln818_230' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns)   --->   "%trunc_ln17_240 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_230, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2290 'partselect' 'trunc_ln17_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln17_253 = zext i8 %trunc_ln17_240" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2291 'zext' 'zext_ln17_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2292 [1/1] (1.46ns)   --->   "%r_V_450 = mul i15 %zext_ln1273_221, i15 32587"   --->   Operation 2292 'mul' 'r_V_450' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_450, i32 6, i32 14"   --->   Operation 2293 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln17_351 = sext i9 %mult_V_358" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2294 'sext' 'sext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2295 [1/1] (0.00ns)   --->   "%shl_ln818_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_38, i4 0"   --->   Operation 2295 'bitconcatenate' 'shl_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln818_156 = zext i10 %shl_ln818_41"   --->   Operation 2296 'zext' 'zext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln818_42 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_38, i1 0"   --->   Operation 2297 'bitconcatenate' 'shl_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln818_157 = zext i7 %shl_ln818_42"   --->   Operation 2298 'zext' 'zext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2299 [1/1] (0.72ns)   --->   "%sub_ln818_13 = sub i11 %zext_ln818_156, i11 %zext_ln818_157"   --->   Operation 2299 'sub' 'sub_ln818_13' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %sub_ln818_13, i32 6, i32 10"   --->   Operation 2300 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln17_352 = sext i5 %mult_V_359" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2301 'sext' 'sext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln17_254 = zext i10 %sext_ln17_352" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2302 'zext' 'zext_ln17_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2303 [1/1] (1.70ns)   --->   "%r_V_451 = mul i16 %zext_ln1273_220, i16 65053"   --->   Operation 2303 'mul' 'r_V_451' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_451, i32 6, i32 15"   --->   Operation 2304 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln17_353 = sext i10 %mult_V_360" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2305 'sext' 'sext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2306 [1/1] (1.70ns)   --->   "%r_V_452 = mul i16 %zext_ln1273_220, i16 65156"   --->   Operation 2306 'mul' 'r_V_452' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_452, i32 6, i32 15"   --->   Operation 2307 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2308 [1/1] (1.46ns)   --->   "%r_V_453 = mul i15 %zext_ln1273_221, i15 32588"   --->   Operation 2308 'mul' 'r_V_453' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_453, i32 6, i32 14"   --->   Operation 2309 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln17_355 = sext i9 %mult_V_362" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2310 'sext' 'sext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2311 [1/1] (1.70ns)   --->   "%mul_ln818_231 = mul i15 %zext_ln1273_221, i15 499"   --->   Operation 2311 'mul' 'mul_ln818_231' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2312 [1/1] (0.00ns)   --->   "%trunc_ln17_241 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_231, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2312 'partselect' 'trunc_ln17_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln17_255 = zext i9 %trunc_ln17_241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2313 'zext' 'zext_ln17_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2314 [1/1] (0.00ns)   --->   "%zext_ln1273_225 = zext i6 %p_read_37"   --->   Operation 2314 'zext' 'zext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln1273_226 = zext i6 %p_read_37"   --->   Operation 2315 'zext' 'zext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln1273_227 = zext i6 %p_read_37"   --->   Operation 2316 'zext' 'zext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2317 [1/1] (1.70ns)   --->   "%r_V_454 = mul i16 %zext_ln1273_227, i16 65125"   --->   Operation 2317 'mul' 'r_V_454' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.00ns)   --->   "%mult_V_363 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_454, i32 6, i32 15"   --->   Operation 2318 'partselect' 'mult_V_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2319 [1/1] (1.55ns)   --->   "%mul_ln818_232 = mul i13 %zext_ln1273_225, i13 89"   --->   Operation 2319 'mul' 'mul_ln818_232' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.00ns)   --->   "%trunc_ln17_242 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %mul_ln818_232, i32 6, i32 12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2320 'partselect' 'trunc_ln17_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln17_256 = zext i7 %trunc_ln17_242" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2321 'zext' 'zext_ln17_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2322 [1/1] (1.70ns)   --->   "%mul_ln818_233 = mul i15 %zext_ln1273_226, i15 359"   --->   Operation 2322 'mul' 'mul_ln818_233' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2323 [1/1] (0.00ns)   --->   "%trunc_ln17_243 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_233, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2323 'partselect' 'trunc_ln17_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln17_258 = zext i9 %trunc_ln17_243" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2324 'zext' 'zext_ln17_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2325 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_37, i4 0"   --->   Operation 2325 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln1273_228 = zext i10 %shl_ln1273_61"   --->   Operation 2326 'zext' 'zext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2327 [1/1] (0.72ns)   --->   "%sub_ln1273_51 = sub i11 0, i11 %zext_ln1273_228"   --->   Operation 2327 'sub' 'sub_ln1273_51' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i11 %sub_ln1273_51"   --->   Operation 2328 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2329 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_37, i1 0"   --->   Operation 2329 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln1273_229 = zext i7 %shl_ln1273_62"   --->   Operation 2330 'zext' 'zext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln1273_230 = zext i7 %shl_ln1273_62"   --->   Operation 2331 'zext' 'zext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2332 [1/1] (0.73ns)   --->   "%r_V_455 = sub i12 %sext_ln1273_15, i12 %zext_ln1273_230"   --->   Operation 2332 'sub' 'r_V_455' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_365 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %r_V_455, i32 6, i32 11"   --->   Operation 2333 'partselect' 'mult_V_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln17_358 = sext i6 %mult_V_365" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2334 'sext' 'sext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2335 [1/1] (1.46ns)   --->   "%r_V_456 = mul i15 %zext_ln1273_226, i15 32552"   --->   Operation 2335 'mul' 'r_V_456' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_456, i32 6, i32 14"   --->   Operation 2336 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln17_359 = sext i9 %mult_V_366" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2337 'sext' 'sext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2338 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_37, i7 0"   --->   Operation 2338 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln1273_231 = zext i13 %shl_ln1273_63"   --->   Operation 2339 'zext' 'zext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_53 = sub i14 0, i14 %zext_ln1273_231"   --->   Operation 2340 'sub' 'sub_ln1273_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2341 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_457 = sub i14 %sub_ln1273_53, i14 %zext_ln1273_229"   --->   Operation 2341 'sub' 'r_V_457' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_457, i32 6, i32 13"   --->   Operation 2342 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln17_360 = sext i8 %mult_V_367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2343 'sext' 'sext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2344 [1/1] (1.70ns)   --->   "%mul_ln818_234 = mul i15 %zext_ln1273_226, i15 380"   --->   Operation 2344 'mul' 'mul_ln818_234' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln17_244 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_234, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2345 'partselect' 'trunc_ln17_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln17_259 = zext i9 %trunc_ln17_244" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2346 'zext' 'zext_ln17_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2347 [1/1] (1.46ns)   --->   "%r_V_458 = mul i15 %zext_ln1273_226, i15 32585"   --->   Operation 2347 'mul' 'r_V_458' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2348 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_458, i32 6, i32 14"   --->   Operation 2348 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln17_361 = sext i9 %mult_V_368" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2349 'sext' 'sext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2350 [1/1] (0.00ns)   --->   "%shl_ln818_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_37, i6 0"   --->   Operation 2350 'bitconcatenate' 'shl_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2351 [1/1] (0.00ns)   --->   "%zext_ln818_160 = zext i12 %shl_ln818_45"   --->   Operation 2351 'zext' 'zext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2352 [1/1] (0.74ns)   --->   "%sub_ln818_15 = sub i13 %zext_ln818_160, i13 %zext_ln1273_225"   --->   Operation 2352 'sub' 'sub_ln818_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.00ns)   --->   "%mult_V_369 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %sub_ln818_15, i32 6, i32 12"   --->   Operation 2353 'partselect' 'mult_V_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln818_161 = zext i6 %p_read_36"   --->   Operation 2354 'zext' 'zext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln818_162 = zext i6 %p_read_36"   --->   Operation 2355 'zext' 'zext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln818_163 = zext i6 %p_read_36"   --->   Operation 2356 'zext' 'zext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2357 [1/1] (1.46ns)   --->   "%mul_ln818_235 = mul i14 %zext_ln818_163, i14 135"   --->   Operation 2357 'mul' 'mul_ln818_235' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln17_245 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_235, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2358 'partselect' 'trunc_ln17_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln1273_232 = zext i6 %p_read_36"   --->   Operation 2359 'zext' 'zext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2360 [1/1] (1.46ns)   --->   "%r_V_459 = mul i15 %zext_ln818_162, i15 32524"   --->   Operation 2360 'mul' 'r_V_459' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_370 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_459, i32 6, i32 14"   --->   Operation 2361 'partselect' 'mult_V_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln17_363 = sext i9 %mult_V_370" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2362 'sext' 'sext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2363 [1/1] (1.70ns)   --->   "%r_V_460 = mul i16 %zext_ln1273_232, i16 65270"   --->   Operation 2363 'mul' 'r_V_460' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.00ns)   --->   "%mult_V_371 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_460, i32 6, i32 15"   --->   Operation 2364 'partselect' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln17_364 = sext i10 %mult_V_371" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2365 'sext' 'sext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2366 [1/1] (1.46ns)   --->   "%mul_ln818_236 = mul i14 %zext_ln818_163, i14 184"   --->   Operation 2366 'mul' 'mul_ln818_236' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln17_246 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_236, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2367 'partselect' 'trunc_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2368 [1/1] (0.00ns)   --->   "%zext_ln17_261 = zext i8 %trunc_ln17_246" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2368 'zext' 'zext_ln17_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2369 [1/1] (1.70ns)   --->   "%mul_ln818_237 = mul i15 %zext_ln818_162, i15 399"   --->   Operation 2369 'mul' 'mul_ln818_237' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns)   --->   "%trunc_ln17_247 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_237, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2370 'partselect' 'trunc_ln17_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln17_262 = zext i9 %trunc_ln17_247" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2371 'zext' 'zext_ln17_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2372 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_36, i3 0"   --->   Operation 2372 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln1273_233 = zext i9 %shl_ln1273_64"   --->   Operation 2373 'zext' 'zext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2374 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_36, i1 0"   --->   Operation 2374 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln1273_234 = zext i7 %shl_ln1273_65"   --->   Operation 2375 'zext' 'zext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2376 [1/1] (0.71ns)   --->   "%r_V_461 = sub i10 %zext_ln1273_234, i10 %zext_ln1273_233"   --->   Operation 2376 'sub' 'r_V_461' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns)   --->   "%mult_V_372 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %r_V_461, i32 6, i32 9"   --->   Operation 2377 'partselect' 'mult_V_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln17_365 = sext i4 %mult_V_372" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2378 'sext' 'sext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2379 [1/1] (1.27ns)   --->   "%mul_ln818_238 = mul i12 %zext_ln818_161, i12 47"   --->   Operation 2379 'mul' 'mul_ln818_238' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_238, i32 6, i32 11"   --->   Operation 2380 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln818_164 = zext i6 %mult_V_373"   --->   Operation 2381 'zext' 'zext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2382 [1/1] (1.46ns)   --->   "%r_V_462 = mul i15 %zext_ln818_162, i15 32606"   --->   Operation 2382 'mul' 'r_V_462' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2383 [1/1] (0.00ns)   --->   "%mult_V_374 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_462, i32 6, i32 14"   --->   Operation 2383 'partselect' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln17_366 = sext i9 %mult_V_374" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2384 'sext' 'sext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2385 [1/1] (1.70ns)   --->   "%r_V_463 = mul i16 %zext_ln1273_232, i16 65255"   --->   Operation 2385 'mul' 'r_V_463' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_375 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_463, i32 6, i32 15"   --->   Operation 2386 'partselect' 'mult_V_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2387 [1/1] (1.46ns)   --->   "%mul_ln818_239 = mul i14 %zext_ln818_163, i14 204"   --->   Operation 2387 'mul' 'mul_ln818_239' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns)   --->   "%trunc_ln17_248 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln818_239, i32 6, i32 13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2388 'partselect' 'trunc_ln17_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln17_263 = zext i8 %trunc_ln17_248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2389 'zext' 'zext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln818_165 = zext i6 %p_read_35"   --->   Operation 2390 'zext' 'zext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln818_166 = zext i6 %p_read_35"   --->   Operation 2391 'zext' 'zext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln818_167 = zext i6 %p_read_35"   --->   Operation 2392 'zext' 'zext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2393 [1/1] (1.70ns)   --->   "%mul_ln818_240 = mul i15 %zext_ln818_167, i15 397"   --->   Operation 2393 'mul' 'mul_ln818_240' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.00ns)   --->   "%trunc_ln17_249 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_240, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2394 'partselect' 'trunc_ln17_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln17_264 = zext i9 %trunc_ln17_249" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2395 'zext' 'zext_ln17_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2396 [1/1] (1.70ns)   --->   "%r_V_464 = mul i16 %zext_ln818_165, i16 65156"   --->   Operation 2396 'mul' 'r_V_464' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.00ns)   --->   "%mult_V_376 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_464, i32 6, i32 15"   --->   Operation 2397 'partselect' 'mult_V_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln17_368 = sext i10 %mult_V_376" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2398 'sext' 'sext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2399 [1/1] (1.46ns)   --->   "%r_V_465 = mul i15 %zext_ln818_167, i15 32550"   --->   Operation 2399 'mul' 'r_V_465' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.00ns)   --->   "%mult_V_377 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_465, i32 6, i32 14"   --->   Operation 2400 'partselect' 'mult_V_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln17_369 = sext i9 %mult_V_377" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2401 'sext' 'sext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2402 [1/1] (1.70ns)   --->   "%r_V_466 = mul i16 %zext_ln818_165, i16 65169"   --->   Operation 2402 'mul' 'r_V_466' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2403 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_466, i32 6, i32 15"   --->   Operation 2403 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln17_370 = sext i10 %mult_V_378" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2404 'sext' 'sext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2405 [1/1] (1.46ns)   --->   "%r_V_467 = mul i15 %zext_ln818_167, i15 32532"   --->   Operation 2405 'mul' 'r_V_467' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2406 [1/1] (0.00ns)   --->   "%mult_V_379 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_467, i32 6, i32 14"   --->   Operation 2406 'partselect' 'mult_V_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln17_371 = sext i9 %mult_V_379" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2407 'sext' 'sext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2408 [1/1] (1.70ns)   --->   "%mul_ln818_241 = mul i15 %zext_ln818_167, i15 329"   --->   Operation 2408 'mul' 'mul_ln818_241' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2409 [1/1] (0.00ns)   --->   "%trunc_ln17_250 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_241, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2409 'partselect' 'trunc_ln17_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2410 [1/1] (1.70ns)   --->   "%mul_ln818_242 = mul i15 %zext_ln818_167, i15 429"   --->   Operation 2410 'mul' 'mul_ln818_242' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln17_251 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_242, i32 6, i32 14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2411 'partselect' 'trunc_ln17_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln17_265 = zext i9 %trunc_ln17_251" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2412 'zext' 'zext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2413 [1/1] (1.46ns)   --->   "%r_V_468 = mul i15 %zext_ln818_167, i15 32524"   --->   Operation 2413 'mul' 'r_V_468' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.00ns)   --->   "%mult_V_380 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_468, i32 6, i32 14"   --->   Operation 2414 'partselect' 'mult_V_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln17_372 = sext i9 %mult_V_380" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2415 'sext' 'sext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2416 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 4, i3 %trunc_ln17_4"   --->   Operation 2416 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i6 %or_ln"   --->   Operation 2417 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2418 [1/1] (0.71ns)   --->   "%add_ln813 = add i10 %sext_ln813, i10 %zext_ln17"   --->   Operation 2418 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i10 %add_ln813"   --->   Operation 2419 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2420 [1/1] (0.71ns)   --->   "%add_ln813_3 = add i10 %zext_ln17_103, i10 %zext_ln17_145"   --->   Operation 2420 'add' 'add_ln813_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2421 [1/1] (0.71ns)   --->   "%add_ln813_4 = add i10 %zext_ln17_157, i10 %zext_ln17_173"   --->   Operation 2421 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (0.71ns)   --->   "%add_ln813_7 = add i10 %zext_ln17_182, i10 %zext_ln17_227"   --->   Operation 2422 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2423 [1/1] (0.71ns)   --->   "%add_ln813_8 = add i10 %zext_ln17_247, i10 %zext_ln17_264"   --->   Operation 2423 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.70ns)   --->   "%add_ln813_10 = add i9 %zext_ln17_19, i9 %zext_ln17_118"   --->   Operation 2424 'add' 'add_ln813_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.70ns)   --->   "%add_ln813_11 = add i9 %zext_ln17_220, i9 %zext_ln17_239"   --->   Operation 2425 'add' 'add_ln813_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.70ns)   --->   "%add_ln813_15 = add i8 %trunc_ln17_245, i8 %zext_ln17_42"   --->   Operation 2426 'add' 'add_ln813_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2427 [1/1] (0.70ns)   --->   "%add_ln813_16 = add i8 %zext_ln17_62, i8 %zext_ln17_135"   --->   Operation 2427 'add' 'add_ln813_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_18 = add i8 %zext_ln17_179, i8 %zext_ln17_207"   --->   Operation 2428 'add' 'add_ln813_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2429 [1/1] (0.70ns)   --->   "%add_ln813_19 = add i7 %zext_ln17_29, i7 %zext_ln17_36"   --->   Operation 2429 'add' 'add_ln813_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i7 %add_ln813_19"   --->   Operation 2430 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2431 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_20 = add i8 %zext_ln813_18, i8 %add_ln813_18"   --->   Operation 2431 'add' 'add_ln813_20' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2432 [1/1] (0.72ns)   --->   "%add_ln813_22 = add i11 %zext_ln17_175, i11 %sext_ln813_7"   --->   Operation 2432 'add' 'add_ln813_22' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.72ns)   --->   "%add_ln813_23 = add i11 %sext_ln17_14, i11 %sext_ln17_57"   --->   Operation 2433 'add' 'add_ln813_23' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.72ns)   --->   "%add_ln813_25 = add i11 %sext_ln17_65, i11 %sext_ln17_82"   --->   Operation 2434 'add' 'add_ln813_25' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.72ns)   --->   "%add_ln813_26 = add i11 %sext_ln17_95, i11 %sext_ln17_101"   --->   Operation 2435 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.72ns)   --->   "%add_ln813_31 = add i11 %sext_ln17_109, i11 %sext_ln17_119"   --->   Operation 2436 'add' 'add_ln813_31' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.72ns)   --->   "%add_ln813_32 = add i11 %sext_ln17_126, i11 %sext_ln17_133"   --->   Operation 2437 'add' 'add_ln813_32' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.72ns)   --->   "%add_ln813_34 = add i11 %sext_ln17_175, i11 %sext_ln17_179"   --->   Operation 2438 'add' 'add_ln813_34' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.72ns)   --->   "%add_ln813_35 = add i11 %sext_ln17_190, i11 %sext_ln17_201"   --->   Operation 2439 'add' 'add_ln813_35' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.72ns)   --->   "%add_ln813_38 = add i11 %sext_ln17_220, i11 %sext_ln17_234"   --->   Operation 2440 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.72ns)   --->   "%add_ln813_39 = add i11 %sext_ln17_271, i11 %sext_ln17_281"   --->   Operation 2441 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (0.72ns)   --->   "%add_ln813_41 = add i11 %sext_ln17_310, i11 %sext_ln17_322"   --->   Operation 2442 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2443 [1/1] (0.72ns)   --->   "%add_ln813_42 = add i11 %sext_ln17_327, i11 %sext_ln17_349"   --->   Operation 2443 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (0.71ns)   --->   "%add_ln813_47 = add i10 %sext_ln17_50, i10 %sext_ln17_149"   --->   Operation 2444 'add' 'add_ln813_47' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.71ns)   --->   "%add_ln813_49 = add i10 %sext_ln17_168, i10 %sext_ln17_292"   --->   Operation 2445 'add' 'add_ln813_49' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.71ns)   --->   "%add_ln813_50 = add i10 %sext_ln17_298, i10 %sext_ln17_114"   --->   Operation 2446 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2447 [1/1] (0.70ns)   --->   "%add_ln813_53 = add i9 %sext_ln17_227, i9 %sext_ln17_276"   --->   Operation 2447 'add' 'add_ln813_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2448 [1/1] (0.70ns)   --->   "%add_ln813_54 = add i9 %sext_ln17_338, i9 %sext_ln17_36"   --->   Operation 2448 'add' 'add_ln813_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2449 [1/1] (0.70ns)   --->   "%add_ln813_56 = add i8 %sext_ln17_70, i8 %sext_ln17_8"   --->   Operation 2449 'add' 'add_ln813_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2450 [1/1] (0.70ns)   --->   "%add_ln813_57 = add i7 %sext_ln17_145, i7 %sext_ln17_90"   --->   Operation 2450 'add' 'add_ln813_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_63 = add i8 %zext_ln17_1, i8 81"   --->   Operation 2451 'add' 'add_ln813_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2452 [1/1] (0.71ns)   --->   "%add_ln813_64 = add i10 %zext_ln17_37, i10 %zext_ln17_51"   --->   Operation 2452 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2453 [1/1] (0.71ns)   --->   "%add_ln813_65 = add i10 %zext_ln17_63, i10 %zext_ln17_78"   --->   Operation 2453 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.71ns)   --->   "%add_ln813_67 = add i10 %zext_ln17_85, i10 %zext_ln17_94"   --->   Operation 2454 'add' 'add_ln813_67' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2455 [1/1] (0.71ns)   --->   "%add_ln813_68 = add i10 %zext_ln17_146, i10 %zext_ln17_176"   --->   Operation 2455 'add' 'add_ln813_68' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.71ns)   --->   "%add_ln813_71 = add i10 %zext_ln17_180, i10 %zext_ln17_224"   --->   Operation 2456 'add' 'add_ln813_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2457 [1/1] (0.71ns)   --->   "%add_ln813_72 = add i10 %zext_ln17_248, i10 %zext_ln17_14"   --->   Operation 2457 'add' 'add_ln813_72' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2458 [1/1] (0.70ns)   --->   "%add_ln813_74 = add i9 %zext_ln17_30, i9 %zext_ln17_80"   --->   Operation 2458 'add' 'add_ln813_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.70ns)   --->   "%add_ln813_75 = add i9 %zext_ln17_112, i9 %zext_ln17_161"   --->   Operation 2459 'add' 'add_ln813_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2460 [1/1] (0.70ns)   --->   "%add_ln813_79 = add i9 %zext_ln17_183, i9 %zext_ln17_208"   --->   Operation 2460 'add' 'add_ln813_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2461 [1/1] (0.70ns)   --->   "%add_ln813_80 = add i9 %zext_ln17_231, i9 %zext_ln17_221"   --->   Operation 2461 'add' 'add_ln813_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (0.70ns)   --->   "%add_ln813_82 = add i8 %zext_ln17_256, i8 %zext_ln17_58"   --->   Operation 2462 'add' 'add_ln813_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2463 [1/1] (0.72ns)   --->   "%add_ln813_83 = add i11 %sext_ln17_46, i11 %sext_ln17_169"   --->   Operation 2463 'add' 'add_ln813_83' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2464 [1/1] (0.72ns)   --->   "%add_ln813_86 = add i11 %sext_ln17_180, i11 %sext_ln17_191"   --->   Operation 2464 'add' 'add_ln813_86' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2465 [1/1] (0.72ns)   --->   "%add_ln813_87 = add i11 %sext_ln17_293, i11 %sext_ln17_317"   --->   Operation 2465 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.72ns)   --->   "%add_ln813_89 = add i11 %sext_ln17_339, i11 %sext_ln17_5"   --->   Operation 2466 'add' 'add_ln813_89' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2467 [1/1] (0.71ns)   --->   "%add_ln813_95 = add i10 %sext_ln17_37, i10 %sext_ln17_51"   --->   Operation 2467 'add' 'add_ln813_95' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.71ns)   --->   "%add_ln813_96 = add i10 %sext_ln17_66, i10 %sext_ln17_83"   --->   Operation 2468 'add' 'add_ln813_96' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2469 [1/1] (0.71ns)   --->   "%add_ln813_98 = add i10 %sext_ln17_91, i10 %sext_ln17_96"   --->   Operation 2469 'add' 'add_ln813_98' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.71ns)   --->   "%add_ln813_99 = add i10 %sext_ln17_134, i10 %sext_ln17_139"   --->   Operation 2470 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.71ns)   --->   "%add_ln813_102 = add i10 %sext_ln17_146, i10 %sext_ln17_155"   --->   Operation 2471 'add' 'add_ln813_102' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.71ns)   --->   "%add_ln813_103 = add i10 %sext_ln17_162, i10 %sext_ln17_186"   --->   Operation 2472 'add' 'add_ln813_103' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2473 [1/1] (0.71ns)   --->   "%add_ln813_105 = add i10 %sext_ln17_202, i10 %sext_ln17_208"   --->   Operation 2473 'add' 'add_ln813_105' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.71ns)   --->   "%add_ln813_106 = add i10 %sext_ln17_235, i10 %sext_ln17_240"   --->   Operation 2474 'add' 'add_ln813_106' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2475 [1/1] (0.71ns)   --->   "%add_ln813_110 = add i10 %sext_ln17_272, i10 %sext_ln17_277"   --->   Operation 2475 'add' 'add_ln813_110' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2476 [1/1] (0.71ns)   --->   "%add_ln813_111 = add i10 %sext_ln17_350, i10 %sext_ln17_363"   --->   Operation 2476 'add' 'add_ln813_111' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2477 [1/1] (0.70ns)   --->   "%add_ln813_113 = add i9 %sext_ln17_9, i9 %sext_ln17_19"   --->   Operation 2477 'add' 'add_ln813_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2478 [1/1] (0.70ns)   --->   "%add_ln813_114 = add i9 %sext_ln17_228, i9 %sext_ln17_328"   --->   Operation 2478 'add' 'add_ln813_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2479 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_117 = add i8 %add_ln813_63, i8 %sext_ln17_24"   --->   Operation 2479 'add' 'add_ln813_117' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2480 [1/1] (0.70ns)   --->   "%add_ln813_118 = add i8 %sext_ln17_120, i8 %sext_ln17_214"   --->   Operation 2480 'add' 'add_ln813_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2481 [1/1] (0.70ns)   --->   "%add_ln813_120 = add i8 %sext_ln17_282, i8 %sext_ln17_299"   --->   Operation 2481 'add' 'add_ln813_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2482 [1/1] (0.70ns)   --->   "%add_ln813_121 = add i8 %sext_ln17_333, i8 %zext_ln818_166"   --->   Operation 2482 'add' 'add_ln813_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_127 = add i8 %zext_ln17_2, i8 146"   --->   Operation 2483 'add' 'add_ln813_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2484 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_128 = add i8 %add_ln813_127, i8 %trunc_ln17_5"   --->   Operation 2484 'add' 'add_ln813_128' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2485 [1/1] (0.71ns)   --->   "%add_ln813_132 = add i10 %zext_ln17_116, i10 %zext_ln17_147"   --->   Operation 2485 'add' 'add_ln813_132' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2486 [1/1] (0.71ns)   --->   "%add_ln813_133 = add i10 %zext_ln17_154, i10 %zext_ln17_162"   --->   Operation 2486 'add' 'add_ln813_133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2487 [1/1] (0.71ns)   --->   "%add_ln813_136 = add i10 %zext_ln17_165, i10 %zext_ln17_209"   --->   Operation 2487 'add' 'add_ln813_136' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2488 [1/1] (0.71ns)   --->   "%add_ln813_137 = add i10 %zext_ln17_217, i10 %zext_ln17_252"   --->   Operation 2488 'add' 'add_ln813_137' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2489 [1/1] (0.70ns)   --->   "%add_ln813_139 = add i9 %zext_ln17_67, i9 %zext_ln17_79"   --->   Operation 2489 'add' 'add_ln813_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2490 [1/1] (0.70ns)   --->   "%add_ln813_140 = add i9 %zext_ln17_90, i9 %zext_ln17_119"   --->   Operation 2490 'add' 'add_ln813_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2491 [1/1] (0.70ns)   --->   "%add_ln813_144 = add i9 %zext_ln17_122, i9 %zext_ln17_126"   --->   Operation 2491 'add' 'add_ln813_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2492 [1/1] (0.70ns)   --->   "%add_ln813_145 = add i9 %zext_ln17_168, i9 %zext_ln17_174"   --->   Operation 2492 'add' 'add_ln813_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2493 [1/1] (0.70ns)   --->   "%add_ln813_147 = add i9 %zext_ln17_184, i9 %zext_ln17_225"   --->   Operation 2493 'add' 'add_ln813_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.70ns)   --->   "%add_ln813_148 = add i8 %trunc_ln17_230, i8 %zext_ln17_141"   --->   Operation 2494 'add' 'add_ln813_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.70ns)   --->   "%add_ln813_151 = add i7 %zext_ln17_43, i7 %zext_ln17_198"   --->   Operation 2495 'add' 'add_ln813_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.72ns)   --->   "%add_ln813_154 = add i11 %sext_ln17_42, i11 %sext_ln17_52"   --->   Operation 2496 'add' 'add_ln813_154' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.72ns)   --->   "%add_ln813_155 = add i11 %sext_ln17_58, i11 %sext_ln17_76"   --->   Operation 2497 'add' 'add_ln813_155' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (0.72ns)   --->   "%add_ln813_160 = add i11 %sext_ln17_97, i11 %sext_ln17_110"   --->   Operation 2498 'add' 'add_ln813_160' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2499 [1/1] (0.72ns)   --->   "%add_ln813_162 = add i11 %sext_ln17_115, i11 %sext_ln17_215"   --->   Operation 2499 'add' 'add_ln813_162' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.72ns)   --->   "%add_ln813_163 = add i11 %sext_ln17_318, i11 %sext_ln17_334"   --->   Operation 2500 'add' 'add_ln813_163' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.72ns)   --->   "%add_ln813_166 = add i11 %sext_ln17_364, i11 %sext_ln17_368"   --->   Operation 2501 'add' 'add_ln813_166' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2502 [1/1] (0.71ns)   --->   "%add_ln813_170 = add i10 %sext_ln17_67, i10 %sext_ln17_181"   --->   Operation 2502 'add' 'add_ln813_170' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2503 [1/1] (0.71ns)   --->   "%add_ln813_174 = add i10 %sext_ln17_203, i10 %sext_ln17_283"   --->   Operation 2503 'add' 'add_ln813_174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.71ns)   --->   "%add_ln813_175 = add i10 %sext_ln17_305, i10 %sext_ln17_329"   --->   Operation 2504 'add' 'add_ln813_175' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.71ns)   --->   "%add_ln813_177 = add i10 %sext_ln17_344, i10 %sext_ln17_20"   --->   Operation 2505 'add' 'add_ln813_177' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.70ns)   --->   "%add_ln813_178 = add i9 %sext_ln17_38, i9 %sext_ln17_187"   --->   Operation 2506 'add' 'add_ln813_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2507 [1/1] (0.70ns)   --->   "%add_ln813_181 = add i9 %sext_ln17_273, i9 %sext_ln17_294"   --->   Operation 2507 'add' 'add_ln813_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.70ns)   --->   "%add_ln813_182 = add i8 %sext_ln17_29, i8 %sext_ln17_25"   --->   Operation 2508 'add' 'add_ln813_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.70ns)   --->   "%add_ln813_184 = add i7 %sext_ln17_127, i7 %sext_ln17_150"   --->   Operation 2509 'add' 'add_ln813_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.70ns)   --->   "%add_ln813_185 = add i6 %zext_ln818_61, i6 %sext_ln17_254"   --->   Operation 2510 'add' 'add_ln813_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.70ns)   --->   "%add_ln813_191 = add i9 %zext_ln17_3, i9 14"   --->   Operation 2511 'add' 'add_ln813_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.71ns)   --->   "%add_ln813_192 = add i10 %zext_ln17_15, i10 %zext_ln17_20"   --->   Operation 2512 'add' 'add_ln813_192' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2513 [1/1] (0.71ns)   --->   "%add_ln813_193 = add i10 %zext_ln17_44, i10 %zext_ln17_48"   --->   Operation 2513 'add' 'add_ln813_193' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.71ns)   --->   "%add_ln813_195 = add i10 %zext_ln17_69, i10 %zext_ln17_86"   --->   Operation 2514 'add' 'add_ln813_195' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.71ns)   --->   "%add_ln813_196 = add i10 %zext_ln17_100, i10 %zext_ln17_194"   --->   Operation 2515 'add' 'add_ln813_196' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.71ns)   --->   "%add_ln813_199 = add i10 %zext_ln17_199, i10 %zext_ln17_258"   --->   Operation 2516 'add' 'add_ln813_199' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.70ns)   --->   "%add_ln813_200 = add i9 %zext_ln17_10, i9 %zext_ln17_53"   --->   Operation 2517 'add' 'add_ln813_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2518 [1/1] (0.70ns)   --->   "%add_ln813_202 = add i9 %zext_ln17_81, i9 %zext_ln17_91"   --->   Operation 2518 'add' 'add_ln813_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.70ns)   --->   "%add_ln813_203 = add i9 %zext_ln17_95, i9 %zext_ln17_127"   --->   Operation 2519 'add' 'add_ln813_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.70ns)   --->   "%add_ln813_207 = add i9 %zext_ln17_136, i9 %zext_ln17_142"   --->   Operation 2520 'add' 'add_ln813_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2521 [1/1] (0.70ns)   --->   "%add_ln813_208 = add i9 %zext_ln17_203, i9 %zext_ln17_233"   --->   Operation 2521 'add' 'add_ln813_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2522 [1/1] (0.70ns)   --->   "%add_ln813_210 = add i9 %zext_ln17_244, i9 %zext_ln17_249"   --->   Operation 2522 'add' 'add_ln813_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2523 [1/1] (0.70ns)   --->   "%add_ln813_211 = add i9 %zext_ln17_253, i9 %zext_ln17_261"   --->   Operation 2523 'add' 'add_ln813_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2524 [1/1] (0.70ns)   --->   "%add_ln813_214 = add i8 %zext_ln17_32, i8 %zext_ln17_38"   --->   Operation 2524 'add' 'add_ln813_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2525 [1/1] (0.70ns)   --->   "%add_ln813_215 = add i8 %zext_ln17_107, i8 %zext_ln17_169"   --->   Operation 2525 'add' 'add_ln813_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2526 [1/1] (0.72ns)   --->   "%add_ln813_223 = add i11 %sext_ln17_26, i11 %sext_ln17_30"   --->   Operation 2526 'add' 'add_ln813_223' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2527 [1/1] (0.72ns)   --->   "%add_ln813_224 = add i11 %sext_ln17_77, i11 %sext_ln17_102"   --->   Operation 2527 'add' 'add_ln813_224' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2528 [1/1] (0.72ns)   --->   "%add_ln813_226 = add i11 %sext_ln17_163, i11 %sext_ln17_197"   --->   Operation 2528 'add' 'add_ln813_226' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2529 [1/1] (0.72ns)   --->   "%add_ln813_227 = add i11 %sext_ln17_216, i11 %sext_ln17_255"   --->   Operation 2529 'add' 'add_ln813_227' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.72ns)   --->   "%add_ln813_230 = add i11 %sext_ln17_261, i11 %sext_ln17_306"   --->   Operation 2530 'add' 'add_ln813_230' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.72ns)   --->   "%add_ln813_231 = add i11 %sext_ln17_319, i11 %sext_ln17_6"   --->   Operation 2531 'add' 'add_ln813_231' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.71ns)   --->   "%add_ln813_233 = add i10 %sext_ln17_59, i10 %sext_ln17_71"   --->   Operation 2532 'add' 'add_ln813_233' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2533 [1/1] (0.71ns)   --->   "%add_ln813_234 = add i10 %sext_ln17_98, i10 %sext_ln17_151"   --->   Operation 2533 'add' 'add_ln813_234' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (0.71ns)   --->   "%add_ln813_238 = add i10 %sext_ln17_170, i10 %sext_ln17_209"   --->   Operation 2534 'add' 'add_ln813_238' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2535 [1/1] (0.71ns)   --->   "%add_ln813_239 = add i10 %sext_ln17_221, i10 %sext_ln17_229"   --->   Operation 2535 'add' 'add_ln813_239' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2536 [1/1] (0.71ns)   --->   "%add_ln813_241 = add i10 %sext_ln17_249, i10 %sext_ln17_287"   --->   Operation 2536 'add' 'add_ln813_241' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.71ns)   --->   "%add_ln813_242 = add i10 %sext_ln17_330, i10 %sext_ln17_369"   --->   Operation 2537 'add' 'add_ln813_242' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.70ns)   --->   "%add_ln813_246 = add i9 %sext_ln17_156, i9 %sext_ln17_204"   --->   Operation 2538 'add' 'add_ln813_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2539 [1/1] (0.70ns)   --->   "%add_ln813_248 = add i9 %sext_ln17_241, i9 %sext_ln17_84"   --->   Operation 2539 'add' 'add_ln813_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2540 [1/1] (0.70ns)   --->   "%add_ln813_249 = add i8 %sext_ln17_182, i8 %sext_ln17_311"   --->   Operation 2540 'add' 'add_ln813_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.71ns)   --->   "%add_ln813_256 = add i10 %zext_ln17_11, i10 %zext_ln17_25"   --->   Operation 2541 'add' 'add_ln813_256' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (0.71ns)   --->   "%add_ln813_258 = add i10 %zext_ln17_54, i10 %zext_ln17_70"   --->   Operation 2542 'add' 'add_ln813_258' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2543 [1/1] (0.71ns)   --->   "%add_ln813_259 = add i10 %zext_ln17_96, i10 %zext_ln17_151"   --->   Operation 2543 'add' 'add_ln813_259' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.71ns)   --->   "%add_ln813_262 = add i10 %zext_ln17_210, i10 %zext_ln17_219"   --->   Operation 2544 'add' 'add_ln813_262' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.71ns)   --->   "%add_ln813_263 = add i10 %zext_ln17_262, i10 %zext_ln17_5"   --->   Operation 2545 'add' 'add_ln813_263' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.70ns)   --->   "%add_ln813_265 = add i9 %zext_ln17_16, i9 %zext_ln17_148"   --->   Operation 2546 'add' 'add_ln813_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2547 [1/1] (0.70ns)   --->   "%add_ln813_266 = add i9 %zext_ln17_158, i9 %zext_ln17_204"   --->   Operation 2547 'add' 'add_ln813_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.70ns)   --->   "%add_ln813_270 = add i9 %zext_ln17_212, i9 %zext_ln17_228"   --->   Operation 2548 'add' 'add_ln813_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2549 [1/1] (0.70ns)   --->   "%add_ln813_271 = add i9 %zext_ln17_245, i9 %zext_ln17_250"   --->   Operation 2549 'add' 'add_ln813_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.70ns)   --->   "%add_ln813_273 = add i8 %zext_ln17_82, i8 %zext_ln17_185"   --->   Operation 2550 'add' 'add_ln813_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2551 [1/1] (0.70ns)   --->   "%add_ln813_274 = add i7 %zext_ln17_177, i7 %zext_ln17_74"   --->   Operation 2551 'add' 'add_ln813_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (0.72ns)   --->   "%add_ln813_277 = add i11 %sext_ln17, i11 %sext_ln17_21"   --->   Operation 2552 'add' 'add_ln813_277' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2553 [1/1] (0.72ns)   --->   "%add_ln813_278 = add i11 %sext_ln17_39, i11 %sext_ln17_53"   --->   Operation 2553 'add' 'add_ln813_278' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2554 [1/1] (0.72ns)   --->   "%add_ln813_280 = add i11 %sext_ln17_78, i11 %sext_ln17_116"   --->   Operation 2554 'add' 'add_ln813_280' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.72ns)   --->   "%add_ln813_281 = add i11 %sext_ln17_121, i11 %sext_ln17_135"   --->   Operation 2555 'add' 'add_ln813_281' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2556 [1/1] (0.72ns)   --->   "%add_ln813_286 = add i11 %sext_ln17_141, i11 %sext_ln17_147"   --->   Operation 2556 'add' 'add_ln813_286' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.72ns)   --->   "%add_ln813_287 = add i11 %sext_ln17_164, i11 %sext_ln17_171"   --->   Operation 2557 'add' 'add_ln813_287' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (0.72ns)   --->   "%add_ln813_289 = add i11 %sext_ln17_188, i11 %sext_ln17_210"   --->   Operation 2558 'add' 'add_ln813_289' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2559 [1/1] (0.72ns)   --->   "%add_ln813_290 = add i11 %sext_ln17_274, i11 %sext_ln17_278"   --->   Operation 2559 'add' 'add_ln813_290' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2560 [1/1] (0.72ns)   --->   "%add_ln813_293 = add i11 %sext_ln17_307, i11 %sext_ln17_335"   --->   Operation 2560 'add' 'add_ln813_293' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2561 [1/1] (0.72ns)   --->   "%add_ln813_294 = add i12 %sext_ln17_370, i12 %zext_ln17_143"   --->   Operation 2561 'add' 'add_ln813_294' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2562 [1/1] (0.71ns)   --->   "%add_ln813_296 = add i10 %sext_ln17_31, i10 %sext_ln17_47"   --->   Operation 2562 'add' 'add_ln813_296' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2563 [1/1] (0.71ns)   --->   "%add_ln813_297 = add i10 %sext_ln17_60, i10 %sext_ln17_157"   --->   Operation 2563 'add' 'add_ln813_297' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2564 [1/1] (0.71ns)   --->   "%add_ln813_301 = add i10 %sext_ln17_177, i10 %sext_ln17_222"   --->   Operation 2564 'add' 'add_ln813_301' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2565 [1/1] (0.71ns)   --->   "%add_ln813_302 = add i10 %sext_ln17_230, i10 %sext_ln17_236"   --->   Operation 2565 'add' 'add_ln813_302' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2566 [1/1] (0.71ns)   --->   "%add_ln813_304 = add i10 %sext_ln17_256, i10 %sext_ln17_269"   --->   Operation 2566 'add' 'add_ln813_304' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2567 [1/1] (0.71ns)   --->   "%add_ln813_305 = add i10 %sext_ln17_351, i10 %sext_ln17_43"   --->   Operation 2567 'add' 'add_ln813_305' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2568 [1/1] (0.70ns)   --->   "%add_ln813_308 = add i9 %sext_ln17_183, i9 %sext_ln17_331"   --->   Operation 2568 'add' 'add_ln813_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2569 [1/1] (0.70ns)   --->   "%add_ln813_309 = add i8 %sext_ln17_103, i8 209"   --->   Operation 2569 'add' 'add_ln813_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2570 [1/1] (0.70ns)   --->   "%add_ln813_311 = add i8 %sext_ln17_242, i8 %sext_ln17_312"   --->   Operation 2570 'add' 'add_ln813_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_312 = add i8 %sext_ln17_358, i8 %zext_ln1273_205"   --->   Operation 2571 'add' 'add_ln813_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2572 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_313 = add i8 %add_ln813_312, i8 %sext_ln17_72"   --->   Operation 2572 'add' 'add_ln813_313' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2573 [1/1] (0.71ns)   --->   "%add_ln813_319 = add i10 %zext_ln17_21, i10 %zext_ln17_33"   --->   Operation 2573 'add' 'add_ln813_319' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2574 [1/1] (0.71ns)   --->   "%add_ln813_320 = add i10 %zext_ln17_45, i10 %zext_ln17_71"   --->   Operation 2574 'add' 'add_ln813_320' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2575 [1/1] (0.71ns)   --->   "%add_ln813_322 = add i10 %zext_ln17_75, i10 %zext_ln17_83"   --->   Operation 2575 'add' 'add_ln813_322' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2576 [1/1] (0.71ns)   --->   "%add_ln813_323 = add i10 %zext_ln17_104, i10 %zext_ln17_128"   --->   Operation 2576 'add' 'add_ln813_323' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2577 [1/1] (0.71ns)   --->   "%add_ln813_326 = add i10 %zext_ln17_205, i10 %zext_ln17_213"   --->   Operation 2577 'add' 'add_ln813_326' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2578 [1/1] (0.71ns)   --->   "%add_ln813_327 = add i10 %zext_ln17_236, i10 %zext_ln17_241"   --->   Operation 2578 'add' 'add_ln813_327' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.70ns)   --->   "%add_ln813_329 = add i9 %zext_ln17_26, i9 %zext_ln17_55"   --->   Operation 2579 'add' 'add_ln813_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2580 [1/1] (0.70ns)   --->   "%add_ln813_330 = add i9 %zext_ln17_132, i9 %zext_ln17_137"   --->   Operation 2580 'add' 'add_ln813_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2581 [1/1] (0.70ns)   --->   "%add_ln813_334 = add i9 %zext_ln17_190, i9 %zext_ln17_195"   --->   Operation 2581 'add' 'add_ln813_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2582 [1/1] (0.70ns)   --->   "%add_ln813_335 = add i9 %zext_ln17_222, i9 %zext_ln17_234"   --->   Operation 2582 'add' 'add_ln813_335' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2583 [1/1] (0.70ns)   --->   "%add_ln813_337 = add i8 %zext_ln17_200, i8 %zext_ln17_226"   --->   Operation 2583 'add' 'add_ln813_337' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2584 [1/1] (0.72ns)   --->   "%add_ln813_342 = add i11 %sext_ln17_44, i11 %sext_ln17_61"   --->   Operation 2584 'add' 'add_ln813_342' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2585 [1/1] (0.72ns)   --->   "%add_ln813_344 = add i11 %sext_ln17_73, i11 %sext_ln17_104"   --->   Operation 2585 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2586 [1/1] (0.72ns)   --->   "%add_ln813_345 = add i11 %sext_ln17_136, i11 %sext_ln17_148"   --->   Operation 2586 'add' 'add_ln813_345' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2587 [1/1] (0.72ns)   --->   "%add_ln813_350 = add i11 %sext_ln17_165, i11 %sext_ln17_193"   --->   Operation 2587 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2588 [1/1] (0.72ns)   --->   "%add_ln813_351 = add i11 %sext_ln17_198, i11 %sext_ln17_211"   --->   Operation 2588 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2589 [1/1] (0.72ns)   --->   "%add_ln813_353 = add i11 %sext_ln17_217, i11 %sext_ln17_231"   --->   Operation 2589 'add' 'add_ln813_353' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2590 [1/1] (0.72ns)   --->   "%add_ln813_354 = add i11 %sext_ln17_250, i11 %sext_ln17_257"   --->   Operation 2590 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2591 [1/1] (0.72ns)   --->   "%add_ln813_357 = add i11 %sext_ln17_262, i11 %sext_ln17_320"   --->   Operation 2591 'add' 'add_ln813_357' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2592 [1/1] (0.72ns)   --->   "%add_ln813_358 = add i11 %zext_ln17_64, i11 %zext_ln17_92"   --->   Operation 2592 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2593 [1/1] (0.72ns)   --->   "%add_ln813_361 = add i12 %zext_ln17_254, i12 %sext_ln17_32"   --->   Operation 2593 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2594 [1/1] (0.71ns)   --->   "%add_ln813_365 = add i10 %sext_ln17_85, i10 %sext_ln17_117"   --->   Operation 2594 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2595 [1/1] (0.71ns)   --->   "%add_ln813_366 = add i10 %sext_ln17_158, i10 %sext_ln17_237"   --->   Operation 2595 'add' 'add_ln813_366' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2596 [1/1] (0.71ns)   --->   "%add_ln813_368 = add i10 %sext_ln17_243, i10 %sext_ln17_345"   --->   Operation 2596 'add' 'add_ln813_368' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2597 [1/1] (0.71ns)   --->   "%add_ln813_369 = add i10 %sext_ln17_359, i10 %sext_ln17_371"   --->   Operation 2597 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2598 [1/1] (0.70ns)   --->   "%add_ln813_372 = add i9 %sext_ln17_1, i9 %sext_ln17_54"   --->   Operation 2598 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2599 [1/1] (0.70ns)   --->   "%add_ln813_373 = add i9 %sext_ln17_340, i9 454"   --->   Operation 2599 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2600 [1/1] (0.70ns)   --->   "%add_ln813_375 = add i7 %sext_ln17_205, i7 %sext_ln17_288"   --->   Operation 2600 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_376 = add i8 %zext_ln818_67, i8 %sext_ln17_365"   --->   Operation 2601 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2602 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_377 = add i8 %add_ln813_376, i8 %sext_ln17_300"   --->   Operation 2602 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2603 [1/1] (0.71ns)   --->   "%add_ln813_383 = add i10 %zext_ln17_22, i10 %zext_ln17_84"   --->   Operation 2603 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2604 [1/1] (0.71ns)   --->   "%add_ln813_384 = add i10 %zext_ln17_129, i10 %zext_ln17_152"   --->   Operation 2604 'add' 'add_ln813_384' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2605 [1/1] (0.71ns)   --->   "%add_ln813_386 = add i10 %zext_ln17_155, i10 %zext_ln17_170"   --->   Operation 2605 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2606 [1/1] (0.71ns)   --->   "%add_ln813_387 = add i10 %zext_ln17_178, i10 %zext_ln17_223"   --->   Operation 2606 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2607 [1/1] (0.71ns)   --->   "%add_ln813_390 = add i10 %zext_ln17_229, i10 %zext_ln17_242"   --->   Operation 2607 'add' 'add_ln813_390' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2608 [1/1] (0.71ns)   --->   "%add_ln813_391 = add i9 %trunc_ln17_250, i9 %zext_ln17_6"   --->   Operation 2608 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2609 [1/1] (0.70ns)   --->   "%add_ln813_393 = add i9 %zext_ln17_31, i9 %zext_ln17_34"   --->   Operation 2609 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2610 [1/1] (0.70ns)   --->   "%add_ln813_394 = add i9 %zext_ln17_49, i9 %zext_ln17_56"   --->   Operation 2610 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2611 [1/1] (0.70ns)   --->   "%add_ln813_398 = add i9 %zext_ln17_87, i9 %zext_ln17_120"   --->   Operation 2611 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2612 [1/1] (0.70ns)   --->   "%add_ln813_399 = add i9 %zext_ln17_138, i9 %zext_ln17_159"   --->   Operation 2612 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2613 [1/1] (0.70ns)   --->   "%add_ln813_401 = add i8 %trunc_ln17_222, i8 %zext_ln17_65"   --->   Operation 2613 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2614 [1/1] (0.70ns)   --->   "%add_ln813_402 = add i8 %zext_ln17_133, i8 %zext_ln17_166"   --->   Operation 2614 'add' 'add_ln813_402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2615 [1/1] (0.73ns)   --->   "%add_ln813_405 = add i12 %zext_ln818_164, i12 %sext_ln17_159"   --->   Operation 2615 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2616 [1/1] (0.72ns)   --->   "%add_ln813_408 = add i11 %zext_ln818_116, i11 %sext_ln17_2"   --->   Operation 2616 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2617 [1/1] (0.72ns)   --->   "%add_ln813_409 = add i11 %sext_ln17_45, i11 %sext_ln17_48"   --->   Operation 2617 'add' 'add_ln813_409' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2618 [1/1] (0.72ns)   --->   "%add_ln813_414 = add i11 %sext_ln17_62, i11 %sext_ln17_74"   --->   Operation 2618 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2619 [1/1] (0.72ns)   --->   "%add_ln813_415 = add i11 %sext_ln17_99, i11 %sext_ln17_105"   --->   Operation 2619 'add' 'add_ln813_415' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2620 [1/1] (0.72ns)   --->   "%add_ln813_417 = add i11 %sext_ln17_123, i11 %sext_ln17_129"   --->   Operation 2620 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2621 [1/1] (0.72ns)   --->   "%add_ln813_418 = add i11 %sext_ln17_137, i11 %sext_ln17_199"   --->   Operation 2621 'add' 'add_ln813_418' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2622 [1/1] (0.72ns)   --->   "%add_ln813_421 = add i11 %sext_ln17_244, i11 %sext_ln17_258"   --->   Operation 2622 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2623 [1/1] (0.72ns)   --->   "%add_ln813_422 = add i11 %sext_ln17_263, i11 %sext_ln17_279"   --->   Operation 2623 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2624 [1/1] (0.72ns)   --->   "%add_ln813_424 = add i11 %sext_ln17_301, i11 %sext_ln17_341"   --->   Operation 2624 'add' 'add_ln813_424' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2625 [1/1] (0.72ns)   --->   "%add_ln813_425 = add i12 %sext_ln17_353, i12 %zext_ln17_12"   --->   Operation 2625 'add' 'add_ln813_425' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2626 [1/1] (0.71ns)   --->   "%add_ln813_430 = add i10 %sext_ln17_142, i10 %sext_ln17_194"   --->   Operation 2626 'add' 'add_ln813_430' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2627 [1/1] (0.71ns)   --->   "%add_ln813_432 = add i10 %sext_ln17_224, i10 %sext_ln17_284"   --->   Operation 2627 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2628 [1/1] (0.71ns)   --->   "%add_ln813_433 = add i10 %sext_ln17_313, i10 %sext_ln17_324"   --->   Operation 2628 'add' 'add_ln813_433' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2629 [1/1] (0.70ns)   --->   "%add_ln813_436 = add i8 %zext_ln17_108, i8 174"   --->   Operation 2629 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2630 [1/1] (0.70ns)   --->   "%add_ln813_437 = add i9 %sext_ln17_346, i9 %sext_ln17_360"   --->   Operation 2630 'add' 'add_ln813_437' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2631 [1/1] (0.70ns)   --->   "%add_ln813_440 = add i6 %sext_ln17_289, i6 %sext_ln17_27"   --->   Operation 2631 'add' 'add_ln813_440' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i6 %add_ln813_440"   --->   Operation 2632 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2633 [1/1] (0.70ns)   --->   "%add_ln813_441 = add i8 %sext_ln813_262, i8 %sext_ln17_152"   --->   Operation 2633 'add' 'add_ln813_441' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2634 [1/1] (0.71ns)   --->   "%add_ln813_447 = add i10 %zext_ln17_46, i10 %zext_ln17_60"   --->   Operation 2634 'add' 'add_ln813_447' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2635 [1/1] (0.71ns)   --->   "%add_ln813_448 = add i10 %zext_ln17_66, i10 %zext_ln17_88"   --->   Operation 2635 'add' 'add_ln813_448' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2636 [1/1] (0.71ns)   --->   "%add_ln813_450 = add i10 %zext_ln17_101, i10 %zext_ln17_117"   --->   Operation 2636 'add' 'add_ln813_450' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2637 [1/1] (0.71ns)   --->   "%add_ln813_451 = add i10 %zext_ln17_134, i10 %zext_ln17_144"   --->   Operation 2637 'add' 'add_ln813_451' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2638 [1/1] (0.71ns)   --->   "%add_ln813_454 = add i10 %zext_ln17_164, i10 %zext_ln17_181"   --->   Operation 2638 'add' 'add_ln813_454' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2639 [1/1] (0.71ns)   --->   "%add_ln813_455 = add i10 %zext_ln17_201, i10 %zext_ln17_211"   --->   Operation 2639 'add' 'add_ln813_455' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2640 [1/1] (0.71ns)   --->   "%add_ln813_457 = add i10 %zext_ln17_243, i10 %zext_ln17_259"   --->   Operation 2640 'add' 'add_ln813_457' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2641 [1/1] (0.70ns)   --->   "%add_ln813_458 = add i9 %zext_ln17_7, i9 %zext_ln17_17"   --->   Operation 2641 'add' 'add_ln813_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2642 [1/1] (0.70ns)   --->   "%add_ln813_462 = add i9 %zext_ln17_35, i9 %zext_ln17_39"   --->   Operation 2642 'add' 'add_ln813_462' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2643 [1/1] (0.70ns)   --->   "%add_ln813_463 = add i9 %zext_ln17_93, i9 %zext_ln17_105"   --->   Operation 2643 'add' 'add_ln813_463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2644 [1/1] (0.70ns)   --->   "%add_ln813_465 = add i9 %zext_ln17_109, i9 %zext_ln17_114"   --->   Operation 2644 'add' 'add_ln813_465' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2645 [1/1] (0.70ns)   --->   "%add_ln813_466 = add i9 %zext_ln17_171, i9 %zext_ln17_186"   --->   Operation 2645 'add' 'add_ln813_466' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2646 [1/1] (0.70ns)   --->   "%add_ln813_469 = add i8 %zext_ln17_156, i8 %zext_ln17_130"   --->   Operation 2646 'add' 'add_ln813_469' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2647 [1/1] (0.72ns)   --->   "%add_ln813_479 = add i11 %sext_ln17_22, i11 %sext_ln17_28"   --->   Operation 2647 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2648 [1/1] (0.72ns)   --->   "%add_ln813_481 = add i11 %sext_ln17_55, i11 %sext_ln17_93"   --->   Operation 2648 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2649 [1/1] (0.72ns)   --->   "%add_ln813_482 = add i11 %sext_ln17_166, i11 %sext_ln17_174"   --->   Operation 2649 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2650 [1/1] (0.72ns)   --->   "%add_ln813_485 = add i11 %sext_ln17_206, i11 %sext_ln17_218"   --->   Operation 2650 'add' 'add_ln813_485' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2651 [1/1] (0.72ns)   --->   "%add_ln813_486 = add i11 %sext_ln17_245, i11 %sext_ln17_251"   --->   Operation 2651 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2652 [1/1] (0.72ns)   --->   "%add_ln813_488 = add i11 %sext_ln17_270, i11 %sext_ln17_325"   --->   Operation 2652 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2653 [1/1] (0.72ns)   --->   "%add_ln813_489 = add i11 %sext_ln17_332, i11 %sext_ln17_342"   --->   Operation 2653 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2654 [1/1] (0.71ns)   --->   "%add_ln813_494 = add i10 %sext_ln17_63, i10 %sext_ln17_87"   --->   Operation 2654 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2655 [1/1] (0.71ns)   --->   "%add_ln813_496 = add i10 %sext_ln17_111, i10 %sext_ln17_314"   --->   Operation 2655 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2656 [1/1] (0.71ns)   --->   "%add_ln813_497 = add i10 %sext_ln17_321, i10 %sext_ln17_366"   --->   Operation 2656 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2657 [1/1] (0.70ns)   --->   "%add_ln813_500 = add i9 %sext_ln17_33, i9 394"   --->   Operation 2657 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2658 [1/1] (0.70ns)   --->   "%add_ln813_501 = add i9 %sext_ln17_100, i9 %sext_ln17_106"   --->   Operation 2658 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2659 [1/1] (0.70ns)   --->   "%add_ln813_503 = add i9 %sext_ln17_285, i9 %sext_ln17_297"   --->   Operation 2659 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2660 [1/1] (0.70ns)   --->   "%add_ln813_504 = add i8 %sext_ln17_302, i8 %zext_ln818_166"   --->   Operation 2660 'add' 'add_ln813_504' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i8 %add_ln813_504"   --->   Operation 2661 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2662 [1/1] (0.70ns)   --->   "%add_ln813_505 = add i9 %sext_ln813_297, i9 %sext_ln17_233"   --->   Operation 2662 'add' 'add_ln813_505' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2663 [1/1] (0.71ns)   --->   "%add_ln813_511 = add i10 %zext_ln17_8, i10 %zext_ln17_13"   --->   Operation 2663 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2664 [1/1] (0.71ns)   --->   "%add_ln813_512 = add i10 %zext_ln17_61, i10 %zext_ln17_76"   --->   Operation 2664 'add' 'add_ln813_512' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2665 [1/1] (0.71ns)   --->   "%add_ln813_514 = add i10 %zext_ln17_110, i10 %zext_ln17_123"   --->   Operation 2665 'add' 'add_ln813_514' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2666 [1/1] (0.71ns)   --->   "%add_ln813_515 = add i10 %zext_ln17_139, i10 %zext_ln17_153"   --->   Operation 2666 'add' 'add_ln813_515' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2667 [1/1] (0.71ns)   --->   "%add_ln813_518 = add i10 %zext_ln17_192, i10 %zext_ln17_196"   --->   Operation 2667 'add' 'add_ln813_518' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2668 [1/1] (0.71ns)   --->   "%add_ln813_519 = add i10 %zext_ln17_265, i10 %zext_ln17_18"   --->   Operation 2668 'add' 'add_ln813_519' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2669 [1/1] (0.70ns)   --->   "%add_ln813_521 = add i9 %zext_ln17_27, i9 %zext_ln17_40"   --->   Operation 2669 'add' 'add_ln813_521' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2670 [1/1] (0.70ns)   --->   "%add_ln813_522 = add i9 %zext_ln17_50, i9 %zext_ln17_57"   --->   Operation 2670 'add' 'add_ln813_522' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2671 [1/1] (0.70ns)   --->   "%add_ln813_526 = add i9 %zext_ln17_89, i9 %zext_ln17_102"   --->   Operation 2671 'add' 'add_ln813_526' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2672 [1/1] (0.70ns)   --->   "%add_ln813_527 = add i9 %zext_ln17_131, i9 %zext_ln17_215"   --->   Operation 2672 'add' 'add_ln813_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2673 [1/1] (0.70ns)   --->   "%add_ln813_529 = add i9 %zext_ln17_230, i9 %zext_ln17_251"   --->   Operation 2673 'add' 'add_ln813_529' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2674 [1/1] (0.70ns)   --->   "%add_ln813_530 = add i8 %zext_ln17_52, i8 %zext_ln17_149"   --->   Operation 2674 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2675 [1/1] (0.70ns)   --->   "%add_ln813_533 = add i8 %zext_ln17_237, i8 %zext_ln17_202"   --->   Operation 2675 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2676 [1/1] (0.72ns)   --->   "%add_ln813_534 = add i11 %sext_ln17_4, i11 %sext_ln17_34"   --->   Operation 2676 'add' 'add_ln813_534' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2677 [1/1] (0.72ns)   --->   "%add_ln813_536 = add i11 %sext_ln17_40, i11 %sext_ln17_112"   --->   Operation 2677 'add' 'add_ln813_536' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2678 [1/1] (0.72ns)   --->   "%add_ln813_537 = add i11 %sext_ln17_143, i11 %sext_ln17_195"   --->   Operation 2678 'add' 'add_ln813_537' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2679 [1/1] (0.72ns)   --->   "%add_ln813_542 = add i11 %sext_ln17_219, i11 %sext_ln17_246"   --->   Operation 2679 'add' 'add_ln813_542' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2680 [1/1] (0.72ns)   --->   "%add_ln813_543 = add i11 %sext_ln17_252, i11 %sext_ln17_264"   --->   Operation 2680 'add' 'add_ln813_543' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2681 [1/1] (0.72ns)   --->   "%add_ln813_545 = add i11 %sext_ln17_290, i11 %sext_ln17_308"   --->   Operation 2681 'add' 'add_ln813_545' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2682 [1/1] (0.72ns)   --->   "%add_ln813_546 = add i11 %sext_ln17_315, i11 %sext_ln17_326"   --->   Operation 2682 'add' 'add_ln813_546' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2683 [1/1] (0.71ns)   --->   "%add_ln813_550 = add i10 %sext_ln17_88, i10 %sext_ln17_94"   --->   Operation 2683 'add' 'add_ln813_550' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2684 [1/1] (0.71ns)   --->   "%add_ln813_552 = add i10 %sext_ln17_107, i10 %sext_ln17_124"   --->   Operation 2684 'add' 'add_ln813_552' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2685 [1/1] (0.71ns)   --->   "%add_ln813_553 = add i10 %sext_ln17_131, i10 %sext_ln17_153"   --->   Operation 2685 'add' 'add_ln813_553' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2686 [1/1] (0.71ns)   --->   "%add_ln813_557 = add i10 %sext_ln17_160, i10 %sext_ln17_167"   --->   Operation 2686 'add' 'add_ln813_557' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2687 [1/1] (0.71ns)   --->   "%add_ln813_558 = add i10 %sext_ln17_225, i10 %sext_ln17_259"   --->   Operation 2687 'add' 'add_ln813_558' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2688 [1/1] (0.71ns)   --->   "%add_ln813_560 = add i10 %sext_ln17_286, i10 %sext_ln17_343"   --->   Operation 2688 'add' 'add_ln813_560' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2689 [1/1] (0.71ns)   --->   "%add_ln813_561 = add i10 %sext_ln17_355, i10 %sext_ln17_361"   --->   Operation 2689 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2690 [1/1] (0.70ns)   --->   "%add_ln813_564 = add i9 %sext_ln17_23, i9 %sext_ln17_49"   --->   Operation 2690 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2691 [1/1] (0.70ns)   --->   "%add_ln813_565 = add i9 %sext_ln17_80, i9 %sext_ln17_184"   --->   Operation 2691 'add' 'add_ln813_565' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2692 [1/1] (0.70ns)   --->   "%add_ln813_567 = add i9 %sext_ln17_303, i9 %sext_ln17_212"   --->   Operation 2692 'add' 'add_ln813_567' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2693 [1/1] (0.70ns)   --->   "%add_ln813_568 = add i7 %sext_ln17_336, i7 3"   --->   Operation 2693 'add' 'add_ln813_568' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln813_336 = sext i7 %add_ln813_568"   --->   Operation 2694 'sext' 'sext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2695 [1/1] (0.70ns)   --->   "%add_ln813_569 = add i8 %sext_ln813_336, i8 %sext_ln17_232"   --->   Operation 2695 'add' 'add_ln813_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2696 [1/1] (0.70ns)   --->   "%add_ln813_575 = add i7 %trunc_ln17_10, i7 105"   --->   Operation 2696 'add' 'add_ln813_575' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln813_342 = sext i7 %add_ln813_575"   --->   Operation 2697 'sext' 'sext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2698 [1/1] (0.71ns)   --->   "%add_ln813_576 = add i10 %sext_ln813_342, i10 %zext_ln17_4"   --->   Operation 2698 'add' 'add_ln813_576' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln813_343 = sext i10 %add_ln813_576"   --->   Operation 2699 'sext' 'sext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2700 [1/1] (0.71ns)   --->   "%add_ln813_577 = add i10 %zext_ln17_77, i10 %zext_ln17_140"   --->   Operation 2700 'add' 'add_ln813_577' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2701 [1/1] (0.71ns)   --->   "%add_ln813_579 = add i10 %zext_ln17_193, i10 %zext_ln17_206"   --->   Operation 2701 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2702 [1/1] (0.71ns)   --->   "%add_ln813_580 = add i10 %zext_ln17_235, i10 %zext_ln17_238"   --->   Operation 2702 'add' 'add_ln813_580' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2703 [1/1] (0.71ns)   --->   "%add_ln813_583 = add i10 %zext_ln17_246, i10 %zext_ln17_255"   --->   Operation 2703 'add' 'add_ln813_583' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2704 [1/1] (0.70ns)   --->   "%add_ln813_584 = add i9 %zext_ln17_23, i9 %zext_ln17_41"   --->   Operation 2704 'add' 'add_ln813_584' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2705 [1/1] (0.70ns)   --->   "%add_ln813_586 = add i9 %zext_ln17_150, i9 %zext_ln17_167"   --->   Operation 2705 'add' 'add_ln813_586' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2706 [1/1] (0.70ns)   --->   "%add_ln813_587 = add i9 %zext_ln17_263, i9 %zext_ln17_47"   --->   Operation 2706 'add' 'add_ln813_587' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2707 [1/1] (0.70ns)   --->   "%add_ln813_591 = add i8 %zext_ln17_73, i8 %zext_ln17_111"   --->   Operation 2707 'add' 'add_ln813_591' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2708 [1/1] (0.70ns)   --->   "%add_ln813_592 = add i8 %zext_ln17_124, i8 %zext_ln17_216"   --->   Operation 2708 'add' 'add_ln813_592' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2709 [1/1] (0.70ns)   --->   "%add_ln813_594 = add i7 %zext_ln17_160, i7 %zext_ln17_197"   --->   Operation 2709 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2710 [1/1] (0.72ns)   --->   "%add_ln813_598 = add i11 %sext_ln813_343, i11 %sext_ln17_18"   --->   Operation 2710 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2711 [1/1] (0.72ns)   --->   "%add_ln813_599 = add i11 %sext_ln17_41, i11 %sext_ln17_69"   --->   Operation 2711 'add' 'add_ln813_599' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2712 [1/1] (0.72ns)   --->   "%add_ln813_601 = add i11 %sext_ln17_113, i11 %sext_ln17_132"   --->   Operation 2712 'add' 'add_ln813_601' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2713 [1/1] (0.72ns)   --->   "%add_ln813_602 = add i11 %sext_ln17_138, i11 %sext_ln17_144"   --->   Operation 2713 'add' 'add_ln813_602' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2714 [1/1] (0.72ns)   --->   "%add_ln813_607 = add i11 %sext_ln17_178, i11 %sext_ln17_207"   --->   Operation 2714 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2715 [1/1] (0.72ns)   --->   "%add_ln813_608 = add i11 %sext_ln17_213, i11 %sext_ln17_239"   --->   Operation 2715 'add' 'add_ln813_608' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2716 [1/1] (0.72ns)   --->   "%add_ln813_610 = add i11 %sext_ln17_247, i11 %sext_ln17_265"   --->   Operation 2716 'add' 'add_ln813_610' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2717 [1/1] (0.72ns)   --->   "%add_ln813_611 = add i11 %sext_ln17_280, i11 %sext_ln17_337"   --->   Operation 2717 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2718 [1/1] (0.71ns)   --->   "%add_ln813_615 = add i10 %sext_ln17_35, i10 %sext_ln17_64"   --->   Operation 2718 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2719 [1/1] (0.71ns)   --->   "%add_ln813_617 = add i10 %sext_ln17_89, i10 %sext_ln17_118"   --->   Operation 2719 'add' 'add_ln813_617' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2720 [1/1] (0.71ns)   --->   "%add_ln813_618 = add i10 %sext_ln17_154, i10 %sext_ln17_196"   --->   Operation 2720 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2721 [1/1] (0.71ns)   --->   "%add_ln813_622 = add i10 %sext_ln17_226, i10 %sext_ln17_253"   --->   Operation 2721 'add' 'add_ln813_622' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2722 [1/1] (0.71ns)   --->   "%add_ln813_623 = add i10 %sext_ln17_291, i10 %sext_ln17_316"   --->   Operation 2722 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2723 [1/1] (0.71ns)   --->   "%add_ln813_625 = add i10 %sext_ln17_372, i10 %sext_ln17_13"   --->   Operation 2723 'add' 'add_ln813_625' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2724 [1/1] (0.70ns)   --->   "%add_ln813_626 = add i9 %sext_ln17_75, i9 %sext_ln17_125"   --->   Operation 2724 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2725 [1/1] (0.70ns)   --->   "%add_ln813_629 = add i9 %sext_ln17_161, i9 %sext_ln17_260"   --->   Operation 2725 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2726 [1/1] (0.70ns)   --->   "%add_ln813_630 = add i8 %sext_ln17_108, i8 %sext_ln17_81"   --->   Operation 2726 'add' 'add_ln813_630' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2727 [1/1] (0.70ns)   --->   "%add_ln813_633 = add i6 %sext_ln17_304, i6 %sext_ln17_56"   --->   Operation 2727 'add' 'add_ln813_633' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i11 %mult_V_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2728 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i11 %mult_V_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2729 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i6 %trunc_ln17_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2730 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i11 %mult_V_10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2731 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i10 %mult_V_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2732 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i10 %mult_V_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2733 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i10 %mult_V_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2734 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i7 %mult_V_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2735 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln17_24 = zext i9 %trunc_ln17_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2736 'zext' 'zext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2737 [1/1] (0.00ns)   --->   "%zext_ln17_28 = zext i3 %mult_V_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2737 'zext' 'zext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln17_68 = sext i11 %mult_V_68" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2738 'sext' 'sext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln17_59 = zext i9 %trunc_ln17_59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2739 'zext' 'zext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln17_68 = zext i10 %trunc_ln17_67" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2740 'zext' 'zext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln17_86 = sext i9 %mult_V_86" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2741 'sext' 'sext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln17_92 = sext i10 %mult_V_92" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2742 'sext' 'sext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln17_72 = zext i5 %mult_V_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2743 'zext' 'zext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln17_128 = sext i3 %mult_V_129" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2744 'sext' 'sext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln17_97 = zext i10 %sext_ln17_128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2745 'zext' 'zext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2746 [1/1] (0.00ns)   --->   "%shl_ln818_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_76, i5 0"   --->   Operation 2746 'bitconcatenate' 'shl_ln818_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2747 [1/1] (0.00ns)   --->   "%zext_ln818_53 = zext i11 %shl_ln818_13"   --->   Operation 2747 'zext' 'zext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2748 [1/1] (0.00ns)   --->   "%shl_ln818_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_76, i3 0"   --->   Operation 2748 'bitconcatenate' 'shl_ln818_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2749 [1/1] (0.00ns)   --->   "%zext_ln818_54 = zext i9 %shl_ln818_14"   --->   Operation 2749 'zext' 'zext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2750 [1/1] (0.73ns)   --->   "%sub_ln818_4 = sub i12 %zext_ln818_53, i12 %zext_ln818_54"   --->   Operation 2750 'sub' 'sub_ln818_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2751 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln818_4, i32 6, i32 11"   --->   Operation 2751 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln17_130 = sext i6 %mult_V_131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2752 'sext' 'sext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln17_98 = zext i10 %sext_ln17_130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2753 'zext' 'zext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln17_99 = zext i9 %trunc_ln17_94" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2754 'zext' 'zext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln17_140 = sext i8 %mult_V_142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2755 'sext' 'sext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln17_106 = zext i9 %trunc_ln17_101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2756 'zext' 'zext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln17_113 = zext i10 %trunc_ln17_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2757 'zext' 'zext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln17_115 = zext i10 %trunc_ln17_110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2758 'zext' 'zext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln17_121 = zext i10 %trunc_ln17_116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2759 'zext' 'zext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln17_172 = sext i11 %mult_V_174" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2760 'sext' 'sext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln17_173 = sext i11 %mult_V_175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2761 'sext' 'sext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln17_176 = sext i6 %mult_V_178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2762 'sext' 'sext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln17_125 = zext i10 %sext_ln17_176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2763 'zext' 'zext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln17_185 = sext i11 %mult_V_187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2764 'sext' 'sext_ln17_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln17_189 = sext i11 %mult_V_191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2765 'sext' 'sext_ln17_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln17_200 = sext i11 %mult_V_202" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2766 'sext' 'sext_ln17_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln17_223 = sext i6 %mult_V_225" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2767 'sext' 'sext_ln17_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln17_163 = zext i10 %sext_ln17_223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2768 'zext' 'zext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln17_238 = sext i4 %mult_V_239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2769 'sext' 'sext_ln17_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2770 [1/1] (0.00ns)   --->   "%zext_ln17_172 = zext i10 %sext_ln17_238" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2770 'zext' 'zext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln17_248 = sext i11 %mult_V_249" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2771 'sext' 'sext_ln17_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln818_108 = zext i6 %p_read_53"   --->   Operation 2772 'zext' 'zext_ln818_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2773 [1/1] (0.00ns)   --->   "%shl_ln818_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_53, i8 0"   --->   Operation 2773 'bitconcatenate' 'shl_ln818_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln818_111 = zext i14 %shl_ln818_25"   --->   Operation 2774 'zext' 'zext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2775 [1/1] (0.00ns)   --->   "%shl_ln818_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_read_53, i6 0"   --->   Operation 2775 'bitconcatenate' 'shl_ln818_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln818_112 = zext i12 %shl_ln818_26"   --->   Operation 2776 'zext' 'zext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln818_113 = zext i12 %shl_ln818_26"   --->   Operation 2777 'zext' 'zext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2778 [1/1] (0.76ns)   --->   "%sub_ln818_9 = sub i15 %zext_ln818_111, i15 %zext_ln818_113"   --->   Operation 2778 'sub' 'sub_ln818_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2779 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %sub_ln818_9, i32 6, i32 14"   --->   Operation 2779 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln17_266 = sext i9 %mult_V_267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2780 'sext' 'sext_ln17_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln17_187 = zext i10 %sext_ln17_266" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2781 'zext' 'zext_ln17_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln17_188 = zext i4 %mult_V_268" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2782 'zext' 'zext_ln17_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2783 [1/1] (0.74ns)   --->   "%sub_ln818_10 = sub i13 %zext_ln818_112, i13 %zext_ln818_108"   --->   Operation 2783 'sub' 'sub_ln818_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2784 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %sub_ln818_10, i32 6, i32 12"   --->   Operation 2784 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln17_267 = sext i7 %mult_V_269" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2785 'sext' 'sext_ln17_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln17_189 = zext i10 %sext_ln17_267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2786 'zext' 'zext_ln17_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln17_268 = sext i11 %mult_V_270" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2787 'sext' 'sext_ln17_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2788 [1/1] (0.00ns)   --->   "%mult_V_272 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_53, i2 0"   --->   Operation 2788 'bitconcatenate' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln17_191 = zext i8 %mult_V_272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2789 'zext' 'zext_ln17_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln17_275 = sext i11 %mult_V_279" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2790 'sext' 'sext_ln17_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln17_295 = sext i11 %mult_V_299" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2791 'sext' 'sext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln17_296 = sext i7 %mult_V_300" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2792 'sext' 'sext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln17_214 = zext i10 %sext_ln17_296" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2793 'zext' 'zext_ln17_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln17_218 = zext i5 %mult_V_304" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2794 'zext' 'zext_ln17_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2795 [1/1] (0.00ns)   --->   "%shl_ln818_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_46, i5 0"   --->   Operation 2795 'bitconcatenate' 'shl_ln818_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln818_135 = zext i11 %shl_ln818_33"   --->   Operation 2796 'zext' 'zext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2797 [1/1] (0.00ns)   --->   "%shl_ln818_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_46, i3 0"   --->   Operation 2797 'bitconcatenate' 'shl_ln818_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln818_136 = zext i9 %shl_ln818_34"   --->   Operation 2798 'zext' 'zext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2799 [1/1] (0.73ns)   --->   "%add_ln818_12 = add i12 %zext_ln818_135, i12 %zext_ln818_136"   --->   Operation 2799 'add' 'add_ln818_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2800 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln818_12, i32 6, i32 11"   --->   Operation 2800 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2801 [1/1] (0.00ns)   --->   "%zext_ln818_137 = zext i6 %mult_V_313"   --->   Operation 2801 'zext' 'zext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln17_309 = sext i6 %mult_V_315" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2802 'sext' 'sext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2803 [1/1] (0.00ns)   --->   "%zext_ln818_146 = zext i6 %mult_V_328"   --->   Operation 2803 'zext' 'zext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2804 [1/1] (0.00ns)   --->   "%shl_ln818_39 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %p_read_43, i7 0"   --->   Operation 2804 'bitconcatenate' 'shl_ln818_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln818_148 = zext i13 %shl_ln818_39"   --->   Operation 2805 'zext' 'zext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2806 [1/1] (0.00ns)   --->   "%shl_ln818_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_43, i5 0"   --->   Operation 2806 'bitconcatenate' 'shl_ln818_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln818_149 = zext i11 %shl_ln818_40"   --->   Operation 2807 'zext' 'zext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2808 [1/1] (0.75ns)   --->   "%sub_ln818_12 = sub i14 %zext_ln818_148, i14 %zext_ln818_149"   --->   Operation 2808 'sub' 'sub_ln818_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2809 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %sub_ln818_12, i32 6, i32 13"   --->   Operation 2809 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln17_323 = sext i8 %mult_V_330" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2810 'sext' 'sext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln17_232 = zext i10 %sext_ln17_323" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2811 'zext' 'zext_ln17_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2812 [1/1] (0.00ns)   --->   "%zext_ln17_240 = zext i7 %trunc_ln17_226" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2812 'zext' 'zext_ln17_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln17_347 = sext i11 %mult_V_354" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2813 'sext' 'sext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln17_348 = sext i10 %mult_V_355" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2814 'sext' 'sext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln17_354 = sext i10 %mult_V_361" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2815 'sext' 'sext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln17_356 = sext i10 %mult_V_363" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2816 'sext' 'sext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2817 [1/1] (0.00ns)   --->   "%shl_ln818_43 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %p_read_37, i8 0"   --->   Operation 2817 'bitconcatenate' 'shl_ln818_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2818 [1/1] (0.00ns)   --->   "%zext_ln818_158 = zext i14 %shl_ln818_43"   --->   Operation 2818 'zext' 'zext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2819 [1/1] (0.00ns)   --->   "%shl_ln818_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_37, i2 0"   --->   Operation 2819 'bitconcatenate' 'shl_ln818_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln818_159 = zext i8 %shl_ln818_44"   --->   Operation 2820 'zext' 'zext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2821 [1/1] (0.76ns)   --->   "%sub_ln818_14 = sub i15 %zext_ln818_158, i15 %zext_ln818_159"   --->   Operation 2821 'sub' 'sub_ln818_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2822 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %sub_ln818_14, i32 6, i32 14"   --->   Operation 2822 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln17_357 = sext i9 %mult_V_364" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2823 'sext' 'sext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln17_257 = zext i10 %sext_ln17_357" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2824 'zext' 'zext_ln17_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln17_362 = sext i7 %mult_V_369" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2825 'sext' 'sext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln17_260 = zext i10 %sext_ln17_362" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2826 'zext' 'zext_ln17_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln17_367 = sext i10 %mult_V_375" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2827 'sext' 'sext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2828 [1/1] (0.72ns)   --->   "%add_ln813_1 = add i10 %trunc_ln17_147, i10 %zext_ln17_24"   --->   Operation 2828 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2829 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i10 %add_ln813_1"   --->   Operation 2829 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2830 [1/1] (0.72ns)   --->   "%add_ln813_2 = add i11 %zext_ln813, i11 %zext_ln17_115"   --->   Operation 2830 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i11 %add_ln813_2"   --->   Operation 2831 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i10 %add_ln813_3"   --->   Operation 2832 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2833 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i10 %add_ln813_4"   --->   Operation 2833 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2834 [1/1] (0.72ns)   --->   "%add_ln813_5 = add i11 %zext_ln813_4, i11 %zext_ln813_3"   --->   Operation 2834 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i11 %add_ln813_5"   --->   Operation 2835 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2836 [1/1] (0.73ns)   --->   "%add_ln813_6 = add i12 %zext_ln813_5, i12 %zext_ln813_2"   --->   Operation 2836 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i10 %add_ln813_7"   --->   Operation 2837 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2838 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i10 %add_ln813_8"   --->   Operation 2838 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2839 [1/1] (0.72ns)   --->   "%add_ln813_9 = add i11 %zext_ln813_8, i11 %zext_ln813_7"   --->   Operation 2839 'add' 'add_ln813_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i11 %add_ln813_9"   --->   Operation 2840 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2841 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i9 %add_ln813_10"   --->   Operation 2841 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i9 %add_ln813_11"   --->   Operation 2842 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2843 [1/1] (0.71ns)   --->   "%add_ln813_12 = add i10 %zext_ln813_11, i10 %zext_ln813_10"   --->   Operation 2843 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i10 %add_ln813_12"   --->   Operation 2844 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2845 [1/1] (0.73ns)   --->   "%add_ln813_13 = add i12 %zext_ln813_12, i12 %zext_ln813_9"   --->   Operation 2845 'add' 'add_ln813_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2846 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i8 %add_ln813_15"   --->   Operation 2846 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i8 %add_ln813_16"   --->   Operation 2847 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2848 [1/1] (0.70ns)   --->   "%add_ln813_17 = add i9 %zext_ln813_16, i9 %zext_ln813_15"   --->   Operation 2848 'add' 'add_ln813_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i9 %add_ln813_17"   --->   Operation 2849 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i8 %add_ln813_20"   --->   Operation 2850 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2851 [1/1] (0.71ns)   --->   "%add_ln813_21 = add i10 %zext_ln813_19, i10 %zext_ln813_17"   --->   Operation 2851 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i10 %add_ln813_21"   --->   Operation 2852 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i11 %add_ln813_22"   --->   Operation 2853 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i11 %add_ln813_23"   --->   Operation 2854 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2855 [1/1] (0.73ns)   --->   "%add_ln813_24 = add i12 %sext_ln813_10, i12 %sext_ln813_9"   --->   Operation 2855 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i12 %add_ln813_24"   --->   Operation 2856 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i11 %add_ln813_25"   --->   Operation 2857 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i11 %add_ln813_26"   --->   Operation 2858 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2859 [1/1] (0.73ns)   --->   "%add_ln813_27 = add i12 %sext_ln813_13, i12 %sext_ln813_12"   --->   Operation 2859 'add' 'add_ln813_27' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i12 %add_ln813_27"   --->   Operation 2860 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2861 [1/1] (0.74ns)   --->   "%add_ln813_28 = add i13 %sext_ln813_14, i13 %sext_ln813_11"   --->   Operation 2861 'add' 'add_ln813_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i13 %add_ln813_28"   --->   Operation 2862 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2863 [1/1] (0.75ns)   --->   "%add_ln813_29 = add i14 %sext_ln813_15, i14 %zext_ln813_20"   --->   Operation 2863 'add' 'add_ln813_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i11 %add_ln813_31"   --->   Operation 2864 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i11 %add_ln813_32"   --->   Operation 2865 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2866 [1/1] (0.73ns)   --->   "%add_ln813_33 = add i12 %sext_ln813_19, i12 %sext_ln813_18"   --->   Operation 2866 'add' 'add_ln813_33' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i12 %add_ln813_33"   --->   Operation 2867 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i11 %add_ln813_34"   --->   Operation 2868 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i11 %add_ln813_35"   --->   Operation 2869 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2870 [1/1] (0.73ns)   --->   "%add_ln813_36 = add i12 %sext_ln813_22, i12 %sext_ln813_21"   --->   Operation 2870 'add' 'add_ln813_36' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i12 %add_ln813_36"   --->   Operation 2871 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2872 [1/1] (0.74ns)   --->   "%add_ln813_37 = add i13 %sext_ln813_23, i13 %sext_ln813_20"   --->   Operation 2872 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i13 %add_ln813_37"   --->   Operation 2873 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i11 %add_ln813_38"   --->   Operation 2874 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i11 %add_ln813_39"   --->   Operation 2875 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2876 [1/1] (0.73ns)   --->   "%add_ln813_40 = add i12 %sext_ln813_26, i12 %sext_ln813_25"   --->   Operation 2876 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i12 %add_ln813_40"   --->   Operation 2877 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i11 %add_ln813_41"   --->   Operation 2878 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i11 %add_ln813_42"   --->   Operation 2879 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2880 [1/1] (0.73ns)   --->   "%add_ln813_43 = add i12 %sext_ln813_29, i12 %sext_ln813_28"   --->   Operation 2880 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i12 %add_ln813_43"   --->   Operation 2881 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2882 [1/1] (0.74ns)   --->   "%add_ln813_44 = add i13 %sext_ln813_30, i13 %sext_ln813_27"   --->   Operation 2882 'add' 'add_ln813_44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i13 %add_ln813_44"   --->   Operation 2883 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2884 [1/1] (0.75ns)   --->   "%add_ln813_45 = add i14 %sext_ln813_31, i14 %sext_ln813_24"   --->   Operation 2884 'add' 'add_ln813_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_46 = add i12 %sext_ln17_356, i12 %zext_ln17_187"   --->   Operation 2885 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i10 %add_ln813_47"   --->   Operation 2886 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2887 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_48 = add i12 %sext_ln813_33, i12 %add_ln813_46"   --->   Operation 2887 'add' 'add_ln813_48' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i12 %add_ln813_48"   --->   Operation 2888 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i10 %add_ln813_49"   --->   Operation 2889 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i10 %add_ln813_50"   --->   Operation 2890 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2891 [1/1] (0.72ns)   --->   "%add_ln813_51 = add i11 %sext_ln813_36, i11 %sext_ln813_35"   --->   Operation 2891 'add' 'add_ln813_51' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i11 %add_ln813_51"   --->   Operation 2892 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_52 = add i13 %sext_ln813_37, i13 %sext_ln813_34"   --->   Operation 2893 'add' 'add_ln813_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i9 %add_ln813_53"   --->   Operation 2894 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i9 %add_ln813_54"   --->   Operation 2895 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2896 [1/1] (0.71ns)   --->   "%add_ln813_55 = add i10 %sext_ln813_39, i10 %sext_ln813_38"   --->   Operation 2896 'add' 'add_ln813_55' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i10 %add_ln813_55"   --->   Operation 2897 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i8 %add_ln813_56"   --->   Operation 2898 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i7 %add_ln813_57"   --->   Operation 2899 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2900 [1/1] (0.70ns)   --->   "%add_ln813_58 = add i9 %sext_ln813_42, i9 %sext_ln813_41"   --->   Operation 2900 'add' 'add_ln813_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i9 %add_ln813_58"   --->   Operation 2901 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2902 [1/1] (0.72ns)   --->   "%add_ln813_59 = add i11 %sext_ln813_43, i11 %sext_ln813_40"   --->   Operation 2902 'add' 'add_ln813_59' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i11 %add_ln813_59"   --->   Operation 2903 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2904 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_60 = add i13 %sext_ln813_44, i13 %add_ln813_52"   --->   Operation 2904 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2905 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i10 %add_ln813_64"   --->   Operation 2905 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i10 %add_ln813_65"   --->   Operation 2906 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2907 [1/1] (0.72ns)   --->   "%add_ln813_66 = add i11 %zext_ln813_22, i11 %zext_ln813_21"   --->   Operation 2907 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i11 %add_ln813_66"   --->   Operation 2908 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i10 %add_ln813_67"   --->   Operation 2909 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i10 %add_ln813_68"   --->   Operation 2910 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2911 [1/1] (0.72ns)   --->   "%add_ln813_69 = add i11 %zext_ln813_25, i11 %zext_ln813_24"   --->   Operation 2911 'add' 'add_ln813_69' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i11 %add_ln813_69"   --->   Operation 2912 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2913 [1/1] (0.73ns)   --->   "%add_ln813_70 = add i12 %zext_ln813_26, i12 %zext_ln813_23"   --->   Operation 2913 'add' 'add_ln813_70' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i12 %add_ln813_70"   --->   Operation 2914 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i10 %add_ln813_71"   --->   Operation 2915 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln813_29 = zext i10 %add_ln813_72"   --->   Operation 2916 'zext' 'zext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_73 = add i11 %zext_ln813_29, i11 %zext_ln813_28"   --->   Operation 2917 'add' 'add_ln813_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i9 %add_ln813_74"   --->   Operation 2918 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln813_31 = zext i9 %add_ln813_75"   --->   Operation 2919 'zext' 'zext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2920 [1/1] (0.71ns)   --->   "%add_ln813_76 = add i10 %zext_ln813_31, i10 %zext_ln813_30"   --->   Operation 2920 'add' 'add_ln813_76' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln813_32 = zext i10 %add_ln813_76"   --->   Operation 2921 'zext' 'zext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2922 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_77 = add i11 %zext_ln813_32, i11 %add_ln813_73"   --->   Operation 2922 'add' 'add_ln813_77' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i11 %add_ln813_77"   --->   Operation 2923 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2924 [1/1] (0.74ns)   --->   "%add_ln813_78 = add i13 %zext_ln813_33, i13 %zext_ln813_27"   --->   Operation 2924 'add' 'add_ln813_78' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln813_35 = zext i9 %add_ln813_79"   --->   Operation 2925 'zext' 'zext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln813_36 = zext i9 %add_ln813_80"   --->   Operation 2926 'zext' 'zext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2927 [1/1] (0.71ns)   --->   "%add_ln813_81 = add i10 %zext_ln813_36, i10 %zext_ln813_35"   --->   Operation 2927 'add' 'add_ln813_81' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i10 %add_ln813_81"   --->   Operation 2928 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln813_38 = zext i8 %add_ln813_82"   --->   Operation 2929 'zext' 'zext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i11 %add_ln813_83"   --->   Operation 2930 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_84 = add i12 %sext_ln813_47, i12 %zext_ln813_38"   --->   Operation 2931 'add' 'add_ln813_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2932 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_85 = add i12 %add_ln813_84, i12 %zext_ln813_37"   --->   Operation 2932 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i12 %add_ln813_85"   --->   Operation 2933 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i11 %add_ln813_86"   --->   Operation 2934 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i11 %add_ln813_87"   --->   Operation 2935 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2936 [1/1] (0.73ns)   --->   "%add_ln813_88 = add i12 %sext_ln813_50, i12 %sext_ln813_49"   --->   Operation 2936 'add' 'add_ln813_88' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i12 %add_ln813_88"   --->   Operation 2937 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i11 %add_ln813_89"   --->   Operation 2938 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2939 [1/1] (0.72ns)   --->   "%add_ln813_90 = add i11 %zext_ln17_125, i11 %zext_ln17_188"   --->   Operation 2939 'add' 'add_ln813_90' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln813_39 = zext i11 %add_ln813_90"   --->   Operation 2940 'zext' 'zext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2941 [1/1] (0.73ns)   --->   "%add_ln813_91 = add i13 %zext_ln813_39, i13 %sext_ln813_52"   --->   Operation 2941 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i13 %add_ln813_91"   --->   Operation 2942 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_92 = add i14 %sext_ln813_53, i14 %sext_ln813_51"   --->   Operation 2943 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2944 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_93 = add i14 %add_ln813_92, i14 %sext_ln813_48"   --->   Operation 2944 'add' 'add_ln813_93' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i10 %add_ln813_95"   --->   Operation 2945 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i10 %add_ln813_96"   --->   Operation 2946 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2947 [1/1] (0.72ns)   --->   "%add_ln813_97 = add i11 %sext_ln813_57, i11 %sext_ln813_56"   --->   Operation 2947 'add' 'add_ln813_97' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i11 %add_ln813_97"   --->   Operation 2948 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i10 %add_ln813_98"   --->   Operation 2949 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i10 %add_ln813_99"   --->   Operation 2950 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2951 [1/1] (0.72ns)   --->   "%add_ln813_100 = add i11 %sext_ln813_60, i11 %sext_ln813_59"   --->   Operation 2951 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i11 %add_ln813_100"   --->   Operation 2952 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2953 [1/1] (0.73ns)   --->   "%add_ln813_101 = add i12 %sext_ln813_61, i12 %sext_ln813_58"   --->   Operation 2953 'add' 'add_ln813_101' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i12 %add_ln813_101"   --->   Operation 2954 'sext' 'sext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln813_63 = sext i10 %add_ln813_102"   --->   Operation 2955 'sext' 'sext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln813_64 = sext i10 %add_ln813_103"   --->   Operation 2956 'sext' 'sext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2957 [1/1] (0.72ns)   --->   "%add_ln813_104 = add i11 %sext_ln813_64, i11 %sext_ln813_63"   --->   Operation 2957 'add' 'add_ln813_104' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln813_65 = sext i11 %add_ln813_104"   --->   Operation 2958 'sext' 'sext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i10 %add_ln813_105"   --->   Operation 2959 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i10 %add_ln813_106"   --->   Operation 2960 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2961 [1/1] (0.72ns)   --->   "%add_ln813_107 = add i11 %sext_ln813_67, i11 %sext_ln813_66"   --->   Operation 2961 'add' 'add_ln813_107' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i11 %add_ln813_107"   --->   Operation 2962 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2963 [1/1] (0.73ns)   --->   "%add_ln813_108 = add i12 %sext_ln813_68, i12 %sext_ln813_65"   --->   Operation 2963 'add' 'add_ln813_108' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln813_69 = sext i12 %add_ln813_108"   --->   Operation 2964 'sext' 'sext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2965 [1/1] (0.74ns)   --->   "%add_ln813_109 = add i13 %sext_ln813_69, i13 %sext_ln813_62"   --->   Operation 2965 'add' 'add_ln813_109' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln813_71 = sext i10 %add_ln813_110"   --->   Operation 2966 'sext' 'sext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln813_72 = sext i10 %add_ln813_111"   --->   Operation 2967 'sext' 'sext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2968 [1/1] (0.72ns)   --->   "%add_ln813_112 = add i11 %sext_ln813_72, i11 %sext_ln813_71"   --->   Operation 2968 'add' 'add_ln813_112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i11 %add_ln813_112"   --->   Operation 2969 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i9 %add_ln813_113"   --->   Operation 2970 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln813_75 = sext i9 %add_ln813_114"   --->   Operation 2971 'sext' 'sext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2972 [1/1] (0.71ns)   --->   "%add_ln813_115 = add i10 %sext_ln813_75, i10 %sext_ln813_74"   --->   Operation 2972 'add' 'add_ln813_115' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i10 %add_ln813_115"   --->   Operation 2973 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.73ns)   --->   "%add_ln813_116 = add i12 %sext_ln813_76, i12 %sext_ln813_73"   --->   Operation 2974 'add' 'add_ln813_116' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln813_77 = sext i12 %add_ln813_116"   --->   Operation 2975 'sext' 'sext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln813_40 = zext i8 %add_ln813_117"   --->   Operation 2976 'zext' 'zext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln813_78 = sext i8 %add_ln813_118"   --->   Operation 2977 'sext' 'sext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2978 [1/1] (0.70ns)   --->   "%add_ln813_119 = add i10 %sext_ln813_78, i10 %zext_ln813_40"   --->   Operation 2978 'add' 'add_ln813_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln813_79 = sext i10 %add_ln813_119"   --->   Operation 2979 'sext' 'sext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i8 %add_ln813_120"   --->   Operation 2980 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i8 %add_ln813_121"   --->   Operation 2981 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2982 [1/1] (0.70ns)   --->   "%add_ln813_122 = add i9 %sext_ln813_81, i9 %sext_ln813_80"   --->   Operation 2982 'add' 'add_ln813_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i9 %add_ln813_122"   --->   Operation 2983 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2984 [1/1] (0.72ns)   --->   "%add_ln813_123 = add i11 %sext_ln813_82, i11 %sext_ln813_79"   --->   Operation 2984 'add' 'add_ln813_123' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i11 %add_ln813_123"   --->   Operation 2985 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2986 [1/1] (0.74ns)   --->   "%add_ln813_124 = add i13 %sext_ln813_83, i13 %sext_ln813_77"   --->   Operation 2986 'add' 'add_ln813_124' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i8 %add_ln813_128"   --->   Operation 2987 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2988 [1/1] (0.70ns)   --->   "%add_ln813_129 = add i9 %sext_ln813_8, i9 %zext_ln17_9"   --->   Operation 2988 'add' 'add_ln813_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln813_86 = sext i9 %add_ln813_129"   --->   Operation 2989 'sext' 'sext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_130 = add i10 %zext_ln17_99, i10 %zext_ln17_106"   --->   Operation 2990 'add' 'add_ln813_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2991 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_131 = add i10 %add_ln813_130, i10 %zext_ln17_59"   --->   Operation 2991 'add' 'add_ln813_131' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln813_41 = zext i10 %add_ln813_131"   --->   Operation 2992 'zext' 'zext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln813_42 = zext i10 %add_ln813_132"   --->   Operation 2993 'zext' 'zext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln813_43 = zext i10 %add_ln813_133"   --->   Operation 2994 'zext' 'zext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2995 [1/1] (0.72ns)   --->   "%add_ln813_134 = add i11 %zext_ln813_43, i11 %zext_ln813_42"   --->   Operation 2995 'add' 'add_ln813_134' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln813_44 = zext i11 %add_ln813_134"   --->   Operation 2996 'zext' 'zext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2997 [1/1] (0.73ns)   --->   "%add_ln813_135 = add i12 %zext_ln813_44, i12 %zext_ln813_41"   --->   Operation 2997 'add' 'add_ln813_135' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln813_45 = zext i12 %add_ln813_135"   --->   Operation 2998 'zext' 'zext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2999 [1/1] (0.00ns)   --->   "%zext_ln813_46 = zext i10 %add_ln813_136"   --->   Operation 2999 'zext' 'zext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln813_47 = zext i10 %add_ln813_137"   --->   Operation 3000 'zext' 'zext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3001 [1/1] (0.72ns)   --->   "%add_ln813_138 = add i11 %zext_ln813_47, i11 %zext_ln813_46"   --->   Operation 3001 'add' 'add_ln813_138' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3002 [1/1] (0.00ns)   --->   "%zext_ln813_48 = zext i11 %add_ln813_138"   --->   Operation 3002 'zext' 'zext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln813_49 = zext i9 %add_ln813_139"   --->   Operation 3003 'zext' 'zext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3004 [1/1] (0.00ns)   --->   "%zext_ln813_50 = zext i9 %add_ln813_140"   --->   Operation 3004 'zext' 'zext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3005 [1/1] (0.71ns)   --->   "%add_ln813_141 = add i10 %zext_ln813_50, i10 %zext_ln813_49"   --->   Operation 3005 'add' 'add_ln813_141' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln813_51 = zext i10 %add_ln813_141"   --->   Operation 3006 'zext' 'zext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3007 [1/1] (0.73ns)   --->   "%add_ln813_142 = add i12 %zext_ln813_51, i12 %zext_ln813_48"   --->   Operation 3007 'add' 'add_ln813_142' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln813_52 = zext i12 %add_ln813_142"   --->   Operation 3008 'zext' 'zext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3009 [1/1] (0.74ns)   --->   "%add_ln813_143 = add i13 %zext_ln813_52, i13 %zext_ln813_45"   --->   Operation 3009 'add' 'add_ln813_143' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln813_54 = zext i9 %add_ln813_144"   --->   Operation 3010 'zext' 'zext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3011 [1/1] (0.00ns)   --->   "%zext_ln813_55 = zext i9 %add_ln813_145"   --->   Operation 3011 'zext' 'zext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.71ns)   --->   "%add_ln813_146 = add i10 %zext_ln813_55, i10 %zext_ln813_54"   --->   Operation 3012 'add' 'add_ln813_146' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln813_56 = zext i10 %add_ln813_146"   --->   Operation 3013 'zext' 'zext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln813_57 = zext i9 %add_ln813_147"   --->   Operation 3014 'zext' 'zext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln813_58 = zext i8 %add_ln813_148"   --->   Operation 3015 'zext' 'zext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3016 [1/1] (0.71ns)   --->   "%add_ln813_149 = add i10 %zext_ln813_58, i10 %zext_ln813_57"   --->   Operation 3016 'add' 'add_ln813_149' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln813_59 = zext i10 %add_ln813_149"   --->   Operation 3017 'zext' 'zext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3018 [1/1] (0.72ns)   --->   "%add_ln813_150 = add i11 %zext_ln813_59, i11 %zext_ln813_56"   --->   Operation 3018 'add' 'add_ln813_150' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln813_60 = zext i11 %add_ln813_150"   --->   Operation 3019 'zext' 'zext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln813_61 = zext i7 %add_ln813_151"   --->   Operation 3020 'zext' 'zext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_152 = add i12 %sext_ln17_248, i12 %sext_ln17_15"   --->   Operation 3021 'add' 'add_ln813_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3022 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_153 = add i12 %add_ln813_152, i12 %zext_ln813_61"   --->   Operation 3022 'add' 'add_ln813_153' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i12 %add_ln813_153"   --->   Operation 3023 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3024 [1/1] (0.00ns)   --->   "%sext_ln813_88 = sext i11 %add_ln813_154"   --->   Operation 3024 'sext' 'sext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i11 %add_ln813_155"   --->   Operation 3025 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3026 [1/1] (0.73ns)   --->   "%add_ln813_156 = add i12 %sext_ln813_89, i12 %sext_ln813_88"   --->   Operation 3026 'add' 'add_ln813_156' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i12 %add_ln813_156"   --->   Operation 3027 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3028 [1/1] (0.74ns)   --->   "%add_ln813_157 = add i13 %sext_ln813_90, i13 %sext_ln813_87"   --->   Operation 3028 'add' 'add_ln813_157' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i13 %add_ln813_157"   --->   Operation 3029 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3030 [1/1] (0.75ns)   --->   "%add_ln813_158 = add i14 %sext_ln813_91, i14 %zext_ln813_60"   --->   Operation 3030 'add' 'add_ln813_158' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln813_94 = sext i11 %add_ln813_160"   --->   Operation 3031 'sext' 'sext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3032 [1/1] (0.73ns)   --->   "%add_ln813_161 = add i12 %sext_ln813_94, i12 %sext_ln17_92"   --->   Operation 3032 'add' 'add_ln813_161' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i12 %add_ln813_161"   --->   Operation 3033 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i11 %add_ln813_162"   --->   Operation 3034 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i11 %add_ln813_163"   --->   Operation 3035 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3036 [1/1] (0.73ns)   --->   "%add_ln813_164 = add i12 %sext_ln813_97, i12 %sext_ln813_96"   --->   Operation 3036 'add' 'add_ln813_164' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i12 %add_ln813_164"   --->   Operation 3037 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3038 [1/1] (0.74ns)   --->   "%add_ln813_165 = add i13 %sext_ln813_98, i13 %sext_ln813_95"   --->   Operation 3038 'add' 'add_ln813_165' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln813_100 = sext i11 %add_ln813_166"   --->   Operation 3039 'sext' 'sext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3040 [1/1] (0.72ns)   --->   "%add_ln813_167 = add i11 %zext_ln17_189, i11 %zext_ln17_232"   --->   Operation 3040 'add' 'add_ln813_167' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln813_62 = zext i11 %add_ln813_167"   --->   Operation 3041 'zext' 'zext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3042 [1/1] (0.73ns)   --->   "%add_ln813_168 = add i13 %zext_ln813_62, i13 %sext_ln813_100"   --->   Operation 3042 'add' 'add_ln813_168' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_169 = add i12 %zext_ln17_257, i12 %sext_ln813_86"   --->   Operation 3043 'add' 'add_ln813_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln813_102 = sext i10 %add_ln813_170"   --->   Operation 3044 'sext' 'sext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3045 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_171 = add i12 %sext_ln813_102, i12 %add_ln813_169"   --->   Operation 3045 'add' 'add_ln813_171' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i10 %add_ln813_174"   --->   Operation 3046 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i10 %add_ln813_175"   --->   Operation 3047 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3048 [1/1] (0.72ns)   --->   "%add_ln813_176 = add i11 %sext_ln813_106, i11 %sext_ln813_105"   --->   Operation 3048 'add' 'add_ln813_176' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i11 %add_ln813_176"   --->   Operation 3049 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i10 %add_ln813_177"   --->   Operation 3050 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3051 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i9 %add_ln813_178"   --->   Operation 3051 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3052 [1/1] (0.72ns)   --->   "%add_ln813_179 = add i11 %sext_ln813_109, i11 %sext_ln813_108"   --->   Operation 3052 'add' 'add_ln813_179' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i11 %add_ln813_179"   --->   Operation 3053 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3054 [1/1] (0.73ns)   --->   "%add_ln813_180 = add i12 %sext_ln813_110, i12 %sext_ln813_107"   --->   Operation 3054 'add' 'add_ln813_180' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i12 %add_ln813_180"   --->   Operation 3055 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i9 %add_ln813_181"   --->   Operation 3056 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i8 %add_ln813_182"   --->   Operation 3057 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_183 = add i10 %sext_ln813_113, i10 %sext_ln813_112"   --->   Operation 3058 'add' 'add_ln813_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i7 %add_ln813_184"   --->   Operation 3059 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i6 %add_ln813_185"   --->   Operation 3060 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3061 [1/1] (0.70ns)   --->   "%add_ln813_186 = add i8 %sext_ln813_115, i8 %sext_ln813_114"   --->   Operation 3061 'add' 'add_ln813_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i8 %add_ln813_186"   --->   Operation 3062 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3063 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_187 = add i10 %sext_ln813_116, i10 %add_ln813_183"   --->   Operation 3063 'add' 'add_ln813_187' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln813_117 = sext i10 %add_ln813_187"   --->   Operation 3064 'sext' 'sext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3065 [1/1] (0.74ns)   --->   "%add_ln813_188 = add i13 %sext_ln813_117, i13 %sext_ln813_111"   --->   Operation 3065 'add' 'add_ln813_188' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln813_63 = zext i9 %add_ln813_191"   --->   Operation 3066 'zext' 'zext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln813_64 = zext i10 %add_ln813_192"   --->   Operation 3067 'zext' 'zext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3068 [1/1] (0.00ns)   --->   "%zext_ln813_65 = zext i10 %add_ln813_193"   --->   Operation 3068 'zext' 'zext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3069 [1/1] (0.72ns)   --->   "%add_ln813_194 = add i11 %zext_ln813_65, i11 %zext_ln813_64"   --->   Operation 3069 'add' 'add_ln813_194' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln813_66 = zext i11 %add_ln813_194"   --->   Operation 3070 'zext' 'zext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln813_67 = zext i10 %add_ln813_195"   --->   Operation 3071 'zext' 'zext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln813_68 = zext i10 %add_ln813_196"   --->   Operation 3072 'zext' 'zext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3073 [1/1] (0.72ns)   --->   "%add_ln813_197 = add i11 %zext_ln813_68, i11 %zext_ln813_67"   --->   Operation 3073 'add' 'add_ln813_197' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln813_69 = zext i11 %add_ln813_197"   --->   Operation 3074 'zext' 'zext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3075 [1/1] (0.73ns)   --->   "%add_ln813_198 = add i12 %zext_ln813_69, i12 %zext_ln813_66"   --->   Operation 3075 'add' 'add_ln813_198' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln813_70 = zext i12 %add_ln813_198"   --->   Operation 3076 'zext' 'zext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln813_71 = zext i10 %add_ln813_199"   --->   Operation 3077 'zext' 'zext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln813_72 = zext i9 %add_ln813_200"   --->   Operation 3078 'zext' 'zext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_201 = add i11 %zext_ln813_72, i11 %zext_ln813_71"   --->   Operation 3079 'add' 'add_ln813_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3080 [1/1] (0.00ns)   --->   "%zext_ln813_73 = zext i9 %add_ln813_202"   --->   Operation 3080 'zext' 'zext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln813_74 = zext i9 %add_ln813_203"   --->   Operation 3081 'zext' 'zext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3082 [1/1] (0.71ns)   --->   "%add_ln813_204 = add i10 %zext_ln813_74, i10 %zext_ln813_73"   --->   Operation 3082 'add' 'add_ln813_204' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln813_75 = zext i10 %add_ln813_204"   --->   Operation 3083 'zext' 'zext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3084 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_205 = add i11 %zext_ln813_75, i11 %add_ln813_201"   --->   Operation 3084 'add' 'add_ln813_205' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln813_76 = zext i11 %add_ln813_205"   --->   Operation 3085 'zext' 'zext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3086 [1/1] (0.74ns)   --->   "%add_ln813_206 = add i13 %zext_ln813_76, i13 %zext_ln813_70"   --->   Operation 3086 'add' 'add_ln813_206' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln813_78 = zext i9 %add_ln813_207"   --->   Operation 3087 'zext' 'zext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln813_79 = zext i9 %add_ln813_208"   --->   Operation 3088 'zext' 'zext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3089 [1/1] (0.71ns)   --->   "%add_ln813_209 = add i10 %zext_ln813_79, i10 %zext_ln813_78"   --->   Operation 3089 'add' 'add_ln813_209' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln813_80 = zext i10 %add_ln813_209"   --->   Operation 3090 'zext' 'zext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln813_81 = zext i9 %add_ln813_210"   --->   Operation 3091 'zext' 'zext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3092 [1/1] (0.00ns)   --->   "%zext_ln813_82 = zext i9 %add_ln813_211"   --->   Operation 3092 'zext' 'zext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3093 [1/1] (0.71ns)   --->   "%add_ln813_212 = add i10 %zext_ln813_82, i10 %zext_ln813_81"   --->   Operation 3093 'add' 'add_ln813_212' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3094 [1/1] (0.00ns)   --->   "%zext_ln813_83 = zext i10 %add_ln813_212"   --->   Operation 3094 'zext' 'zext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3095 [1/1] (0.72ns)   --->   "%add_ln813_213 = add i11 %zext_ln813_83, i11 %zext_ln813_80"   --->   Operation 3095 'add' 'add_ln813_213' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln813_84 = zext i11 %add_ln813_213"   --->   Operation 3096 'zext' 'zext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln813_85 = zext i8 %add_ln813_214"   --->   Operation 3097 'zext' 'zext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3098 [1/1] (0.00ns)   --->   "%zext_ln813_86 = zext i8 %add_ln813_215"   --->   Operation 3098 'zext' 'zext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3099 [1/1] (0.70ns)   --->   "%add_ln813_216 = add i9 %zext_ln813_86, i9 %zext_ln813_85"   --->   Operation 3099 'add' 'add_ln813_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3100 [1/1] (0.00ns)   --->   "%zext_ln813_87 = zext i9 %add_ln813_216"   --->   Operation 3100 'zext' 'zext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3101 [1/1] (0.73ns)   --->   "%add_ln813_217 = add i12 %zext_ln17_240, i12 %sext_ln17_268"   --->   Operation 3101 'add' 'add_ln813_217' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i12 %add_ln813_217"   --->   Operation 3102 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3103 [1/1] (0.73ns)   --->   "%add_ln813_218 = add i12 %sext_ln17_295, i12 %zext_ln17_218"   --->   Operation 3103 'add' 'add_ln813_218' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i12 %add_ln813_218"   --->   Operation 3104 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_219 = add i13 %sext_ln813_121, i13 %sext_ln813_120"   --->   Operation 3105 'add' 'add_ln813_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3106 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_220 = add i13 %add_ln813_219, i13 %zext_ln813_87"   --->   Operation 3106 'add' 'add_ln813_220' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i13 %add_ln813_220"   --->   Operation 3107 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3108 [1/1] (0.75ns)   --->   "%add_ln813_221 = add i14 %sext_ln813_122, i14 %zext_ln813_84"   --->   Operation 3108 'add' 'add_ln813_221' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln813_125 = sext i11 %add_ln813_223"   --->   Operation 3109 'sext' 'sext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i11 %add_ln813_224"   --->   Operation 3110 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3111 [1/1] (0.73ns)   --->   "%add_ln813_225 = add i12 %sext_ln813_126, i12 %sext_ln813_125"   --->   Operation 3111 'add' 'add_ln813_225' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln813_127 = sext i12 %add_ln813_225"   --->   Operation 3112 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln813_128 = sext i11 %add_ln813_226"   --->   Operation 3113 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln813_129 = sext i11 %add_ln813_227"   --->   Operation 3114 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3115 [1/1] (0.73ns)   --->   "%add_ln813_228 = add i12 %sext_ln813_129, i12 %sext_ln813_128"   --->   Operation 3115 'add' 'add_ln813_228' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i12 %add_ln813_228"   --->   Operation 3116 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3117 [1/1] (0.74ns)   --->   "%add_ln813_229 = add i13 %sext_ln813_130, i13 %sext_ln813_127"   --->   Operation 3117 'add' 'add_ln813_229' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i13 %add_ln813_229"   --->   Operation 3118 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i11 %add_ln813_230"   --->   Operation 3119 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i11 %add_ln813_231"   --->   Operation 3120 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3121 [1/1] (0.73ns)   --->   "%add_ln813_232 = add i12 %sext_ln813_133, i12 %sext_ln813_132"   --->   Operation 3121 'add' 'add_ln813_232' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i12 %add_ln813_232"   --->   Operation 3122 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i10 %add_ln813_233"   --->   Operation 3123 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i10 %add_ln813_234"   --->   Operation 3124 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3125 [1/1] (0.72ns)   --->   "%add_ln813_235 = add i11 %sext_ln813_136, i11 %sext_ln813_135"   --->   Operation 3125 'add' 'add_ln813_235' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i11 %add_ln813_235"   --->   Operation 3126 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3127 [1/1] (0.74ns)   --->   "%add_ln813_236 = add i13 %sext_ln813_137, i13 %sext_ln813_134"   --->   Operation 3127 'add' 'add_ln813_236' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i13 %add_ln813_236"   --->   Operation 3128 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3129 [1/1] (0.75ns)   --->   "%add_ln813_237 = add i14 %sext_ln813_138, i14 %sext_ln813_131"   --->   Operation 3129 'add' 'add_ln813_237' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i10 %add_ln813_238"   --->   Operation 3130 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i10 %add_ln813_239"   --->   Operation 3131 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3132 [1/1] (0.72ns)   --->   "%add_ln813_240 = add i11 %sext_ln813_141, i11 %sext_ln813_140"   --->   Operation 3132 'add' 'add_ln813_240' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i11 %add_ln813_240"   --->   Operation 3133 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i10 %add_ln813_241"   --->   Operation 3134 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln813_144 = sext i10 %add_ln813_242"   --->   Operation 3135 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3136 [1/1] (0.72ns)   --->   "%add_ln813_243 = add i11 %sext_ln813_144, i11 %sext_ln813_143"   --->   Operation 3136 'add' 'add_ln813_243' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i11 %add_ln813_243"   --->   Operation 3137 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3138 [1/1] (0.73ns)   --->   "%add_ln813_244 = add i12 %sext_ln813_145, i12 %sext_ln813_142"   --->   Operation 3138 'add' 'add_ln813_244' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i12 %add_ln813_244"   --->   Operation 3139 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3140 [1/1] (0.71ns)   --->   "%add_ln813_245 = add i10 %zext_ln813_63, i10 %sext_ln17_140"   --->   Operation 3140 'add' 'add_ln813_245' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i10 %add_ln813_245"   --->   Operation 3141 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i9 %add_ln813_246"   --->   Operation 3142 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_247 = add i11 %sext_ln813_148, i11 %sext_ln813_147"   --->   Operation 3143 'add' 'add_ln813_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i9 %add_ln813_248"   --->   Operation 3144 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln813_150 = sext i8 %add_ln813_249"   --->   Operation 3145 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3146 [1/1] (0.71ns)   --->   "%add_ln813_250 = add i10 %sext_ln813_150, i10 %sext_ln813_149"   --->   Operation 3146 'add' 'add_ln813_250' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln813_151 = sext i10 %add_ln813_250"   --->   Operation 3147 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3148 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_251 = add i11 %sext_ln813_151, i11 %add_ln813_247"   --->   Operation 3148 'add' 'add_ln813_251' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3149 [1/1] (0.00ns)   --->   "%sext_ln813_152 = sext i11 %add_ln813_251"   --->   Operation 3149 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3150 [1/1] (0.74ns)   --->   "%add_ln813_252 = add i13 %sext_ln813_152, i13 %sext_ln813_146"   --->   Operation 3150 'add' 'add_ln813_252' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_255 = add i11 %zext_ln17_68, i11 %zext_ln17_113"   --->   Operation 3151 'add' 'add_ln813_255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln813_88 = zext i10 %add_ln813_256"   --->   Operation 3152 'zext' 'zext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3153 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_257 = add i11 %zext_ln813_88, i11 %add_ln813_255"   --->   Operation 3153 'add' 'add_ln813_257' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln813_89 = zext i11 %add_ln813_257"   --->   Operation 3154 'zext' 'zext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3155 [1/1] (0.00ns)   --->   "%zext_ln813_90 = zext i10 %add_ln813_258"   --->   Operation 3155 'zext' 'zext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln813_91 = zext i10 %add_ln813_259"   --->   Operation 3156 'zext' 'zext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3157 [1/1] (0.72ns)   --->   "%add_ln813_260 = add i11 %zext_ln813_91, i11 %zext_ln813_90"   --->   Operation 3157 'add' 'add_ln813_260' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln813_92 = zext i11 %add_ln813_260"   --->   Operation 3158 'zext' 'zext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3159 [1/1] (0.73ns)   --->   "%add_ln813_261 = add i12 %zext_ln813_92, i12 %zext_ln813_89"   --->   Operation 3159 'add' 'add_ln813_261' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln813_93 = zext i12 %add_ln813_261"   --->   Operation 3160 'zext' 'zext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln813_94 = zext i10 %add_ln813_262"   --->   Operation 3161 'zext' 'zext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3162 [1/1] (0.00ns)   --->   "%zext_ln813_95 = zext i10 %add_ln813_263"   --->   Operation 3162 'zext' 'zext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3163 [1/1] (0.72ns)   --->   "%add_ln813_264 = add i11 %zext_ln813_95, i11 %zext_ln813_94"   --->   Operation 3163 'add' 'add_ln813_264' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3164 [1/1] (0.00ns)   --->   "%zext_ln813_96 = zext i11 %add_ln813_264"   --->   Operation 3164 'zext' 'zext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln813_97 = zext i9 %add_ln813_265"   --->   Operation 3165 'zext' 'zext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3166 [1/1] (0.00ns)   --->   "%zext_ln813_98 = zext i9 %add_ln813_266"   --->   Operation 3166 'zext' 'zext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3167 [1/1] (0.71ns)   --->   "%add_ln813_267 = add i10 %zext_ln813_98, i10 %zext_ln813_97"   --->   Operation 3167 'add' 'add_ln813_267' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln813_99 = zext i10 %add_ln813_267"   --->   Operation 3168 'zext' 'zext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3169 [1/1] (0.73ns)   --->   "%add_ln813_268 = add i12 %zext_ln813_99, i12 %zext_ln813_96"   --->   Operation 3169 'add' 'add_ln813_268' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln813_100 = zext i12 %add_ln813_268"   --->   Operation 3170 'zext' 'zext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3171 [1/1] (0.74ns)   --->   "%add_ln813_269 = add i13 %zext_ln813_100, i13 %zext_ln813_93"   --->   Operation 3171 'add' 'add_ln813_269' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln813_102 = zext i9 %add_ln813_270"   --->   Operation 3172 'zext' 'zext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln813_103 = zext i9 %add_ln813_271"   --->   Operation 3173 'zext' 'zext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_272 = add i10 %zext_ln813_103, i10 %zext_ln813_102"   --->   Operation 3174 'add' 'add_ln813_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln813_104 = zext i8 %add_ln813_273"   --->   Operation 3175 'zext' 'zext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3176 [1/1] (0.00ns)   --->   "%zext_ln813_105 = zext i7 %add_ln813_274"   --->   Operation 3176 'zext' 'zext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3177 [1/1] (0.70ns)   --->   "%add_ln813_275 = add i9 %zext_ln813_105, i9 %zext_ln813_104"   --->   Operation 3177 'add' 'add_ln813_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln813_106 = zext i9 %add_ln813_275"   --->   Operation 3178 'zext' 'zext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3179 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_276 = add i10 %zext_ln813_106, i10 %add_ln813_272"   --->   Operation 3179 'add' 'add_ln813_276' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln813_107 = zext i10 %add_ln813_276"   --->   Operation 3180 'zext' 'zext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i11 %add_ln813_277"   --->   Operation 3181 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i11 %add_ln813_278"   --->   Operation 3182 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3183 [1/1] (0.73ns)   --->   "%add_ln813_279 = add i12 %sext_ln813_156, i12 %sext_ln813_155"   --->   Operation 3183 'add' 'add_ln813_279' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3184 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i12 %add_ln813_279"   --->   Operation 3184 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln813_158 = sext i11 %add_ln813_280"   --->   Operation 3185 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i11 %add_ln813_281"   --->   Operation 3186 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3187 [1/1] (0.73ns)   --->   "%add_ln813_282 = add i12 %sext_ln813_159, i12 %sext_ln813_158"   --->   Operation 3187 'add' 'add_ln813_282' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i12 %add_ln813_282"   --->   Operation 3188 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3189 [1/1] (0.74ns)   --->   "%add_ln813_283 = add i13 %sext_ln813_160, i13 %sext_ln813_157"   --->   Operation 3189 'add' 'add_ln813_283' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i13 %add_ln813_283"   --->   Operation 3190 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3191 [1/1] (0.75ns)   --->   "%add_ln813_284 = add i14 %sext_ln813_161, i14 %zext_ln813_107"   --->   Operation 3191 'add' 'add_ln813_284' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i11 %add_ln813_286"   --->   Operation 3192 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i11 %add_ln813_287"   --->   Operation 3193 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3194 [1/1] (0.73ns)   --->   "%add_ln813_288 = add i12 %sext_ln813_165, i12 %sext_ln813_164"   --->   Operation 3194 'add' 'add_ln813_288' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln813_166 = sext i12 %add_ln813_288"   --->   Operation 3195 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln813_167 = sext i11 %add_ln813_289"   --->   Operation 3196 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln813_168 = sext i11 %add_ln813_290"   --->   Operation 3197 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3198 [1/1] (0.73ns)   --->   "%add_ln813_291 = add i12 %sext_ln813_168, i12 %sext_ln813_167"   --->   Operation 3198 'add' 'add_ln813_291' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i12 %add_ln813_291"   --->   Operation 3199 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3200 [1/1] (0.74ns)   --->   "%add_ln813_292 = add i13 %sext_ln813_169, i13 %sext_ln813_166"   --->   Operation 3200 'add' 'add_ln813_292' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i13 %add_ln813_292"   --->   Operation 3201 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln813_171 = sext i11 %add_ln813_293"   --->   Operation 3202 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln813_172 = sext i12 %add_ln813_294"   --->   Operation 3203 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_295 = add i13 %sext_ln813_172, i13 %sext_ln813_171"   --->   Operation 3204 'add' 'add_ln813_295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln813_173 = sext i10 %add_ln813_296"   --->   Operation 3205 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln813_174 = sext i10 %add_ln813_297"   --->   Operation 3206 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3207 [1/1] (0.72ns)   --->   "%add_ln813_298 = add i11 %sext_ln813_174, i11 %sext_ln813_173"   --->   Operation 3207 'add' 'add_ln813_298' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln813_175 = sext i11 %add_ln813_298"   --->   Operation 3208 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3209 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_299 = add i13 %sext_ln813_175, i13 %add_ln813_295"   --->   Operation 3209 'add' 'add_ln813_299' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i13 %add_ln813_299"   --->   Operation 3210 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3211 [1/1] (0.75ns)   --->   "%add_ln813_300 = add i14 %sext_ln813_176, i14 %sext_ln813_170"   --->   Operation 3211 'add' 'add_ln813_300' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i10 %add_ln813_301"   --->   Operation 3212 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i10 %add_ln813_302"   --->   Operation 3213 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3214 [1/1] (0.72ns)   --->   "%add_ln813_303 = add i11 %sext_ln813_179, i11 %sext_ln813_178"   --->   Operation 3214 'add' 'add_ln813_303' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i11 %add_ln813_303"   --->   Operation 3215 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i10 %add_ln813_304"   --->   Operation 3216 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i10 %add_ln813_305"   --->   Operation 3217 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3218 [1/1] (0.72ns)   --->   "%add_ln813_306 = add i11 %sext_ln813_182, i11 %sext_ln813_181"   --->   Operation 3218 'add' 'add_ln813_306' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i11 %add_ln813_306"   --->   Operation 3219 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3220 [1/1] (0.73ns)   --->   "%add_ln813_307 = add i12 %sext_ln813_183, i12 %sext_ln813_180"   --->   Operation 3220 'add' 'add_ln813_307' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i12 %add_ln813_307"   --->   Operation 3221 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i9 %add_ln813_308"   --->   Operation 3222 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i8 %add_ln813_309"   --->   Operation 3223 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3224 [1/1] (0.71ns)   --->   "%add_ln813_310 = add i10 %sext_ln813_186, i10 %sext_ln813_185"   --->   Operation 3224 'add' 'add_ln813_310' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i10 %add_ln813_310"   --->   Operation 3225 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i8 %add_ln813_311"   --->   Operation 3226 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i8 %add_ln813_313"   --->   Operation 3227 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3228 [1/1] (0.70ns)   --->   "%add_ln813_314 = add i9 %sext_ln813_189, i9 %sext_ln813_188"   --->   Operation 3228 'add' 'add_ln813_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i9 %add_ln813_314"   --->   Operation 3229 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3230 [1/1] (0.72ns)   --->   "%add_ln813_315 = add i11 %sext_ln813_190, i11 %sext_ln813_187"   --->   Operation 3230 'add' 'add_ln813_315' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i11 %add_ln813_315"   --->   Operation 3231 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3232 [1/1] (0.74ns)   --->   "%add_ln813_316 = add i13 %sext_ln813_191, i13 %sext_ln813_184"   --->   Operation 3232 'add' 'add_ln813_316' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln813_108 = zext i10 %add_ln813_319"   --->   Operation 3233 'zext' 'zext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3234 [1/1] (0.00ns)   --->   "%zext_ln813_109 = zext i10 %add_ln813_320"   --->   Operation 3234 'zext' 'zext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3235 [1/1] (0.72ns)   --->   "%add_ln813_321 = add i11 %zext_ln813_109, i11 %zext_ln813_108"   --->   Operation 3235 'add' 'add_ln813_321' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln813_110 = zext i11 %add_ln813_321"   --->   Operation 3236 'zext' 'zext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln813_111 = zext i10 %add_ln813_322"   --->   Operation 3237 'zext' 'zext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3238 [1/1] (0.00ns)   --->   "%zext_ln813_112 = zext i10 %add_ln813_323"   --->   Operation 3238 'zext' 'zext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3239 [1/1] (0.72ns)   --->   "%add_ln813_324 = add i11 %zext_ln813_112, i11 %zext_ln813_111"   --->   Operation 3239 'add' 'add_ln813_324' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3240 [1/1] (0.00ns)   --->   "%zext_ln813_113 = zext i11 %add_ln813_324"   --->   Operation 3240 'zext' 'zext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3241 [1/1] (0.73ns)   --->   "%add_ln813_325 = add i12 %zext_ln813_113, i12 %zext_ln813_110"   --->   Operation 3241 'add' 'add_ln813_325' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln813_114 = zext i12 %add_ln813_325"   --->   Operation 3242 'zext' 'zext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln813_115 = zext i10 %add_ln813_326"   --->   Operation 3243 'zext' 'zext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln813_116 = zext i10 %add_ln813_327"   --->   Operation 3244 'zext' 'zext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3245 [1/1] (0.72ns)   --->   "%add_ln813_328 = add i11 %zext_ln813_116, i11 %zext_ln813_115"   --->   Operation 3245 'add' 'add_ln813_328' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln813_117 = zext i11 %add_ln813_328"   --->   Operation 3246 'zext' 'zext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln813_118 = zext i9 %add_ln813_329"   --->   Operation 3247 'zext' 'zext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln813_119 = zext i9 %add_ln813_330"   --->   Operation 3248 'zext' 'zext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3249 [1/1] (0.71ns)   --->   "%add_ln813_331 = add i10 %zext_ln813_119, i10 %zext_ln813_118"   --->   Operation 3249 'add' 'add_ln813_331' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln813_120 = zext i10 %add_ln813_331"   --->   Operation 3250 'zext' 'zext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3251 [1/1] (0.73ns)   --->   "%add_ln813_332 = add i12 %zext_ln813_120, i12 %zext_ln813_117"   --->   Operation 3251 'add' 'add_ln813_332' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3252 [1/1] (0.00ns)   --->   "%zext_ln813_121 = zext i12 %add_ln813_332"   --->   Operation 3252 'zext' 'zext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3253 [1/1] (0.74ns)   --->   "%add_ln813_333 = add i13 %zext_ln813_121, i13 %zext_ln813_114"   --->   Operation 3253 'add' 'add_ln813_333' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3254 [1/1] (0.00ns)   --->   "%zext_ln813_123 = zext i9 %add_ln813_334"   --->   Operation 3254 'zext' 'zext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln813_124 = zext i9 %add_ln813_335"   --->   Operation 3255 'zext' 'zext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3256 [1/1] (0.71ns)   --->   "%add_ln813_336 = add i10 %zext_ln813_124, i10 %zext_ln813_123"   --->   Operation 3256 'add' 'add_ln813_336' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3257 [1/1] (0.00ns)   --->   "%zext_ln813_125 = zext i10 %add_ln813_336"   --->   Operation 3257 'zext' 'zext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln813_126 = zext i8 %add_ln813_337"   --->   Operation 3258 'zext' 'zext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3259 [1/1] (0.73ns)   --->   "%add_ln813_338 = add i12 %sext_ln17_7, i12 %sext_ln17_10"   --->   Operation 3259 'add' 'add_ln813_338' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i12 %add_ln813_338"   --->   Operation 3260 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_339 = add i13 %sext_ln813_194, i13 %zext_ln813_126"   --->   Operation 3261 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3262 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_340 = add i13 %add_ln813_339, i13 %zext_ln813_125"   --->   Operation 3262 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i13 %add_ln813_340"   --->   Operation 3263 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3264 [1/1] (0.73ns)   --->   "%add_ln813_341 = add i12 %sext_ln17_172, i12 %sext_ln17_16"   --->   Operation 3264 'add' 'add_ln813_341' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i12 %add_ln813_341"   --->   Operation 3265 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i11 %add_ln813_342"   --->   Operation 3266 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3267 [1/1] (0.74ns)   --->   "%add_ln813_343 = add i13 %sext_ln813_197, i13 %sext_ln813_196"   --->   Operation 3267 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i13 %add_ln813_343"   --->   Operation 3268 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i11 %add_ln813_344"   --->   Operation 3269 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i11 %add_ln813_345"   --->   Operation 3270 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3271 [1/1] (0.73ns)   --->   "%add_ln813_346 = add i12 %sext_ln813_200, i12 %sext_ln813_199"   --->   Operation 3271 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i12 %add_ln813_346"   --->   Operation 3272 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_347 = add i14 %sext_ln813_201, i14 %sext_ln813_198"   --->   Operation 3273 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3274 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_348 = add i14 %add_ln813_347, i14 %sext_ln813_195"   --->   Operation 3274 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i11 %add_ln813_350"   --->   Operation 3275 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i11 %add_ln813_351"   --->   Operation 3276 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3277 [1/1] (0.73ns)   --->   "%add_ln813_352 = add i12 %sext_ln813_205, i12 %sext_ln813_204"   --->   Operation 3277 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i12 %add_ln813_352"   --->   Operation 3278 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i11 %add_ln813_353"   --->   Operation 3279 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i11 %add_ln813_354"   --->   Operation 3280 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3281 [1/1] (0.73ns)   --->   "%add_ln813_355 = add i12 %sext_ln813_208, i12 %sext_ln813_207"   --->   Operation 3281 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i12 %add_ln813_355"   --->   Operation 3282 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3283 [1/1] (0.74ns)   --->   "%add_ln813_356 = add i13 %sext_ln813_209, i13 %sext_ln813_206"   --->   Operation 3283 'add' 'add_ln813_356' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i11 %add_ln813_357"   --->   Operation 3284 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3285 [1/1] (0.00ns)   --->   "%zext_ln813_127 = zext i11 %add_ln813_358"   --->   Operation 3285 'zext' 'zext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3286 [1/1] (0.73ns)   --->   "%add_ln813_359 = add i13 %zext_ln813_127, i13 %sext_ln813_211"   --->   Operation 3286 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln813_212 = sext i13 %add_ln813_359"   --->   Operation 3287 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3288 [1/1] (0.72ns)   --->   "%add_ln813_360 = add i11 %zext_ln17_97, i11 %zext_ln17_163"   --->   Operation 3288 'add' 'add_ln813_360' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3289 [1/1] (0.00ns)   --->   "%zext_ln813_128 = zext i11 %add_ln813_360"   --->   Operation 3289 'zext' 'zext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln813_213 = sext i12 %add_ln813_361"   --->   Operation 3290 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3291 [1/1] (0.74ns)   --->   "%add_ln813_362 = add i13 %sext_ln813_213, i13 %zext_ln813_128"   --->   Operation 3291 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i13 %add_ln813_362"   --->   Operation 3292 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3293 [1/1] (0.75ns)   --->   "%add_ln813_363 = add i14 %sext_ln813_214, i14 %sext_ln813_212"   --->   Operation 3293 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln813_216 = sext i10 %add_ln813_365"   --->   Operation 3294 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln813_217 = sext i10 %add_ln813_366"   --->   Operation 3295 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3296 [1/1] (0.72ns)   --->   "%add_ln813_367 = add i11 %sext_ln813_217, i11 %sext_ln813_216"   --->   Operation 3296 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln813_218 = sext i11 %add_ln813_367"   --->   Operation 3297 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln813_219 = sext i10 %add_ln813_368"   --->   Operation 3298 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln813_220 = sext i10 %add_ln813_369"   --->   Operation 3299 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3300 [1/1] (0.72ns)   --->   "%add_ln813_370 = add i11 %sext_ln813_220, i11 %sext_ln813_219"   --->   Operation 3300 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3301 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i11 %add_ln813_370"   --->   Operation 3301 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3302 [1/1] (0.73ns)   --->   "%add_ln813_371 = add i12 %sext_ln813_221, i12 %sext_ln813_218"   --->   Operation 3302 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i12 %add_ln813_371"   --->   Operation 3303 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln813_223 = sext i9 %add_ln813_372"   --->   Operation 3304 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i9 %add_ln813_373"   --->   Operation 3305 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3306 [1/1] (0.71ns)   --->   "%add_ln813_374 = add i10 %sext_ln813_224, i10 %sext_ln813_223"   --->   Operation 3306 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i10 %add_ln813_374"   --->   Operation 3307 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i7 %add_ln813_375"   --->   Operation 3308 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i8 %add_ln813_377"   --->   Operation 3309 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3310 [1/1] (0.70ns)   --->   "%add_ln813_378 = add i9 %sext_ln813_227, i9 %sext_ln813_226"   --->   Operation 3310 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i9 %add_ln813_378"   --->   Operation 3311 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3312 [1/1] (0.72ns)   --->   "%add_ln813_379 = add i11 %sext_ln813_228, i11 %sext_ln813_225"   --->   Operation 3312 'add' 'add_ln813_379' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i11 %add_ln813_379"   --->   Operation 3313 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3314 [1/1] (0.74ns)   --->   "%add_ln813_380 = add i13 %sext_ln813_229, i13 %sext_ln813_222"   --->   Operation 3314 'add' 'add_ln813_380' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3315 [1/1] (0.00ns)   --->   "%zext_ln813_129 = zext i10 %add_ln813_383"   --->   Operation 3315 'zext' 'zext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3316 [1/1] (0.00ns)   --->   "%zext_ln813_130 = zext i10 %add_ln813_384"   --->   Operation 3316 'zext' 'zext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3317 [1/1] (0.72ns)   --->   "%add_ln813_385 = add i11 %zext_ln813_130, i11 %zext_ln813_129"   --->   Operation 3317 'add' 'add_ln813_385' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3318 [1/1] (0.00ns)   --->   "%zext_ln813_131 = zext i11 %add_ln813_385"   --->   Operation 3318 'zext' 'zext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln813_132 = zext i10 %add_ln813_386"   --->   Operation 3319 'zext' 'zext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3320 [1/1] (0.00ns)   --->   "%zext_ln813_133 = zext i10 %add_ln813_387"   --->   Operation 3320 'zext' 'zext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3321 [1/1] (0.72ns)   --->   "%add_ln813_388 = add i11 %zext_ln813_133, i11 %zext_ln813_132"   --->   Operation 3321 'add' 'add_ln813_388' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3322 [1/1] (0.00ns)   --->   "%zext_ln813_134 = zext i11 %add_ln813_388"   --->   Operation 3322 'zext' 'zext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3323 [1/1] (0.73ns)   --->   "%add_ln813_389 = add i12 %zext_ln813_134, i12 %zext_ln813_131"   --->   Operation 3323 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3324 [1/1] (0.00ns)   --->   "%zext_ln813_135 = zext i12 %add_ln813_389"   --->   Operation 3324 'zext' 'zext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3325 [1/1] (0.00ns)   --->   "%zext_ln813_136 = zext i10 %add_ln813_390"   --->   Operation 3325 'zext' 'zext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3326 [1/1] (0.00ns)   --->   "%zext_ln813_137 = zext i9 %add_ln813_391"   --->   Operation 3326 'zext' 'zext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_392 = add i11 %zext_ln813_137, i11 %zext_ln813_136"   --->   Operation 3327 'add' 'add_ln813_392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3328 [1/1] (0.00ns)   --->   "%zext_ln813_138 = zext i9 %add_ln813_393"   --->   Operation 3328 'zext' 'zext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3329 [1/1] (0.00ns)   --->   "%zext_ln813_139 = zext i9 %add_ln813_394"   --->   Operation 3329 'zext' 'zext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3330 [1/1] (0.71ns)   --->   "%add_ln813_395 = add i10 %zext_ln813_139, i10 %zext_ln813_138"   --->   Operation 3330 'add' 'add_ln813_395' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3331 [1/1] (0.00ns)   --->   "%zext_ln813_140 = zext i10 %add_ln813_395"   --->   Operation 3331 'zext' 'zext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3332 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_396 = add i11 %zext_ln813_140, i11 %add_ln813_392"   --->   Operation 3332 'add' 'add_ln813_396' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3333 [1/1] (0.00ns)   --->   "%zext_ln813_141 = zext i11 %add_ln813_396"   --->   Operation 3333 'zext' 'zext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3334 [1/1] (0.74ns)   --->   "%add_ln813_397 = add i13 %zext_ln813_141, i13 %zext_ln813_135"   --->   Operation 3334 'add' 'add_ln813_397' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3335 [1/1] (0.00ns)   --->   "%zext_ln813_143 = zext i9 %add_ln813_398"   --->   Operation 3335 'zext' 'zext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3336 [1/1] (0.00ns)   --->   "%zext_ln813_144 = zext i9 %add_ln813_399"   --->   Operation 3336 'zext' 'zext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3337 [1/1] (0.71ns)   --->   "%add_ln813_400 = add i10 %zext_ln813_144, i10 %zext_ln813_143"   --->   Operation 3337 'add' 'add_ln813_400' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln813_145 = zext i10 %add_ln813_400"   --->   Operation 3338 'zext' 'zext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln813_146 = zext i8 %add_ln813_401"   --->   Operation 3339 'zext' 'zext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3340 [1/1] (0.00ns)   --->   "%zext_ln813_147 = zext i8 %add_ln813_402"   --->   Operation 3340 'zext' 'zext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3341 [1/1] (0.70ns)   --->   "%add_ln813_403 = add i9 %zext_ln813_147, i9 %zext_ln813_146"   --->   Operation 3341 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln813_148 = zext i9 %add_ln813_403"   --->   Operation 3342 'zext' 'zext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3343 [1/1] (0.72ns)   --->   "%add_ln813_404 = add i11 %zext_ln813_148, i11 %zext_ln813_145"   --->   Operation 3343 'add' 'add_ln813_404' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3344 [1/1] (0.00ns)   --->   "%zext_ln813_149 = zext i11 %add_ln813_404"   --->   Operation 3344 'zext' 'zext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i12 %add_ln813_405"   --->   Operation 3345 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3346 [1/1] (0.73ns)   --->   "%add_ln813_406 = add i12 %sext_ln17_173, i12 %zext_ln17_72"   --->   Operation 3346 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i12 %add_ln813_406"   --->   Operation 3347 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_407 = add i13 %sext_ln813_233, i13 %sext_ln813_232"   --->   Operation 3348 'add' 'add_ln813_407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i11 %add_ln813_408"   --->   Operation 3349 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i11 %add_ln813_409"   --->   Operation 3350 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3351 [1/1] (0.73ns)   --->   "%add_ln813_410 = add i12 %sext_ln813_235, i12 %sext_ln813_234"   --->   Operation 3351 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i12 %add_ln813_410"   --->   Operation 3352 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3353 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_411 = add i13 %sext_ln813_236, i13 %add_ln813_407"   --->   Operation 3353 'add' 'add_ln813_411' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i13 %add_ln813_411"   --->   Operation 3354 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3355 [1/1] (0.75ns)   --->   "%add_ln813_412 = add i14 %sext_ln813_237, i14 %zext_ln813_149"   --->   Operation 3355 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i11 %add_ln813_414"   --->   Operation 3356 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i11 %add_ln813_415"   --->   Operation 3357 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3358 [1/1] (0.73ns)   --->   "%add_ln813_416 = add i12 %sext_ln813_241, i12 %sext_ln813_240"   --->   Operation 3358 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i12 %add_ln813_416"   --->   Operation 3359 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i11 %add_ln813_417"   --->   Operation 3360 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i11 %add_ln813_418"   --->   Operation 3361 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3362 [1/1] (0.73ns)   --->   "%add_ln813_419 = add i12 %sext_ln813_244, i12 %sext_ln813_243"   --->   Operation 3362 'add' 'add_ln813_419' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i12 %add_ln813_419"   --->   Operation 3363 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3364 [1/1] (0.74ns)   --->   "%add_ln813_420 = add i13 %sext_ln813_245, i13 %sext_ln813_242"   --->   Operation 3364 'add' 'add_ln813_420' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i11 %add_ln813_421"   --->   Operation 3365 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln813_248 = sext i11 %add_ln813_422"   --->   Operation 3366 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3367 [1/1] (0.73ns)   --->   "%add_ln813_423 = add i12 %sext_ln813_248, i12 %sext_ln813_247"   --->   Operation 3367 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i12 %add_ln813_423"   --->   Operation 3368 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i11 %add_ln813_424"   --->   Operation 3369 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i12 %add_ln813_425"   --->   Operation 3370 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3371 [1/1] (0.74ns)   --->   "%add_ln813_426 = add i13 %sext_ln813_251, i13 %sext_ln813_250"   --->   Operation 3371 'add' 'add_ln813_426' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i13 %add_ln813_426"   --->   Operation 3372 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3373 [1/1] (0.75ns)   --->   "%add_ln813_427 = add i14 %sext_ln813_252, i14 %sext_ln813_249"   --->   Operation 3373 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_429 = add i12 %zext_ln17_214, i12 %sext_ln17_86"   --->   Operation 3374 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i10 %add_ln813_430"   --->   Operation 3375 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3376 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_431 = add i12 %sext_ln813_254, i12 %add_ln813_429"   --->   Operation 3376 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i12 %add_ln813_431"   --->   Operation 3377 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i10 %add_ln813_432"   --->   Operation 3378 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i10 %add_ln813_433"   --->   Operation 3379 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3380 [1/1] (0.72ns)   --->   "%add_ln813_434 = add i11 %sext_ln813_257, i11 %sext_ln813_256"   --->   Operation 3380 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i11 %add_ln813_434"   --->   Operation 3381 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_435 = add i13 %sext_ln813_258, i13 %sext_ln813_255"   --->   Operation 3382 'add' 'add_ln813_435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i8 %add_ln813_436"   --->   Operation 3383 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i9 %add_ln813_437"   --->   Operation 3384 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3385 [1/1] (0.71ns)   --->   "%add_ln813_438 = add i10 %sext_ln813_260, i10 %sext_ln813_259"   --->   Operation 3385 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i10 %add_ln813_438"   --->   Operation 3386 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_439 = add i10 %zext_ln17_191, i10 %sext_ln17_17"   --->   Operation 3387 'add' 'add_ln813_439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i8 %add_ln813_441"   --->   Operation 3388 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3389 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_442 = add i10 %sext_ln813_263, i10 %add_ln813_439"   --->   Operation 3389 'add' 'add_ln813_442' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i10 %add_ln813_442"   --->   Operation 3390 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3391 [1/1] (0.72ns)   --->   "%add_ln813_443 = add i11 %sext_ln813_264, i11 %sext_ln813_261"   --->   Operation 3391 'add' 'add_ln813_443' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i11 %add_ln813_443"   --->   Operation 3392 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3393 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_444 = add i13 %sext_ln813_265, i13 %add_ln813_435"   --->   Operation 3393 'add' 'add_ln813_444' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3394 [1/1] (0.00ns)   --->   "%zext_ln813_150 = zext i10 %add_ln813_447"   --->   Operation 3394 'zext' 'zext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln813_151 = zext i10 %add_ln813_448"   --->   Operation 3395 'zext' 'zext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3396 [1/1] (0.72ns)   --->   "%add_ln813_449 = add i11 %zext_ln813_151, i11 %zext_ln813_150"   --->   Operation 3396 'add' 'add_ln813_449' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln813_152 = zext i11 %add_ln813_449"   --->   Operation 3397 'zext' 'zext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3398 [1/1] (0.00ns)   --->   "%zext_ln813_153 = zext i10 %add_ln813_450"   --->   Operation 3398 'zext' 'zext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3399 [1/1] (0.00ns)   --->   "%zext_ln813_154 = zext i10 %add_ln813_451"   --->   Operation 3399 'zext' 'zext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3400 [1/1] (0.72ns)   --->   "%add_ln813_452 = add i11 %zext_ln813_154, i11 %zext_ln813_153"   --->   Operation 3400 'add' 'add_ln813_452' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3401 [1/1] (0.00ns)   --->   "%zext_ln813_155 = zext i11 %add_ln813_452"   --->   Operation 3401 'zext' 'zext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3402 [1/1] (0.73ns)   --->   "%add_ln813_453 = add i12 %zext_ln813_155, i12 %zext_ln813_152"   --->   Operation 3402 'add' 'add_ln813_453' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln813_156 = zext i12 %add_ln813_453"   --->   Operation 3403 'zext' 'zext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3404 [1/1] (0.00ns)   --->   "%zext_ln813_157 = zext i10 %add_ln813_454"   --->   Operation 3404 'zext' 'zext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3405 [1/1] (0.00ns)   --->   "%zext_ln813_158 = zext i10 %add_ln813_455"   --->   Operation 3405 'zext' 'zext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3406 [1/1] (0.72ns)   --->   "%add_ln813_456 = add i11 %zext_ln813_158, i11 %zext_ln813_157"   --->   Operation 3406 'add' 'add_ln813_456' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3407 [1/1] (0.00ns)   --->   "%zext_ln813_159 = zext i11 %add_ln813_456"   --->   Operation 3407 'zext' 'zext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln813_160 = zext i10 %add_ln813_457"   --->   Operation 3408 'zext' 'zext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3409 [1/1] (0.00ns)   --->   "%zext_ln813_161 = zext i9 %add_ln813_458"   --->   Operation 3409 'zext' 'zext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3410 [1/1] (0.72ns)   --->   "%add_ln813_459 = add i11 %zext_ln813_161, i11 %zext_ln813_160"   --->   Operation 3410 'add' 'add_ln813_459' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln813_162 = zext i11 %add_ln813_459"   --->   Operation 3411 'zext' 'zext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3412 [1/1] (0.73ns)   --->   "%add_ln813_460 = add i12 %zext_ln813_162, i12 %zext_ln813_159"   --->   Operation 3412 'add' 'add_ln813_460' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3413 [1/1] (0.00ns)   --->   "%zext_ln813_163 = zext i12 %add_ln813_460"   --->   Operation 3413 'zext' 'zext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3414 [1/1] (0.74ns)   --->   "%add_ln813_461 = add i13 %zext_ln813_163, i13 %zext_ln813_156"   --->   Operation 3414 'add' 'add_ln813_461' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3415 [1/1] (0.00ns)   --->   "%zext_ln813_165 = zext i9 %add_ln813_462"   --->   Operation 3415 'zext' 'zext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln813_166 = zext i9 %add_ln813_463"   --->   Operation 3416 'zext' 'zext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3417 [1/1] (0.71ns)   --->   "%add_ln813_464 = add i10 %zext_ln813_166, i10 %zext_ln813_165"   --->   Operation 3417 'add' 'add_ln813_464' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln813_167 = zext i10 %add_ln813_464"   --->   Operation 3418 'zext' 'zext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln813_168 = zext i9 %add_ln813_465"   --->   Operation 3419 'zext' 'zext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3420 [1/1] (0.00ns)   --->   "%zext_ln813_169 = zext i9 %add_ln813_466"   --->   Operation 3420 'zext' 'zext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3421 [1/1] (0.71ns)   --->   "%add_ln813_467 = add i10 %zext_ln813_169, i10 %zext_ln813_168"   --->   Operation 3421 'add' 'add_ln813_467' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln813_170 = zext i10 %add_ln813_467"   --->   Operation 3422 'zext' 'zext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3423 [1/1] (0.72ns)   --->   "%add_ln813_468 = add i11 %zext_ln813_170, i11 %zext_ln813_167"   --->   Operation 3423 'add' 'add_ln813_468' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3424 [1/1] (0.00ns)   --->   "%zext_ln813_171 = zext i11 %add_ln813_468"   --->   Operation 3424 'zext' 'zext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln813_172 = zext i8 %add_ln813_469"   --->   Operation 3425 'zext' 'zext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_470 = add i12 %zext_ln818_137, i12 %sext_ln17_3"   --->   Operation 3426 'add' 'add_ln813_470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3427 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_471 = add i12 %add_ln813_470, i12 %zext_ln813_172"   --->   Operation 3427 'add' 'add_ln813_471' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i12 %add_ln813_471"   --->   Operation 3428 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3429 [1/1] (0.73ns)   --->   "%add_ln813_472 = add i12 %sext_ln17_68, i12 %sext_ln17_189"   --->   Operation 3429 'add' 'add_ln813_472' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i12 %add_ln813_472"   --->   Operation 3430 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3431 [1/1] (0.73ns)   --->   "%add_ln813_473 = add i12 %sext_ln17_200, i12 %sext_ln17_275"   --->   Operation 3431 'add' 'add_ln813_473' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i12 %add_ln813_473"   --->   Operation 3432 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3433 [1/1] (0.74ns)   --->   "%add_ln813_474 = add i13 %sext_ln813_270, i13 %sext_ln813_269"   --->   Operation 3433 'add' 'add_ln813_474' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i13 %add_ln813_474"   --->   Operation 3434 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_475 = add i14 %sext_ln813_271, i14 %sext_ln813_268"   --->   Operation 3435 'add' 'add_ln813_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3436 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_476 = add i14 %add_ln813_475, i14 %zext_ln813_171"   --->   Operation 3436 'add' 'add_ln813_476' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3437 [1/1] (0.73ns)   --->   "%add_ln813_478 = add i12 %sext_ln17_347, i12 %sext_ln17_12"   --->   Operation 3437 'add' 'add_ln813_478' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i12 %add_ln813_478"   --->   Operation 3438 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i11 %add_ln813_479"   --->   Operation 3439 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3440 [1/1] (0.74ns)   --->   "%add_ln813_480 = add i13 %sext_ln813_275, i13 %sext_ln813_274"   --->   Operation 3440 'add' 'add_ln813_480' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i13 %add_ln813_480"   --->   Operation 3441 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i11 %add_ln813_481"   --->   Operation 3442 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln813_278 = sext i11 %add_ln813_482"   --->   Operation 3443 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3444 [1/1] (0.73ns)   --->   "%add_ln813_483 = add i12 %sext_ln813_278, i12 %sext_ln813_277"   --->   Operation 3444 'add' 'add_ln813_483' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i12 %add_ln813_483"   --->   Operation 3445 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3446 [1/1] (0.75ns)   --->   "%add_ln813_484 = add i14 %sext_ln813_279, i14 %sext_ln813_276"   --->   Operation 3446 'add' 'add_ln813_484' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i11 %add_ln813_485"   --->   Operation 3447 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i11 %add_ln813_486"   --->   Operation 3448 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3449 [1/1] (0.73ns)   --->   "%add_ln813_487 = add i12 %sext_ln813_282, i12 %sext_ln813_281"   --->   Operation 3449 'add' 'add_ln813_487' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i12 %add_ln813_487"   --->   Operation 3450 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i11 %add_ln813_488"   --->   Operation 3451 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i11 %add_ln813_489"   --->   Operation 3452 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3453 [1/1] (0.73ns)   --->   "%add_ln813_490 = add i12 %sext_ln813_285, i12 %sext_ln813_284"   --->   Operation 3453 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i12 %add_ln813_490"   --->   Operation 3454 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3455 [1/1] (0.74ns)   --->   "%add_ln813_491 = add i13 %sext_ln813_286, i13 %sext_ln813_283"   --->   Operation 3455 'add' 'add_ln813_491' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_493 = add i12 %sext_ln17_354, i12 %zext_ln17_98"   --->   Operation 3456 'add' 'add_ln813_493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i10 %add_ln813_494"   --->   Operation 3457 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3458 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_495 = add i12 %sext_ln813_288, i12 %add_ln813_493"   --->   Operation 3458 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i12 %add_ln813_495"   --->   Operation 3459 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i10 %add_ln813_496"   --->   Operation 3460 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i10 %add_ln813_497"   --->   Operation 3461 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3462 [1/1] (0.72ns)   --->   "%add_ln813_498 = add i11 %sext_ln813_291, i11 %sext_ln813_290"   --->   Operation 3462 'add' 'add_ln813_498' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i11 %add_ln813_498"   --->   Operation 3463 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_499 = add i13 %sext_ln813_292, i13 %sext_ln813_289"   --->   Operation 3464 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i9 %add_ln813_500"   --->   Operation 3465 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i9 %add_ln813_501"   --->   Operation 3466 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3467 [1/1] (0.71ns)   --->   "%add_ln813_502 = add i10 %sext_ln813_294, i10 %sext_ln813_293"   --->   Operation 3467 'add' 'add_ln813_502' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i10 %add_ln813_502"   --->   Operation 3468 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i9 %add_ln813_503"   --->   Operation 3469 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i9 %add_ln813_505"   --->   Operation 3470 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3471 [1/1] (0.71ns)   --->   "%add_ln813_506 = add i10 %sext_ln813_298, i10 %sext_ln813_296"   --->   Operation 3471 'add' 'add_ln813_506' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i10 %add_ln813_506"   --->   Operation 3472 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3473 [1/1] (0.72ns)   --->   "%add_ln813_507 = add i11 %sext_ln813_299, i11 %sext_ln813_295"   --->   Operation 3473 'add' 'add_ln813_507' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i11 %add_ln813_507"   --->   Operation 3474 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3475 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_508 = add i13 %sext_ln813_300, i13 %add_ln813_499"   --->   Operation 3475 'add' 'add_ln813_508' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln813_173 = zext i10 %add_ln813_511"   --->   Operation 3476 'zext' 'zext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln813_174 = zext i10 %add_ln813_512"   --->   Operation 3477 'zext' 'zext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3478 [1/1] (0.72ns)   --->   "%add_ln813_513 = add i11 %zext_ln813_174, i11 %zext_ln813_173"   --->   Operation 3478 'add' 'add_ln813_513' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3479 [1/1] (0.00ns)   --->   "%zext_ln813_175 = zext i11 %add_ln813_513"   --->   Operation 3479 'zext' 'zext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3480 [1/1] (0.00ns)   --->   "%zext_ln813_176 = zext i10 %add_ln813_514"   --->   Operation 3480 'zext' 'zext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3481 [1/1] (0.00ns)   --->   "%zext_ln813_177 = zext i10 %add_ln813_515"   --->   Operation 3481 'zext' 'zext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3482 [1/1] (0.72ns)   --->   "%add_ln813_516 = add i11 %zext_ln813_177, i11 %zext_ln813_176"   --->   Operation 3482 'add' 'add_ln813_516' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln813_178 = zext i11 %add_ln813_516"   --->   Operation 3483 'zext' 'zext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3484 [1/1] (0.73ns)   --->   "%add_ln813_517 = add i12 %zext_ln813_178, i12 %zext_ln813_175"   --->   Operation 3484 'add' 'add_ln813_517' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln813_179 = zext i12 %add_ln813_517"   --->   Operation 3485 'zext' 'zext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln813_180 = zext i10 %add_ln813_518"   --->   Operation 3486 'zext' 'zext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3487 [1/1] (0.00ns)   --->   "%zext_ln813_181 = zext i10 %add_ln813_519"   --->   Operation 3487 'zext' 'zext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3488 [1/1] (0.72ns)   --->   "%add_ln813_520 = add i11 %zext_ln813_181, i11 %zext_ln813_180"   --->   Operation 3488 'add' 'add_ln813_520' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln813_182 = zext i11 %add_ln813_520"   --->   Operation 3489 'zext' 'zext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3490 [1/1] (0.00ns)   --->   "%zext_ln813_183 = zext i9 %add_ln813_521"   --->   Operation 3490 'zext' 'zext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3491 [1/1] (0.00ns)   --->   "%zext_ln813_184 = zext i9 %add_ln813_522"   --->   Operation 3491 'zext' 'zext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3492 [1/1] (0.71ns)   --->   "%add_ln813_523 = add i10 %zext_ln813_184, i10 %zext_ln813_183"   --->   Operation 3492 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3493 [1/1] (0.00ns)   --->   "%zext_ln813_185 = zext i10 %add_ln813_523"   --->   Operation 3493 'zext' 'zext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3494 [1/1] (0.73ns)   --->   "%add_ln813_524 = add i12 %zext_ln813_185, i12 %zext_ln813_182"   --->   Operation 3494 'add' 'add_ln813_524' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln813_186 = zext i12 %add_ln813_524"   --->   Operation 3495 'zext' 'zext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3496 [1/1] (0.74ns)   --->   "%add_ln813_525 = add i13 %zext_ln813_186, i13 %zext_ln813_179"   --->   Operation 3496 'add' 'add_ln813_525' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3497 [1/1] (0.00ns)   --->   "%zext_ln813_188 = zext i9 %add_ln813_526"   --->   Operation 3497 'zext' 'zext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln813_189 = zext i9 %add_ln813_527"   --->   Operation 3498 'zext' 'zext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3499 [1/1] (0.71ns)   --->   "%add_ln813_528 = add i10 %zext_ln813_189, i10 %zext_ln813_188"   --->   Operation 3499 'add' 'add_ln813_528' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln813_190 = zext i10 %add_ln813_528"   --->   Operation 3500 'zext' 'zext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln813_191 = zext i9 %add_ln813_529"   --->   Operation 3501 'zext' 'zext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln813_192 = zext i8 %add_ln813_530"   --->   Operation 3502 'zext' 'zext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3503 [1/1] (0.71ns)   --->   "%add_ln813_531 = add i10 %zext_ln813_192, i10 %zext_ln813_191"   --->   Operation 3503 'add' 'add_ln813_531' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln813_193 = zext i10 %add_ln813_531"   --->   Operation 3504 'zext' 'zext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3505 [1/1] (0.72ns)   --->   "%add_ln813_532 = add i11 %zext_ln813_193, i11 %zext_ln813_190"   --->   Operation 3505 'add' 'add_ln813_532' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3506 [1/1] (0.00ns)   --->   "%zext_ln813_194 = zext i11 %add_ln813_532"   --->   Operation 3506 'zext' 'zext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3507 [1/1] (0.00ns)   --->   "%zext_ln813_195 = zext i8 %add_ln813_533"   --->   Operation 3507 'zext' 'zext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln813_303 = sext i11 %add_ln813_534"   --->   Operation 3508 'sext' 'sext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3509 [1/1] (0.73ns)   --->   "%add_ln813_535 = add i12 %sext_ln813_303, i12 %zext_ln813_195"   --->   Operation 3509 'add' 'add_ln813_535' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln813_304 = sext i12 %add_ln813_535"   --->   Operation 3510 'sext' 'sext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln813_305 = sext i11 %add_ln813_536"   --->   Operation 3511 'sext' 'sext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln813_306 = sext i11 %add_ln813_537"   --->   Operation 3512 'sext' 'sext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3513 [1/1] (0.73ns)   --->   "%add_ln813_538 = add i12 %sext_ln813_306, i12 %sext_ln813_305"   --->   Operation 3513 'add' 'add_ln813_538' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln813_307 = sext i12 %add_ln813_538"   --->   Operation 3514 'sext' 'sext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3515 [1/1] (0.74ns)   --->   "%add_ln813_539 = add i13 %sext_ln813_307, i13 %sext_ln813_304"   --->   Operation 3515 'add' 'add_ln813_539' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln813_308 = sext i13 %add_ln813_539"   --->   Operation 3516 'sext' 'sext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3517 [1/1] (0.75ns)   --->   "%add_ln813_540 = add i14 %sext_ln813_308, i14 %zext_ln813_194"   --->   Operation 3517 'add' 'add_ln813_540' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln813_311 = sext i11 %add_ln813_542"   --->   Operation 3518 'sext' 'sext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln813_312 = sext i11 %add_ln813_543"   --->   Operation 3519 'sext' 'sext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3520 [1/1] (0.73ns)   --->   "%add_ln813_544 = add i12 %sext_ln813_312, i12 %sext_ln813_311"   --->   Operation 3520 'add' 'add_ln813_544' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln813_313 = sext i12 %add_ln813_544"   --->   Operation 3521 'sext' 'sext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln813_314 = sext i11 %add_ln813_545"   --->   Operation 3522 'sext' 'sext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln813_315 = sext i11 %add_ln813_546"   --->   Operation 3523 'sext' 'sext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3524 [1/1] (0.73ns)   --->   "%add_ln813_547 = add i12 %sext_ln813_315, i12 %sext_ln813_314"   --->   Operation 3524 'add' 'add_ln813_547' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln813_316 = sext i12 %add_ln813_547"   --->   Operation 3525 'sext' 'sext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3526 [1/1] (0.74ns)   --->   "%add_ln813_548 = add i13 %sext_ln813_316, i13 %sext_ln813_313"   --->   Operation 3526 'add' 'add_ln813_548' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln813_317 = sext i13 %add_ln813_548"   --->   Operation 3527 'sext' 'sext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_549 = add i12 %sext_ln17_367, i12 %zext_ln17_172"   --->   Operation 3528 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln813_318 = sext i10 %add_ln813_550"   --->   Operation 3529 'sext' 'sext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3530 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_551 = add i12 %sext_ln813_318, i12 %add_ln813_549"   --->   Operation 3530 'add' 'add_ln813_551' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln813_319 = sext i12 %add_ln813_551"   --->   Operation 3531 'sext' 'sext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln813_320 = sext i10 %add_ln813_552"   --->   Operation 3532 'sext' 'sext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln813_321 = sext i10 %add_ln813_553"   --->   Operation 3533 'sext' 'sext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3534 [1/1] (0.72ns)   --->   "%add_ln813_554 = add i11 %sext_ln813_321, i11 %sext_ln813_320"   --->   Operation 3534 'add' 'add_ln813_554' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln813_322 = sext i11 %add_ln813_554"   --->   Operation 3535 'sext' 'sext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3536 [1/1] (0.74ns)   --->   "%add_ln813_555 = add i13 %sext_ln813_322, i13 %sext_ln813_319"   --->   Operation 3536 'add' 'add_ln813_555' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln813_323 = sext i13 %add_ln813_555"   --->   Operation 3537 'sext' 'sext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3538 [1/1] (0.75ns)   --->   "%add_ln813_556 = add i14 %sext_ln813_323, i14 %sext_ln813_317"   --->   Operation 3538 'add' 'add_ln813_556' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln813_325 = sext i10 %add_ln813_557"   --->   Operation 3539 'sext' 'sext_ln813_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln813_326 = sext i10 %add_ln813_558"   --->   Operation 3540 'sext' 'sext_ln813_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3541 [1/1] (0.72ns)   --->   "%add_ln813_559 = add i11 %sext_ln813_326, i11 %sext_ln813_325"   --->   Operation 3541 'add' 'add_ln813_559' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln813_327 = sext i11 %add_ln813_559"   --->   Operation 3542 'sext' 'sext_ln813_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln813_328 = sext i10 %add_ln813_560"   --->   Operation 3543 'sext' 'sext_ln813_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln813_329 = sext i10 %add_ln813_561"   --->   Operation 3544 'sext' 'sext_ln813_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3545 [1/1] (0.72ns)   --->   "%add_ln813_562 = add i11 %sext_ln813_329, i11 %sext_ln813_328"   --->   Operation 3545 'add' 'add_ln813_562' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln813_330 = sext i11 %add_ln813_562"   --->   Operation 3546 'sext' 'sext_ln813_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3547 [1/1] (0.73ns)   --->   "%add_ln813_563 = add i12 %sext_ln813_330, i12 %sext_ln813_327"   --->   Operation 3547 'add' 'add_ln813_563' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln813_331 = sext i12 %add_ln813_563"   --->   Operation 3548 'sext' 'sext_ln813_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln813_332 = sext i9 %add_ln813_564"   --->   Operation 3549 'sext' 'sext_ln813_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln813_333 = sext i9 %add_ln813_565"   --->   Operation 3550 'sext' 'sext_ln813_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3551 [1/1] (0.71ns)   --->   "%add_ln813_566 = add i10 %sext_ln813_333, i10 %sext_ln813_332"   --->   Operation 3551 'add' 'add_ln813_566' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln813_334 = sext i10 %add_ln813_566"   --->   Operation 3552 'sext' 'sext_ln813_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln813_335 = sext i9 %add_ln813_567"   --->   Operation 3553 'sext' 'sext_ln813_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln813_337 = sext i8 %add_ln813_569"   --->   Operation 3554 'sext' 'sext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3555 [1/1] (0.71ns)   --->   "%add_ln813_570 = add i10 %sext_ln813_337, i10 %sext_ln813_335"   --->   Operation 3555 'add' 'add_ln813_570' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln813_338 = sext i10 %add_ln813_570"   --->   Operation 3556 'sext' 'sext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3557 [1/1] (0.72ns)   --->   "%add_ln813_571 = add i11 %sext_ln813_338, i11 %sext_ln813_334"   --->   Operation 3557 'add' 'add_ln813_571' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln813_339 = sext i11 %add_ln813_571"   --->   Operation 3558 'sext' 'sext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3559 [1/1] (0.74ns)   --->   "%add_ln813_572 = add i13 %sext_ln813_339, i13 %sext_ln813_331"   --->   Operation 3559 'add' 'add_ln813_572' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3560 [1/1] (0.00ns)   --->   "%zext_ln813_196 = zext i10 %add_ln813_577"   --->   Operation 3560 'zext' 'zext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3561 [1/1] (0.72ns)   --->   "%add_ln813_578 = add i11 %zext_ln813_196, i11 %zext_ln17_121"   --->   Operation 3561 'add' 'add_ln813_578' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln813_197 = zext i11 %add_ln813_578"   --->   Operation 3562 'zext' 'zext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3563 [1/1] (0.00ns)   --->   "%zext_ln813_198 = zext i10 %add_ln813_579"   --->   Operation 3563 'zext' 'zext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3564 [1/1] (0.00ns)   --->   "%zext_ln813_199 = zext i10 %add_ln813_580"   --->   Operation 3564 'zext' 'zext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3565 [1/1] (0.72ns)   --->   "%add_ln813_581 = add i11 %zext_ln813_199, i11 %zext_ln813_198"   --->   Operation 3565 'add' 'add_ln813_581' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3566 [1/1] (0.00ns)   --->   "%zext_ln813_200 = zext i11 %add_ln813_581"   --->   Operation 3566 'zext' 'zext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3567 [1/1] (0.73ns)   --->   "%add_ln813_582 = add i12 %zext_ln813_200, i12 %zext_ln813_197"   --->   Operation 3567 'add' 'add_ln813_582' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3568 [1/1] (0.00ns)   --->   "%zext_ln813_201 = zext i12 %add_ln813_582"   --->   Operation 3568 'zext' 'zext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln813_202 = zext i10 %add_ln813_583"   --->   Operation 3569 'zext' 'zext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3570 [1/1] (0.00ns)   --->   "%zext_ln813_203 = zext i9 %add_ln813_584"   --->   Operation 3570 'zext' 'zext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_585 = add i11 %zext_ln813_203, i11 %zext_ln813_202"   --->   Operation 3571 'add' 'add_ln813_585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3572 [1/1] (0.00ns)   --->   "%zext_ln813_204 = zext i9 %add_ln813_586"   --->   Operation 3572 'zext' 'zext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln813_205 = zext i9 %add_ln813_587"   --->   Operation 3573 'zext' 'zext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3574 [1/1] (0.71ns)   --->   "%add_ln813_588 = add i10 %zext_ln813_205, i10 %zext_ln813_204"   --->   Operation 3574 'add' 'add_ln813_588' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3575 [1/1] (0.00ns)   --->   "%zext_ln813_206 = zext i10 %add_ln813_588"   --->   Operation 3575 'zext' 'zext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3576 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_589 = add i11 %zext_ln813_206, i11 %add_ln813_585"   --->   Operation 3576 'add' 'add_ln813_589' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3577 [1/1] (0.00ns)   --->   "%zext_ln813_207 = zext i11 %add_ln813_589"   --->   Operation 3577 'zext' 'zext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3578 [1/1] (0.74ns)   --->   "%add_ln813_590 = add i13 %zext_ln813_207, i13 %zext_ln813_201"   --->   Operation 3578 'add' 'add_ln813_590' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln813_209 = zext i8 %add_ln813_591"   --->   Operation 3579 'zext' 'zext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln813_210 = zext i8 %add_ln813_592"   --->   Operation 3580 'zext' 'zext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3581 [1/1] (0.70ns)   --->   "%add_ln813_593 = add i9 %zext_ln813_210, i9 %zext_ln813_209"   --->   Operation 3581 'add' 'add_ln813_593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3582 [1/1] (0.00ns)   --->   "%zext_ln813_211 = zext i9 %add_ln813_593"   --->   Operation 3582 'zext' 'zext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln813_212 = zext i7 %add_ln813_594"   --->   Operation 3583 'zext' 'zext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3584 [1/1] (0.73ns)   --->   "%add_ln813_595 = add i12 %zext_ln818_146, i12 %sext_ln17_185"   --->   Operation 3584 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_596 = add i12 %add_ln813_595, i12 %zext_ln813_212"   --->   Operation 3585 'add' 'add_ln813_596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3586 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_597 = add i12 %add_ln813_596, i12 %zext_ln813_211"   --->   Operation 3586 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln813_344 = sext i12 %add_ln813_597"   --->   Operation 3587 'sext' 'sext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln813_345 = sext i11 %add_ln813_598"   --->   Operation 3588 'sext' 'sext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln813_346 = sext i11 %add_ln813_599"   --->   Operation 3589 'sext' 'sext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3590 [1/1] (0.73ns)   --->   "%add_ln813_600 = add i12 %sext_ln813_346, i12 %sext_ln813_345"   --->   Operation 3590 'add' 'add_ln813_600' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln813_347 = sext i12 %add_ln813_600"   --->   Operation 3591 'sext' 'sext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln813_348 = sext i11 %add_ln813_601"   --->   Operation 3592 'sext' 'sext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln813_349 = sext i11 %add_ln813_602"   --->   Operation 3593 'sext' 'sext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3594 [1/1] (0.73ns)   --->   "%add_ln813_603 = add i12 %sext_ln813_349, i12 %sext_ln813_348"   --->   Operation 3594 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln813_350 = sext i12 %add_ln813_603"   --->   Operation 3595 'sext' 'sext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3596 [1/1] (0.74ns)   --->   "%add_ln813_604 = add i13 %sext_ln813_350, i13 %sext_ln813_347"   --->   Operation 3596 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln813_351 = sext i13 %add_ln813_604"   --->   Operation 3597 'sext' 'sext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3598 [1/1] (0.75ns)   --->   "%add_ln813_605 = add i14 %sext_ln813_351, i14 %sext_ln813_344"   --->   Operation 3598 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln813_354 = sext i11 %add_ln813_607"   --->   Operation 3599 'sext' 'sext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln813_355 = sext i11 %add_ln813_608"   --->   Operation 3600 'sext' 'sext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3601 [1/1] (0.73ns)   --->   "%add_ln813_609 = add i12 %sext_ln813_355, i12 %sext_ln813_354"   --->   Operation 3601 'add' 'add_ln813_609' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln813_356 = sext i12 %add_ln813_609"   --->   Operation 3602 'sext' 'sext_ln813_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln813_357 = sext i11 %add_ln813_610"   --->   Operation 3603 'sext' 'sext_ln813_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln813_358 = sext i11 %add_ln813_611"   --->   Operation 3604 'sext' 'sext_ln813_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3605 [1/1] (0.73ns)   --->   "%add_ln813_612 = add i12 %sext_ln813_358, i12 %sext_ln813_357"   --->   Operation 3605 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln813_359 = sext i12 %add_ln813_612"   --->   Operation 3606 'sext' 'sext_ln813_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3607 [1/1] (0.74ns)   --->   "%add_ln813_613 = add i13 %sext_ln813_359, i13 %sext_ln813_356"   --->   Operation 3607 'add' 'add_ln813_613' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln813_360 = sext i13 %add_ln813_613"   --->   Operation 3608 'sext' 'sext_ln813_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_614 = add i12 %sext_ln17_348, i12 %zext_ln17_260"   --->   Operation 3609 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln813_361 = sext i10 %add_ln813_615"   --->   Operation 3610 'sext' 'sext_ln813_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3611 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_616 = add i12 %sext_ln813_361, i12 %add_ln813_614"   --->   Operation 3611 'add' 'add_ln813_616' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln813_362 = sext i12 %add_ln813_616"   --->   Operation 3612 'sext' 'sext_ln813_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln813_363 = sext i10 %add_ln813_617"   --->   Operation 3613 'sext' 'sext_ln813_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln813_364 = sext i10 %add_ln813_618"   --->   Operation 3614 'sext' 'sext_ln813_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3615 [1/1] (0.72ns)   --->   "%add_ln813_619 = add i11 %sext_ln813_364, i11 %sext_ln813_363"   --->   Operation 3615 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln813_365 = sext i11 %add_ln813_619"   --->   Operation 3616 'sext' 'sext_ln813_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3617 [1/1] (0.74ns)   --->   "%add_ln813_620 = add i13 %sext_ln813_365, i13 %sext_ln813_362"   --->   Operation 3617 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln813_366 = sext i13 %add_ln813_620"   --->   Operation 3618 'sext' 'sext_ln813_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3619 [1/1] (0.75ns)   --->   "%add_ln813_621 = add i14 %sext_ln813_366, i14 %sext_ln813_360"   --->   Operation 3619 'add' 'add_ln813_621' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln813_368 = sext i10 %add_ln813_622"   --->   Operation 3620 'sext' 'sext_ln813_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln813_369 = sext i10 %add_ln813_623"   --->   Operation 3621 'sext' 'sext_ln813_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3622 [1/1] (0.72ns)   --->   "%add_ln813_624 = add i11 %sext_ln813_369, i11 %sext_ln813_368"   --->   Operation 3622 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln813_370 = sext i11 %add_ln813_624"   --->   Operation 3623 'sext' 'sext_ln813_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln813_371 = sext i10 %add_ln813_625"   --->   Operation 3624 'sext' 'sext_ln813_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln813_372 = sext i9 %add_ln813_626"   --->   Operation 3625 'sext' 'sext_ln813_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3626 [1/1] (0.72ns)   --->   "%add_ln813_627 = add i11 %sext_ln813_372, i11 %sext_ln813_371"   --->   Operation 3626 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln813_373 = sext i11 %add_ln813_627"   --->   Operation 3627 'sext' 'sext_ln813_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3628 [1/1] (0.73ns)   --->   "%add_ln813_628 = add i12 %sext_ln813_373, i12 %sext_ln813_370"   --->   Operation 3628 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln813_374 = sext i12 %add_ln813_628"   --->   Operation 3629 'sext' 'sext_ln813_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln813_375 = sext i9 %add_ln813_629"   --->   Operation 3630 'sext' 'sext_ln813_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln813_376 = sext i8 %add_ln813_630"   --->   Operation 3631 'sext' 'sext_ln813_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_631 = add i10 %sext_ln813_376, i10 %sext_ln813_375"   --->   Operation 3632 'add' 'add_ln813_631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_632 = add i7 %sext_ln17_309, i7 %zext_ln17_28"   --->   Operation 3633 'add' 'add_ln813_632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln813_377 = sext i6 %add_ln813_633"   --->   Operation 3634 'sext' 'sext_ln813_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3635 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln813_634 = add i7 %sext_ln813_377, i7 %add_ln813_632"   --->   Operation 3635 'add' 'add_ln813_634' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln813_378 = sext i7 %add_ln813_634"   --->   Operation 3636 'sext' 'sext_ln813_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3637 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_635 = add i10 %sext_ln813_378, i10 %add_ln813_631"   --->   Operation 3637 'add' 'add_ln813_635' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln813_379 = sext i10 %add_ln813_635"   --->   Operation 3638 'sext' 'sext_ln813_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3639 [1/1] (0.74ns)   --->   "%add_ln813_636 = add i13 %sext_ln813_379, i13 %sext_ln813_374"   --->   Operation 3639 'add' 'add_ln813_636' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 3640 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 640, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3640 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3641 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i12 %add_ln813_6"   --->   Operation 3641 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i12 %add_ln813_13"   --->   Operation 3642 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3643 [1/1] (0.74ns)   --->   "%add_ln813_14 = add i13 %zext_ln813_13, i13 %zext_ln813_6"   --->   Operation 3643 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i13 %add_ln813_14"   --->   Operation 3644 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i14 %add_ln813_29"   --->   Operation 3645 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3646 [1/1] (0.76ns)   --->   "%add_ln813_30 = add i15 %sext_ln813_16, i15 %zext_ln813_14"   --->   Operation 3646 'add' 'add_ln813_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i15 %add_ln813_30"   --->   Operation 3647 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i14 %add_ln813_45"   --->   Operation 3648 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i13 %add_ln813_60"   --->   Operation 3649 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3650 [1/1] (0.76ns)   --->   "%add_ln813_61 = add i15 %sext_ln813_45, i15 %sext_ln813_32"   --->   Operation 3650 'add' 'add_ln813_61' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i15 %add_ln813_61"   --->   Operation 3651 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3652 [1/1] (0.77ns)   --->   "%add_ln813_62 = add i16 %sext_ln813_46, i16 %sext_ln813_17"   --->   Operation 3652 'add' 'add_ln813_62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i13 %add_ln813_78"   --->   Operation 3653 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i14 %add_ln813_93"   --->   Operation 3654 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3655 [1/1] (0.76ns)   --->   "%add_ln813_94 = add i15 %sext_ln813_54, i15 %zext_ln813_34"   --->   Operation 3655 'add' 'add_ln813_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i15 %add_ln813_94"   --->   Operation 3656 'sext' 'sext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln813_70 = sext i13 %add_ln813_109"   --->   Operation 3657 'sext' 'sext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln813_84 = sext i13 %add_ln813_124"   --->   Operation 3658 'sext' 'sext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3659 [1/1] (0.75ns)   --->   "%add_ln813_125 = add i14 %sext_ln813_84, i14 %sext_ln813_70"   --->   Operation 3659 'add' 'add_ln813_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln813_85 = sext i14 %add_ln813_125"   --->   Operation 3660 'sext' 'sext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3661 [1/1] (0.77ns)   --->   "%add_ln813_126 = add i16 %sext_ln813_85, i16 %sext_ln813_55"   --->   Operation 3661 'add' 'add_ln813_126' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3662 [1/1] (0.00ns)   --->   "%zext_ln813_53 = zext i13 %add_ln813_143"   --->   Operation 3662 'zext' 'zext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln813_92 = sext i14 %add_ln813_158"   --->   Operation 3663 'sext' 'sext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3664 [1/1] (0.76ns)   --->   "%add_ln813_159 = add i15 %sext_ln813_92, i15 %zext_ln813_53"   --->   Operation 3664 'add' 'add_ln813_159' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i15 %add_ln813_159"   --->   Operation 3665 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i13 %add_ln813_165"   --->   Operation 3666 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i13 %add_ln813_168"   --->   Operation 3667 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln813_103 = sext i12 %add_ln813_171"   --->   Operation 3668 'sext' 'sext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3669 [1/1] (0.75ns)   --->   "%add_ln813_172 = add i14 %sext_ln813_103, i14 %sext_ln813_101"   --->   Operation 3669 'add' 'add_ln813_172' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i14 %add_ln813_172"   --->   Operation 3670 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_173 = add i15 %sext_ln813_104, i15 %sext_ln813_99"   --->   Operation 3671 'add' 'add_ln813_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i13 %add_ln813_188"   --->   Operation 3672 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3673 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_189 = add i15 %sext_ln813_118, i15 %add_ln813_173"   --->   Operation 3673 'add' 'add_ln813_189' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i15 %add_ln813_189"   --->   Operation 3674 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3675 [1/1] (0.77ns)   --->   "%add_ln813_190 = add i16 %sext_ln813_119, i16 %sext_ln813_93"   --->   Operation 3675 'add' 'add_ln813_190' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln813_77 = zext i13 %add_ln813_206"   --->   Operation 3676 'zext' 'zext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i14 %add_ln813_221"   --->   Operation 3677 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3678 [1/1] (0.76ns)   --->   "%add_ln813_222 = add i15 %sext_ln813_123, i15 %zext_ln813_77"   --->   Operation 3678 'add' 'add_ln813_222' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i15 %add_ln813_222"   --->   Operation 3679 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln813_139 = sext i14 %add_ln813_237"   --->   Operation 3680 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln813_153 = sext i13 %add_ln813_252"   --->   Operation 3681 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3682 [1/1] (0.76ns)   --->   "%add_ln813_253 = add i15 %sext_ln813_153, i15 %sext_ln813_139"   --->   Operation 3682 'add' 'add_ln813_253' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln813_154 = sext i15 %add_ln813_253"   --->   Operation 3683 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3684 [1/1] (0.77ns)   --->   "%add_ln813_254 = add i16 %sext_ln813_154, i16 %sext_ln813_124"   --->   Operation 3684 'add' 'add_ln813_254' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3685 [1/1] (0.00ns)   --->   "%zext_ln813_101 = zext i13 %add_ln813_269"   --->   Operation 3685 'zext' 'zext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i14 %add_ln813_284"   --->   Operation 3686 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3687 [1/1] (0.76ns)   --->   "%add_ln813_285 = add i15 %sext_ln813_162, i15 %zext_ln813_101"   --->   Operation 3687 'add' 'add_ln813_285' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i15 %add_ln813_285"   --->   Operation 3688 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i14 %add_ln813_300"   --->   Operation 3689 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i13 %add_ln813_316"   --->   Operation 3690 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3691 [1/1] (0.76ns)   --->   "%add_ln813_317 = add i15 %sext_ln813_192, i15 %sext_ln813_177"   --->   Operation 3691 'add' 'add_ln813_317' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i15 %add_ln813_317"   --->   Operation 3692 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3693 [1/1] (0.77ns)   --->   "%add_ln813_318 = add i16 %sext_ln813_193, i16 %sext_ln813_163"   --->   Operation 3693 'add' 'add_ln813_318' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln813_122 = zext i13 %add_ln813_333"   --->   Operation 3694 'zext' 'zext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i14 %add_ln813_348"   --->   Operation 3695 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3696 [1/1] (0.76ns)   --->   "%add_ln813_349 = add i15 %sext_ln813_202, i15 %zext_ln813_122"   --->   Operation 3696 'add' 'add_ln813_349' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i15 %add_ln813_349"   --->   Operation 3697 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln813_210 = sext i13 %add_ln813_356"   --->   Operation 3698 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i14 %add_ln813_363"   --->   Operation 3699 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_364 = add i15 %sext_ln813_215, i15 %sext_ln813_210"   --->   Operation 3700 'add' 'add_ln813_364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i13 %add_ln813_380"   --->   Operation 3701 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3702 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_381 = add i15 %sext_ln813_230, i15 %add_ln813_364"   --->   Operation 3702 'add' 'add_ln813_381' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i15 %add_ln813_381"   --->   Operation 3703 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3704 [1/1] (0.77ns)   --->   "%add_ln813_382 = add i16 %sext_ln813_231, i16 %sext_ln813_203"   --->   Operation 3704 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (0.00ns)   --->   "%zext_ln813_142 = zext i13 %add_ln813_397"   --->   Operation 3705 'zext' 'zext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i14 %add_ln813_412"   --->   Operation 3706 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3707 [1/1] (0.76ns)   --->   "%add_ln813_413 = add i15 %sext_ln813_238, i15 %zext_ln813_142"   --->   Operation 3707 'add' 'add_ln813_413' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i15 %add_ln813_413"   --->   Operation 3708 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i13 %add_ln813_420"   --->   Operation 3709 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i14 %add_ln813_427"   --->   Operation 3710 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_428 = add i15 %sext_ln813_253, i15 %sext_ln813_246"   --->   Operation 3711 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i13 %add_ln813_444"   --->   Operation 3712 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3713 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_445 = add i15 %sext_ln813_266, i15 %add_ln813_428"   --->   Operation 3713 'add' 'add_ln813_445' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i15 %add_ln813_445"   --->   Operation 3714 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3715 [1/1] (0.77ns)   --->   "%add_ln813_446 = add i16 %sext_ln813_267, i16 %sext_ln813_239"   --->   Operation 3715 'add' 'add_ln813_446' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3716 [1/1] (0.00ns)   --->   "%zext_ln813_164 = zext i13 %add_ln813_461"   --->   Operation 3716 'zext' 'zext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i14 %add_ln813_476"   --->   Operation 3717 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3718 [1/1] (0.76ns)   --->   "%add_ln813_477 = add i15 %sext_ln813_272, i15 %zext_ln813_164"   --->   Operation 3718 'add' 'add_ln813_477' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i15 %add_ln813_477"   --->   Operation 3719 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i14 %add_ln813_484"   --->   Operation 3720 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i13 %add_ln813_491"   --->   Operation 3721 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_492 = add i15 %sext_ln813_287, i15 %sext_ln813_280"   --->   Operation 3722 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i13 %add_ln813_508"   --->   Operation 3723 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3724 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_509 = add i15 %sext_ln813_301, i15 %add_ln813_492"   --->   Operation 3724 'add' 'add_ln813_509' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln813_302 = sext i15 %add_ln813_509"   --->   Operation 3725 'sext' 'sext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3726 [1/1] (0.77ns)   --->   "%add_ln813_510 = add i16 %sext_ln813_302, i16 %sext_ln813_273"   --->   Operation 3726 'add' 'add_ln813_510' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3727 [1/1] (0.00ns)   --->   "%zext_ln813_187 = zext i13 %add_ln813_525"   --->   Operation 3727 'zext' 'zext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln813_309 = sext i14 %add_ln813_540"   --->   Operation 3728 'sext' 'sext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3729 [1/1] (0.76ns)   --->   "%add_ln813_541 = add i15 %sext_ln813_309, i15 %zext_ln813_187"   --->   Operation 3729 'add' 'add_ln813_541' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3730 [1/1] (0.00ns)   --->   "%sext_ln813_310 = sext i15 %add_ln813_541"   --->   Operation 3730 'sext' 'sext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln813_324 = sext i14 %add_ln813_556"   --->   Operation 3731 'sext' 'sext_ln813_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln813_340 = sext i13 %add_ln813_572"   --->   Operation 3732 'sext' 'sext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3733 [1/1] (0.76ns)   --->   "%add_ln813_573 = add i15 %sext_ln813_340, i15 %sext_ln813_324"   --->   Operation 3733 'add' 'add_ln813_573' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3734 [1/1] (0.00ns)   --->   "%sext_ln813_341 = sext i15 %add_ln813_573"   --->   Operation 3734 'sext' 'sext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3735 [1/1] (0.77ns)   --->   "%add_ln813_574 = add i16 %sext_ln813_341, i16 %sext_ln813_310"   --->   Operation 3735 'add' 'add_ln813_574' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3736 [1/1] (0.00ns)   --->   "%zext_ln813_208 = zext i13 %add_ln813_590"   --->   Operation 3736 'zext' 'zext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln813_352 = sext i14 %add_ln813_605"   --->   Operation 3737 'sext' 'sext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3738 [1/1] (0.76ns)   --->   "%add_ln813_606 = add i15 %sext_ln813_352, i15 %zext_ln813_208"   --->   Operation 3738 'add' 'add_ln813_606' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln813_353 = sext i15 %add_ln813_606"   --->   Operation 3739 'sext' 'sext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln813_367 = sext i14 %add_ln813_621"   --->   Operation 3740 'sext' 'sext_ln813_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln813_380 = sext i13 %add_ln813_636"   --->   Operation 3741 'sext' 'sext_ln813_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3742 [1/1] (0.76ns)   --->   "%add_ln813_637 = add i15 %sext_ln813_380, i15 %sext_ln813_367"   --->   Operation 3742 'add' 'add_ln813_637' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln813_381 = sext i15 %add_ln813_637"   --->   Operation 3743 'sext' 'sext_ln813_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3744 [1/1] (0.77ns)   --->   "%add_ln813_638 = add i16 %sext_ln813_381, i16 %sext_ln813_353"   --->   Operation 3744 'add' 'add_ln813_638' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3745 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %add_ln813_62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3745 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3746 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %add_ln813_126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3746 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3747 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %add_ln813_190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3747 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3748 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %add_ln813_254" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3748 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3749 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %add_ln813_318" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3749 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3750 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %add_ln813_382" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3750 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3751 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %add_ln813_446" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3751 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3752 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %add_ln813_510" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3752 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3753 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %add_ln813_574" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3753 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3754 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %add_ln813_638" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3754 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3755 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i160 %mrv_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 3755 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.7ns
The critical path consists of the following:
	wire read operation ('p_read64', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [129]  (0 ns)
	'mul' operation ('mul_ln818') [133]  (1.7 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	wire read operation ('p_read_87', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read11' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [118]  (0 ns)
	'mul' operation ('r.V') [559]  (1.7 ns)
	'add' operation ('add_ln813_23') [2624]  (0.725 ns)

 <State 3>: 2.28ns
The critical path consists of the following:
	'add' operation ('add_ln813_131') [2830]  (0.797 ns)
	'add' operation ('add_ln813_135') [2838]  (0.735 ns)
	'add' operation ('add_ln813_143') [2854]  (0.745 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln813_14') [2607]  (0.745 ns)
	'add' operation ('add_ln813_30') [2638]  (0.765 ns)
	'add' operation ('add_ln813_62') [2700]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
