{
  "module_name": "intel_hdmi_lpe_audio.h",
  "hash_id": "93788e88b54fce9646bd014761868dbddf4e4b1dc463359ae3ff8002e7c6e272",
  "original_prompt": "Ingested from linux-6.6.14/sound/x86/intel_hdmi_lpe_audio.h",
  "human_readable_source": " \n \n#ifndef __INTEL_HDMI_LPE_AUDIO_H\n#define __INTEL_HDMI_LPE_AUDIO_H\n\n#define HAD_MIN_CHANNEL\t\t2\n#define HAD_MAX_CHANNEL\t\t8\n#define HAD_NUM_OF_RING_BUFS\t4\n\n \n#define HAD_MAX_BUFFER\t\t((1024 * 1024 - 1) & ~0x3f)\n#define HAD_DEFAULT_BUFFER\t(600 * 1024)  \n#define HAD_MAX_PERIODS\t\t256\t \n#define HAD_MIN_PERIODS\t\t1\n#define HAD_MAX_PERIOD_BYTES\t((HAD_MAX_BUFFER / HAD_MIN_PERIODS) & ~0x3f)\n#define HAD_MIN_PERIOD_BYTES\t1024\t \n#define HAD_FIFO_SIZE\t\t0  \n#define MAX_SPEAKERS\t\t8\n\n#define AUD_SAMPLE_RATE_32\t32000\n#define AUD_SAMPLE_RATE_44_1\t44100\n#define AUD_SAMPLE_RATE_48\t48000\n#define AUD_SAMPLE_RATE_88_2\t88200\n#define AUD_SAMPLE_RATE_96\t96000\n#define AUD_SAMPLE_RATE_176_4\t176400\n#define AUD_SAMPLE_RATE_192\t192000\n\n#define HAD_MIN_RATE\t\tAUD_SAMPLE_RATE_32\n#define HAD_MAX_RATE\t\tAUD_SAMPLE_RATE_192\n\n#define DIS_SAMPLE_RATE_25_2\t25200\n#define DIS_SAMPLE_RATE_27\t27000\n#define DIS_SAMPLE_RATE_54\t54000\n#define DIS_SAMPLE_RATE_74_25\t74250\n#define DIS_SAMPLE_RATE_148_5\t148500\n#define HAD_REG_WIDTH\t\t0x08\n#define HAD_MAX_DIP_WORDS\t\t16\n\n \n#define DP_2_7_GHZ\t\t\t270000\n#define DP_1_62_GHZ\t\t\t162000\n\n \n#define AUD_SAMPLE_RATE_32_DP_2_7_MAUD_VAL\t\t1988\n#define AUD_SAMPLE_RATE_44_1_DP_2_7_MAUD_VAL\t\t2740\n#define AUD_SAMPLE_RATE_48_DP_2_7_MAUD_VAL\t\t2982\n#define AUD_SAMPLE_RATE_88_2_DP_2_7_MAUD_VAL\t\t5480\n#define AUD_SAMPLE_RATE_96_DP_2_7_MAUD_VAL\t\t5965\n#define AUD_SAMPLE_RATE_176_4_DP_2_7_MAUD_VAL\t\t10961\n#define HAD_MAX_RATE_DP_2_7_MAUD_VAL\t\t\t11930\n#define AUD_SAMPLE_RATE_32_DP_1_62_MAUD_VAL\t\t3314\n#define AUD_SAMPLE_RATE_44_1_DP_1_62_MAUD_VAL\t\t4567\n#define AUD_SAMPLE_RATE_48_DP_1_62_MAUD_VAL\t\t4971\n#define AUD_SAMPLE_RATE_88_2_DP_1_62_MAUD_VAL\t\t9134\n#define AUD_SAMPLE_RATE_96_DP_1_62_MAUD_VAL\t\t9942\n#define AUD_SAMPLE_RATE_176_4_DP_1_62_MAUD_VAL\t\t18268\n#define HAD_MAX_RATE_DP_1_62_MAUD_VAL\t\t\t19884\n\n \n#define DP_NAUD_VAL\t\t\t\t\t32768\n\n \n \nenum hdmi_ctrl_reg_offset_common {\n\tAUDIO_HDMI_CONFIG_A = 0x000,\n\tAUDIO_HDMI_CONFIG_B = 0x800,\n\tAUDIO_HDMI_CONFIG_C = 0x900,\n};\n \nenum hdmi_ctrl_reg_offset {\n\tAUD_CONFIG\t\t= 0x0,\n\tAUD_CH_STATUS_0\t\t= 0x08,\n\tAUD_CH_STATUS_1\t\t= 0x0C,\n\tAUD_HDMI_CTS\t\t= 0x10,\n\tAUD_N_ENABLE\t\t= 0x14,\n\tAUD_SAMPLE_RATE\t\t= 0x18,\n\tAUD_BUF_CONFIG\t\t= 0x20,\n\tAUD_BUF_CH_SWAP\t\t= 0x24,\n\tAUD_BUF_A_ADDR\t\t= 0x40,\n\tAUD_BUF_A_LENGTH\t= 0x44,\n\tAUD_BUF_B_ADDR\t\t= 0x48,\n\tAUD_BUF_B_LENGTH\t= 0x4c,\n\tAUD_BUF_C_ADDR\t\t= 0x50,\n\tAUD_BUF_C_LENGTH\t= 0x54,\n\tAUD_BUF_D_ADDR\t\t= 0x58,\n\tAUD_BUF_D_LENGTH\t= 0x5c,\n\tAUD_CNTL_ST\t\t= 0x60,\n\tAUD_HDMI_STATUS\t\t= 0x64,  \n\tAUD_HDMIW_INFOFR\t= 0x68,  \n};\n\n \nunion aud_cfg {\n\tstruct {\n\t\tu32 aud_en:1;\n\t\tu32 layout:1;\t\t \n\t\tu32 fmt:2;\n\t\tu32 num_ch:3;\n\t\tu32 set:1;\n\t\tu32 flat:1;\n\t\tu32 val_bit:1;\n\t\tu32 user_bit:1;\n\t\tu32 underrun:1;\t\t \n\t\tu32 packet_mode:1;\t \n\t\tu32 left_align:1;\t \n\t\tu32 bogus_sample:1;\t \n\t\tu32 dp_modei:1;\t\t \n\t\tu32 rsvd:16;\n\t} regx;\n\tu32 regval;\n};\n\n#define AUD_CONFIG_VALID_BIT\t\t\t(1 << 9)\n#define AUD_CONFIG_DP_MODE\t\t\t(1 << 15)\n#define AUD_CONFIG_CH_MASK\t0x70\n#define LAYOUT0\t\t\t0\t\t \n#define LAYOUT1\t\t\t1\t\t \n\n \nunion aud_ch_status_0 {\n\tstruct {\n\t\tu32 ch_status:1;\n\t\tu32 lpcm_id:1;\n\t\tu32 cp_info:1;\n\t\tu32 format:3;\n\t\tu32 mode:2;\n\t\tu32 ctg_code:8;\n\t\tu32 src_num:4;\n\t\tu32 ch_num:4;\n\t\tu32 samp_freq:4;\t \n\t\tu32 clk_acc:2;\n\t\tu32 rsvd:2;\n\t} regx;\n\tu32 regval;\n};\n\n \n#define CH_STATUS_MAP_32KHZ\t0x3\n#define CH_STATUS_MAP_44KHZ\t0x0\n#define CH_STATUS_MAP_48KHZ\t0x2\n#define CH_STATUS_MAP_88KHZ\t0x8\n#define CH_STATUS_MAP_96KHZ\t0xA\n#define CH_STATUS_MAP_176KHZ\t0xC\n#define CH_STATUS_MAP_192KHZ\t0xE\n\n \nunion aud_ch_status_1 {\n\tstruct {\n\t\tu32 max_wrd_len:1;\n\t\tu32 wrd_len:3;\n\t\tu32 rsvd:28;\n\t} regx;\n\tu32 regval;\n};\n\n#define MAX_SMPL_WIDTH_20\t0x0\n#define MAX_SMPL_WIDTH_24\t0x1\n#define SMPL_WIDTH_16BITS\t0x1\n#define SMPL_WIDTH_24BITS\t0x5\n\n \nunion aud_hdmi_cts {\n\tstruct {\n\t\tu32 cts_val:24;\n\t\tu32 en_cts_prog:1;\n\t\tu32 rsvd:7;\n\t} regx;\n\tu32 regval;\n};\n\n \nunion aud_hdmi_n_enable {\n\tstruct {\n\t\tu32 n_val:24;\n\t\tu32 en_n_prog:1;\n\t\tu32 rsvd:7;\n\t} regx;\n\tu32 regval;\n};\n\n \nunion aud_buf_config {\n\tstruct {\n\t\tu32 audio_fifo_watermark:8;\n\t\tu32 dma_fifo_watermark:3;\n\t\tu32 rsvd0:5;\n\t\tu32 aud_delay:8;\n\t\tu32 rsvd1:8;\n\t} regx;\n\tu32 regval;\n};\n\n#define FIFO_THRESHOLD\t\t0xFE\n#define DMA_FIFO_THRESHOLD\t0x7\n\n \nunion aud_buf_ch_swap {\n\tstruct {\n\t\tu32 first_0:3;\n\t\tu32 second_0:3;\n\t\tu32 first_1:3;\n\t\tu32 second_1:3;\n\t\tu32 first_2:3;\n\t\tu32 second_2:3;\n\t\tu32 first_3:3;\n\t\tu32 second_3:3;\n\t\tu32 rsvd:8;\n\t} regx;\n\tu32 regval;\n};\n\n#define SWAP_LFE_CENTER\t\t0x00fac4c8\t \n\n \nunion aud_buf_addr {\n\tstruct {\n\t\tu32 valid:1;\n\t\tu32 intr_en:1;\n\t\tu32 rsvd:4;\n\t\tu32 addr:26;\n\t} regx;\n\tu32 regval;\n};\n\n#define AUD_BUF_VALID\t\t(1U << 0)\n#define AUD_BUF_INTR_EN\t\t(1U << 1)\n\n \nunion aud_buf_len {\n\tstruct {\n\t\tu32 buf_len:20;\n\t\tu32 rsvd:12;\n\t} regx;\n\tu32 regval;\n};\n\n \nunion aud_ctrl_st {\n\tstruct {\n\t\tu32 ram_addr:4;\n\t\tu32 eld_ack:1;\n\t\tu32 eld_addr:4;\n\t\tu32 eld_buf_size:5;\n\t\tu32 eld_valid:1;\n\t\tu32 cp_ready:1;\n\t\tu32 dip_freq:2;\n\t\tu32 dip_idx:3;\n\t\tu32 dip_en_sta:4;\n\t\tu32 rsvd:7;\n\t} regx;\n\tu32 regval;\n};\n\n \nunion aud_info_frame1 {\n\tstruct {\n\t\tu32 pkt_type:8;\n\t\tu32 ver_num:8;\n\t\tu32 len:5;\n\t\tu32 rsvd:11;\n\t} regx;\n\tu32 regval;\n};\n\n#define HDMI_INFO_FRAME_WORD1\t0x000a0184\n#define DP_INFO_FRAME_WORD1\t0x00441b84\n\n \nunion aud_info_frame2 {\n\tstruct {\n\t\tu32 chksum:8;\n\t\tu32 chnl_cnt:3;\n\t\tu32 rsvd0:1;\n\t\tu32 coding_type:4;\n\t\tu32 smpl_size:2;\n\t\tu32 smpl_freq:3;\n\t\tu32 rsvd1:3;\n\t\tu32 format:8;\n\t} regx;\n\tu32 regval;\n};\n\n \nunion aud_info_frame3 {\n\tstruct {\n\t\tu32 chnl_alloc:8;\n\t\tu32 rsvd0:3;\n\t\tu32 lsv:4;\n\t\tu32 dm_inh:1;\n\t\tu32 rsvd1:16;\n\t} regx;\n\tu32 regval;\n};\n\n#define VALID_DIP_WORDS\t\t3\n\n \n#define HDMI_AUDIO_UNDERRUN\t\t(1U << 31)\n#define HDMI_AUDIO_BUFFER_DONE\t\t(1U << 29)\n\n \n#define AUD_HDMI_STATUS_MASK_UNDERRUN\t0xC0000000\n#define AUD_HDMI_STATUS_MASK_SRDBG\t0x00000002\n#define AUD_HDMI_STATUSG_MASK_FUNCRST\t0x00000001\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}