// Seed: 4078845922
module module_0;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input uwire id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    output tri0 id_13
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3
);
  wire id_5;
  assign id_5 = id_3;
  logic id_6;
  module_0 modCall_1 ();
endmodule
