Reading pref.tcl

# 10.6b

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L secureip $m work.glbl}
start sync_testbench
# vsim -L unisims_ver -L unimacro_ver -L secureip sync_testbench work.glbl 
# Start time: 19:45:28 on Sep 20,2018
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 10.6b May 25 2017Linux 2.6.32-754.3.5.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.sync_testbench(fast)
# Loading work.synchronizer(fast)
# Loading work.glbl(fast)
add wave sync_testbench/*
add wave sync_testbench/DUT/*
run 1000ms
# 
# 
# Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
# ** Note: $finish    : ../../lab4.srcs/sources_1/new/sync_testbench.v(55)
#    Time: 165 ns  Iteration: 1  Instance: /sync_testbench
# End time: 19:45:29 on Sep 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
