#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f97a17396e0 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7f97a1547440_0 .var "clk", 0 0;
v0x7f97a15474d0_0 .var "reset", 0 0;
S_0x7f97a173a370 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7f97a17396e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
v0x7f97a1546a30_0 .net "CPUaddr", 15 0, L_0x7f97a154c530;  1 drivers
v0x7f97a1546b00_0 .net "CPUbe", 0 0, L_0x7f97a154b9a0;  1 drivers
v0x7f97a1546c10_0 .net "CPUread", 15 0, L_0x7f97a1548840;  1 drivers
v0x7f97a1546ca0_0 .net "CPUwe", 0 0, L_0x7f97a154c440;  1 drivers
v0x7f97a1546d30_0 .net "CPUwrite", 15 0, L_0x7f97a154c390;  1 drivers
v0x7f97a1546e40_0 .net "RAMaddr", 15 0, L_0x7f97a1548720;  1 drivers
v0x7f97a1546f10_0 .net "RAMbe", 1 0, L_0x7f97a15489a0;  1 drivers
v0x7f97a1546fe0_0 .net "RAMread", 15 0, L_0x7f97a154c5e0;  1 drivers
v0x7f97a1547070_0 .net "RAMwe", 0 0, L_0x7f97a1548930;  1 drivers
v0x7f97a1547180_0 .net "RAMwrite", 15 0, L_0x7f97a15487d0;  1 drivers
v0x7f97a1547250_0 .net "clock_50_b7a", 0 0, v0x7f97a1547440_0;  1 drivers
v0x7f97a15472e0_0 .net "uart_tx_byte", 7 0, v0x7f97a1542e40_0;  1 drivers
v0x7f97a1547370_0 .net "uart_we", 0 0, v0x7f97a1542ef0_0;  1 drivers
S_0x7f97a1726e40 .scope module, "cpu" "cpu" 3 40, 4 2 0, S_0x7f97a173a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 16 "RAMaddr"
    .port_info 5 /OUTPUT 1 "be"
    .port_info 6 /INPUT 1 "clk"
L_0x7f97a154bf00 .functor NOT 1, L_0x7f97a154bf70, C4<0>, C4<0>, C4<0>;
L_0x7f97a154c010 .functor OR 1, v0x7f97a1541300_0, L_0x7f97a154b620, C4<0>, C4<0>;
L_0x7f97a154c0a0 .functor AND 1, L_0x7f97a154bf00, L_0x7f97a154c010, C4<1>, C4<1>;
L_0x7f97a154c1f0 .functor BUFZ 16, v0x7f97a1524fe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f97a154c2e0 .functor BUFZ 16, v0x7f97a1524fe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f97a154c390 .functor BUFZ 16, v0x7f97a1502c40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f97a154c440 .functor BUFZ 1, L_0x7f97a154baa0, C4<0>, C4<0>, C4<0>;
L_0x7f97a154c530 .functor BUFZ 16, v0x7f97a1749700_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f97a153f7c0_0 .net "ALUfunc", 2 0, L_0x7f97a154af90;  1 drivers
v0x7f97a153f8b0_0 .net "ALUout", 15 0, v0x7f97a1524fe0_0;  1 drivers
v0x7f97a153f940_0 .net "IRimm", 15 0, v0x7f97a153bea0_0;  1 drivers
v0x7f97a153f9d0_0 .net "IRout", 15 0, v0x7f97a1749080_0;  1 drivers
v0x7f97a153faa0_0 .net "MARin", 15 0, L_0x7f97a154c2e0;  1 drivers
v0x7f97a153fb70_0 .net "MARout", 15 0, v0x7f97a1749700_0;  1 drivers
v0x7f97a153fc00_0 .var "MDRin", 15 0;
v0x7f97a153fcc0_0 .net "MDRout", 15 0, v0x7f97a1502c40_0;  1 drivers
v0x7f97a153fd70_0 .net "RAMaddr", 15 0, L_0x7f97a154c530;  alias, 1 drivers
v0x7f97a153fe90_0 .net "RAMin", 15 0, L_0x7f97a154c390;  alias, 1 drivers
v0x7f97a153ff40_0 .net "RAMout", 15 0, L_0x7f97a1548840;  alias, 1 drivers
v0x7f97a1540000_0 .net *"_s2", 0 0, L_0x7f97a154bf70;  1 drivers
v0x7f97a15400b0_0 .net "be", 0 0, L_0x7f97a154b9a0;  alias, 1 drivers
v0x7f97a1540140_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a15401d0_0 .net "cond", 2 0, v0x7f97a153d570_0;  1 drivers
v0x7f97a1540270_0 .net "cond_chk", 0 0, L_0x7f97a154ae30;  1 drivers
v0x7f97a1540320_0 .net "incr_pc", 0 0, L_0x7f97a154b620;  1 drivers
v0x7f97a15404d0_0 .net "incr_pc_out", 0 0, L_0x7f97a154c0a0;  1 drivers
v0x7f97a1540560_0 .net "incr_pc_temp", 0 0, L_0x7f97a154c010;  1 drivers
v0x7f97a15405f0_0 .net "ir_load", 0 0, L_0x7f97a154b410;  1 drivers
v0x7f97a1540680_0 .net "loadneg", 0 0, L_0x7f97a154bf00;  1 drivers
v0x7f97a1540710_0 .net "mar_load", 0 0, L_0x7f97a154b3a0;  1 drivers
v0x7f97a15407e0_0 .net "mdr_load", 0 0, L_0x7f97a154b690;  1 drivers
v0x7f97a15408b0_0 .net "mdrs", 1 0, L_0x7f97a154a830;  1 drivers
v0x7f97a1540940_0 .var "op0", 15 0;
v0x7f97a15409d0_0 .net "op0s", 1 0, L_0x7f97a154ab40;  1 drivers
v0x7f97a1540a60_0 .var "op1", 15 0;
v0x7f97a1540af0_0 .net "op1s", 1 0, L_0x7f97a154ace0;  1 drivers
v0x7f97a1540ba0_0 .net "ram_load", 0 0, L_0x7f97a154baa0;  1 drivers
v0x7f97a1540c50_0 .net "reg_load", 0 0, L_0x7f97a154abe0;  1 drivers
v0x7f97a1540d20_0 .net "regr0", 15 0, v0x7f97a153f120_0;  1 drivers
v0x7f97a1540db0_0 .net "regr0s", 2 0, v0x7f97a153c390_0;  1 drivers
v0x7f97a1540e80_0 .net "regr1", 15 0, v0x7f97a153f240_0;  1 drivers
v0x7f97a15403b0_0 .net "regr1s", 2 0, v0x7f97a153c440_0;  1 drivers
v0x7f97a1541110_0 .net "regw", 15 0, L_0x7f97a154c1f0;  1 drivers
v0x7f97a15411a0_0 .net "regws", 2 0, v0x7f97a153c4f0_0;  1 drivers
o0x105d5a0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f97a1541270_0 .net "reset", 0 0, o0x105d5a0c8;  0 drivers
v0x7f97a1541300_0 .var "skip", 0 0;
v0x7f97a1541390_0 .net "state", 3 0, v0x7f97a153e020_0;  1 drivers
v0x7f97a1541420_0 .net "we", 0 0, L_0x7f97a154c440;  alias, 1 drivers
E_0x7f97a173a4d0/0 .event edge, v0x7f97a153c000_0, v0x7f97a153bea0_0, v0x7f97a1748f20_0, v0x7f97a1524fe0_0;
E_0x7f97a173a4d0/1 .event edge, v0x7f97a153c1e0_0, v0x7f97a153f120_0, v0x7f97a153f240_0, v0x7f97a1502c40_0;
E_0x7f97a173a4d0/2 .event edge, v0x7f97a153c270_0, v0x7f97a153bc90_0, v0x7f97a153d570_0;
E_0x7f97a173a4d0 .event/or E_0x7f97a173a4d0/0, E_0x7f97a173a4d0/1, E_0x7f97a173a4d0/2;
L_0x7f97a154bf70 .part v0x7f97a153e020_0, 0, 1;
S_0x7f97a170bee0 .scope module, "IR" "register" 4 72, 5 1 0, S_0x7f97a1726e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f97a1738a30_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a1748f20_0 .net "in", 15 0, L_0x7f97a1548840;  alias, 1 drivers
v0x7f97a1748fd0_0 .net "load", 0 0, L_0x7f97a154b410;  alias, 1 drivers
v0x7f97a1749080_0 .var "out", 15 0;
v0x7f97a1749130_0 .net "reset", 0 0, o0x105d5a0c8;  alias, 0 drivers
E_0x7f97a17379d0 .event negedge, v0x7f97a1738a30_0;
S_0x7f97a1749290 .scope module, "MAR" "register_posedge" 4 64, 6 1 0, S_0x7f97a1726e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f97a17494f0_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a17495b0_0 .net "in", 15 0, L_0x7f97a154c2e0;  alias, 1 drivers
v0x7f97a1749650_0 .net "load", 0 0, L_0x7f97a154b3a0;  alias, 1 drivers
v0x7f97a1749700_0 .var "out", 15 0;
v0x7f97a17497b0_0 .net "reset", 0 0, o0x105d5a0c8;  alias, 0 drivers
E_0x7f97a17494c0 .event posedge, v0x7f97a1738a30_0;
S_0x7f97a17498f0 .scope module, "MDR" "register_posedge" 4 56, 6 1 0, S_0x7f97a1726e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f97a151a790_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a151a860_0 .net "in", 15 0, v0x7f97a153fc00_0;  1 drivers
v0x7f97a151a8f0_0 .net "load", 0 0, L_0x7f97a154b690;  alias, 1 drivers
v0x7f97a1502c40_0 .var "out", 15 0;
v0x7f97a1502cd0_0 .net "reset", 0 0, o0x105d5a0c8;  alias, 0 drivers
S_0x7f97a1524dc0 .scope module, "alu" "alu" 4 109, 7 1 0, S_0x7f97a1726e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7f97a1524f20_0 .net "f", 2 0, L_0x7f97a154af90;  alias, 1 drivers
v0x7f97a1524fe0_0 .var "out", 15 0;
v0x7f97a15371e0_0 .net "x", 15 0, v0x7f97a1540940_0;  1 drivers
v0x7f97a15372a0_0 .net "y", 15 0, v0x7f97a1540a60_0;  1 drivers
E_0x7f97a1534050 .event edge, v0x7f97a1524f20_0, v0x7f97a15371e0_0, v0x7f97a15372a0_0;
S_0x7f97a15373b0 .scope module, "decoder" "decoder" 4 26, 8 4 0, S_0x7f97a1726e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 3 "REGR0S"
    .port_info 9 /OUTPUT 3 "REGR1S"
    .port_info 10 /OUTPUT 3 "REGWS"
    .port_info 11 /OUTPUT 2 "OP0S"
    .port_info 12 /OUTPUT 2 "OP1S"
    .port_info 13 /OUTPUT 16 "IRimm"
    .port_info 14 /OUTPUT 2 "MDRS"
    .port_info 15 /OUTPUT 3 "ALUfunc"
    .port_info 16 /OUTPUT 1 "COND_CHK"
    .port_info 17 /OUTPUT 3 "cond"
    .port_info 18 /OUTPUT 4 "state"
    .port_info 19 /INPUT 1 "reset"
    .port_info 20 /INPUT 1 "clk"
P_0x7f97a2811000 .param/l "ARG0" 0 8 49, +C4<00000000000000000000000000001000>;
P_0x7f97a2811040 .param/l "ARG1" 0 8 49, +C4<00000000000000000000000000001001>;
P_0x7f97a2811080 .param/l "DECODE" 0 8 48, C4<0011>;
P_0x7f97a28110c0 .param/l "DECODEM" 0 8 48, C4<0100>;
P_0x7f97a2811100 .param/l "EXEC" 0 8 48, C4<0111>;
P_0x7f97a2811140 .param/l "EXECM" 0 8 48, C4<1000>;
P_0x7f97a2811180 .param/l "FETCH" 0 8 48, C4<0001>;
P_0x7f97a28111c0 .param/l "FETCHM" 0 8 48, C4<0010>;
P_0x7f97a2811200 .param/l "IMM10" 0 8 50, +C4<00000000000000000000000000000001>;
P_0x7f97a2811240 .param/l "IMM13" 0 8 50, +C4<00000000000000000000000000000010>;
P_0x7f97a2811280 .param/l "IMM7" 0 8 50, +C4<00000000000000000000000000000000>;
P_0x7f97a28112c0 .param/l "IMM7U" 0 8 50, +C4<00000000000000000000000000000100>;
P_0x7f97a2811300 .param/l "IMMIR" 0 8 50, +C4<00000000000000000000000000000011>;
P_0x7f97a2811340 .param/l "READ" 0 8 48, C4<0101>;
P_0x7f97a2811380 .param/l "READM" 0 8 48, C4<0110>;
P_0x7f97a28113c0 .param/l "TGT" 0 8 49, +C4<00000000000000000000000000001010>;
P_0x7f97a2811400 .param/l "TGT2" 0 8 49, +C4<00000000000000000000000000001011>;
L_0x7f97a154aed0 .functor NOT 1, L_0x7f97a154b1a0, C4<0>, C4<0>, C4<0>;
L_0x7f97a154b3a0 .functor AND 1, L_0x7f97a154ad80, L_0x7f97a154b0d0, C4<1>, C4<1>;
L_0x7f97a154b410 .functor AND 1, L_0x7f97a154aed0, L_0x7f97a154b4c0, C4<1>, C4<1>;
L_0x7f97a154b690 .functor AND 1, L_0x7f97a154ad80, L_0x7f97a154b2c0, C4<1>, C4<1>;
L_0x7f97a154abe0 .functor AND 1, L_0x7f97a154aed0, L_0x7f97a154b900, C4<1>, C4<1>;
L_0x7f97a154baa0 .functor AND 1, L_0x7f97a154aed0, L_0x7f97a154bb50, C4<1>, C4<1>;
L_0x7f97a154b620 .functor AND 1, L_0x7f97a154aed0, L_0x7f97a154bc70, C4<1>, C4<1>;
L_0x7f97a154b9a0 .functor AND 1, L_0x7f97a154aed0, L_0x7f97a154be60, C4<1>, C4<1>;
v0x7f97a153bb50_0 .net "ALUfunc", 2 0, L_0x7f97a154af90;  alias, 1 drivers
v0x7f97a153bc00_0 .net "BE", 0 0, L_0x7f97a154b9a0;  alias, 1 drivers
v0x7f97a153bc90_0 .net "COND_CHK", 0 0, L_0x7f97a154ae30;  alias, 1 drivers
v0x7f97a153bd40_0 .net "INCR_PC", 0 0, L_0x7f97a154b620;  alias, 1 drivers
v0x7f97a153bdd0_0 .net "IR_LOAD", 0 0, L_0x7f97a154b410;  alias, 1 drivers
v0x7f97a153bea0_0 .var "IRimm", 15 0;
v0x7f97a153bf50_0 .net "MAR_LOAD", 0 0, L_0x7f97a154b3a0;  alias, 1 drivers
v0x7f97a153c000_0 .net "MDRS", 1 0, L_0x7f97a154a830;  alias, 1 drivers
v0x7f97a153c0b0_0 .net "MDR_LOAD", 0 0, L_0x7f97a154b690;  alias, 1 drivers
v0x7f97a153c1e0_0 .net "OP0S", 1 0, L_0x7f97a154ab40;  alias, 1 drivers
v0x7f97a153c270_0 .net "OP1S", 1 0, L_0x7f97a154ace0;  alias, 1 drivers
v0x7f97a153c300_0 .net "RAM_LOAD", 0 0, L_0x7f97a154baa0;  alias, 1 drivers
v0x7f97a153c390_0 .var "REGR0S", 2 0;
v0x7f97a153c440_0 .var "REGR1S", 2 0;
v0x7f97a153c4f0_0 .var "REGWS", 2 0;
v0x7f97a153c5a0_0 .net "REG_LOAD", 0 0, L_0x7f97a154abe0;  alias, 1 drivers
v0x7f97a153c640_0 .var "ROMaddr", 7 0;
v0x7f97a153c800_0 .net "ROMread", 39 0, L_0x7f97a1549a60;  1 drivers
v0x7f97a153c890_0 .net *"_s0", 2 0, L_0x7f97a1549640;  1 drivers
v0x7f97a153c920_0 .net *"_s13", 6 0, L_0x7f97a1549db0;  1 drivers
L_0x105d8c320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97a153c9b0_0 .net *"_s17", 0 0, L_0x105d8c320;  1 drivers
L_0x105d8c290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97a153ca40_0 .net *"_s3", 0 0, L_0x105d8c290;  1 drivers
v0x7f97a153cae0_0 .net *"_s39", 2 0, L_0x7f97a154a960;  1 drivers
L_0x105d8c368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97a153cb90_0 .net *"_s43", 0 0, L_0x105d8c368;  1 drivers
v0x7f97a153cc40_0 .net *"_s60", 0 0, L_0x7f97a154b1a0;  1 drivers
v0x7f97a153ccf0_0 .net *"_s63", 0 0, L_0x7f97a154b0d0;  1 drivers
v0x7f97a153cda0_0 .net *"_s66", 0 0, L_0x7f97a154b4c0;  1 drivers
v0x7f97a153ce50_0 .net *"_s69", 0 0, L_0x7f97a154b2c0;  1 drivers
v0x7f97a153cf00_0 .net *"_s72", 0 0, L_0x7f97a154b900;  1 drivers
v0x7f97a153cfb0_0 .net *"_s75", 0 0, L_0x7f97a154bb50;  1 drivers
v0x7f97a153d060_0 .net *"_s78", 0 0, L_0x7f97a154bc70;  1 drivers
v0x7f97a153d110_0 .net *"_s81", 0 0, L_0x7f97a154be60;  1 drivers
v0x7f97a153d1c0_0 .net "arg0", 2 0, L_0x7f97a154a260;  1 drivers
v0x7f97a153c6f0_0 .net "arg1", 2 0, L_0x7f97a154a300;  1 drivers
v0x7f97a153d450_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a153d4e0_0 .net "codetype", 0 0, L_0x7f97a1549b50;  1 drivers
v0x7f97a153d570_0 .var "cond", 2 0;
v0x7f97a153d600_0 .net "condtype", 1 0, L_0x7f97a154aaa0;  1 drivers
v0x7f97a153d6b0_0 .net "imm10", 9 0, L_0x7f97a1549fb0;  1 drivers
v0x7f97a153d760_0 .net "imm13", 12 0, L_0x7f97a154a050;  1 drivers
v0x7f97a153d810_0 .net "imm7", 7 0, L_0x7f97a1549e50;  1 drivers
v0x7f97a153d8c0_0 .var "immir", 15 0;
v0x7f97a153d970_0 .net "imms", 3 0, L_0x7f97a154aa00;  1 drivers
v0x7f97a153da20_0 .net "instr", 15 0, v0x7f97a1749080_0;  alias, 1 drivers
v0x7f97a153dae0_0 .net "loadneg", 0 0, L_0x7f97a154aed0;  1 drivers
v0x7f97a153db80_0 .net "loadpos", 0 0, L_0x7f97a154ad80;  1 drivers
v0x7f97a153dc20_0 .net "next_state", 3 0, L_0x7f97a1549720;  1 drivers
v0x7f97a153dcd0_0 .var "opcode", 5 0;
v0x7f97a153dd80_0 .net "opcodelong", 5 0, L_0x7f97a1549bf0;  1 drivers
v0x7f97a153de30_0 .net "opcodeshort", 1 0, L_0x7f97a1549d10;  1 drivers
v0x7f97a153dee0_0 .net "reset", 0 0, o0x105d5a0c8;  alias, 0 drivers
v0x7f97a153df70_0 .net "skipstate", 1 0, L_0x7f97a154b030;  1 drivers
v0x7f97a153e020_0 .var "state", 3 0;
v0x7f97a153e0d0_0 .net "tgt", 2 0, L_0x7f97a154a3a0;  1 drivers
v0x7f97a153e180_0 .net "tgt2", 1 0, L_0x7f97a154a440;  1 drivers
v0x7f97a153e230_0 .net "xregr0s", 3 0, L_0x7f97a154a550;  1 drivers
v0x7f97a153e2e0_0 .net "xregr1s", 3 0, L_0x7f97a154a5f0;  1 drivers
v0x7f97a153e390_0 .net "xregws", 3 0, L_0x7f97a154a790;  1 drivers
E_0x7f97a153b0a0/0 .event edge, v0x7f97a153d4e0_0, v0x7f97a153de30_0, v0x7f97a153dd80_0, v0x7f97a153e020_0;
E_0x7f97a153b0a0/1 .event edge, v0x7f97a153dcd0_0, v0x7f97a153e230_0, v0x7f97a153d1c0_0, v0x7f97a153c6f0_0;
E_0x7f97a153b0a0/2 .event edge, v0x7f97a153e0d0_0, v0x7f97a153e180_0, v0x7f97a153e2e0_0, v0x7f97a153e390_0;
E_0x7f97a153b0a0/3 .event edge, v0x7f97a153d970_0, v0x7f97a153d810_0, v0x7f97a153d6b0_0, v0x7f97a153d760_0;
E_0x7f97a153b0a0/4 .event edge, v0x7f97a153d8c0_0, v0x7f97a153d600_0;
E_0x7f97a153b0a0 .event/or E_0x7f97a153b0a0/0, E_0x7f97a153b0a0/1, E_0x7f97a153b0a0/2, E_0x7f97a153b0a0/3, E_0x7f97a153b0a0/4;
L_0x7f97a1549640 .concat [ 2 1 0 0], L_0x7f97a154b030, L_0x105d8c290;
L_0x7f97a1549720 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7f97a153e020_0, L_0x7f97a1549640 (v0x7f97a153b470_0, v0x7f97a153b3d0_0) v0x7f97a153b310_0 S_0x7f97a153b160;
L_0x7f97a1549b50 .part v0x7f97a1749080_0, 15, 1;
L_0x7f97a1549bf0 .part v0x7f97a1749080_0, 9, 6;
L_0x7f97a1549d10 .part v0x7f97a1749080_0, 13, 2;
L_0x7f97a1549db0 .part v0x7f97a1749080_0, 2, 7;
L_0x7f97a1549e50 .concat [ 7 1 0 0], L_0x7f97a1549db0, L_0x105d8c320;
L_0x7f97a1549fb0 .part v0x7f97a1749080_0, 3, 10;
L_0x7f97a154a050 .part v0x7f97a1749080_0, 0, 13;
L_0x7f97a154a260 .part v0x7f97a1749080_0, 6, 3;
L_0x7f97a154a300 .part v0x7f97a1749080_0, 3, 3;
L_0x7f97a154a3a0 .part v0x7f97a1749080_0, 0, 3;
L_0x7f97a154a440 .part v0x7f97a1749080_0, 0, 2;
L_0x7f97a154a550 .part L_0x7f97a1549a60, 28, 4;
L_0x7f97a154a5f0 .part L_0x7f97a1549a60, 24, 4;
L_0x7f97a154a790 .part L_0x7f97a1549a60, 20, 4;
L_0x7f97a154a830 .part L_0x7f97a1549a60, 18, 2;
L_0x7f97a154a960 .part L_0x7f97a1549a60, 15, 3;
L_0x7f97a154aa00 .concat [ 3 1 0 0], L_0x7f97a154a960, L_0x105d8c368;
L_0x7f97a154ab40 .part L_0x7f97a1549a60, 13, 2;
L_0x7f97a154ace0 .part L_0x7f97a1549a60, 11, 2;
L_0x7f97a154aaa0 .part L_0x7f97a1549a60, 9, 2;
L_0x7f97a154ae30 .part L_0x7f97a1549a60, 8, 1;
L_0x7f97a154af90 .part L_0x7f97a1549a60, 5, 3;
L_0x7f97a154b030 .part L_0x7f97a1549a60, 3, 2;
L_0x7f97a154ad80 .part v0x7f97a153e020_0, 0, 1;
L_0x7f97a154b1a0 .part v0x7f97a153e020_0, 0, 1;
L_0x7f97a154b0d0 .part L_0x7f97a1549a60, 39, 1;
L_0x7f97a154b4c0 .part L_0x7f97a1549a60, 38, 1;
L_0x7f97a154b2c0 .part L_0x7f97a1549a60, 37, 1;
L_0x7f97a154b900 .part L_0x7f97a1549a60, 36, 1;
L_0x7f97a154bb50 .part L_0x7f97a1549a60, 35, 1;
L_0x7f97a154bc70 .part L_0x7f97a1549a60, 34, 1;
L_0x7f97a154be60 .part L_0x7f97a1549a60, 32, 1;
S_0x7f97a153b160 .scope function, "fsm_function" "fsm_function" 8 58, 8 58 0, S_0x7f97a15373b0;
 .timescale 0 0;
v0x7f97a153b310_0 .var "fsm_function", 3 0;
v0x7f97a153b3d0_0 .var "skipstate", 2 0;
v0x7f97a153b470_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7f97a153b470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7f97a153b3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f97a153b3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f97a153b3d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f97a153b310_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7f97a153b500 .scope module, "micro" "rom" 8 88, 9 7 0, S_0x7f97a15373b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7f97a1549a60 .functor BUFZ 40, L_0x7f97a1549840, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7f97a153b6b0_0 .net *"_s0", 39 0, L_0x7f97a1549840;  1 drivers
v0x7f97a153b770_0 .net *"_s2", 8 0, L_0x7f97a15498e0;  1 drivers
L_0x105d8c2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97a153b820_0 .net *"_s5", 0 0, L_0x105d8c2d8;  1 drivers
v0x7f97a153b8e0_0 .net "address", 7 0, v0x7f97a153c640_0;  1 drivers
v0x7f97a153b990_0 .net "data", 39 0, L_0x7f97a1549a60;  alias, 1 drivers
v0x7f97a153ba80 .array "mem", 191 0, 39 0;
L_0x7f97a1549840 .array/port v0x7f97a153ba80, L_0x7f97a15498e0;
L_0x7f97a15498e0 .concat [ 8 1 0 0], v0x7f97a153c640_0, L_0x105d8c2d8;
S_0x7f97a153e640 .scope module, "regfile" "regfile2" 4 91, 10 4 0, S_0x7f97a1726e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "he"
    .port_info 8 /INPUT 1 "incr_pc"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "clk"
v0x7f97a153e9f0_0 .var "R1", 15 0;
v0x7f97a153eab0_0 .var "R2", 15 0;
v0x7f97a153ae00_0 .var "R3", 15 0;
v0x7f97a153eb70_0 .var "R4", 15 0;
v0x7f97a153ec20_0 .var "R5", 15 0;
v0x7f97a153ed10_0 .var "R6", 15 0;
v0x7f97a153edc0_0 .var "R7", 15 0;
v0x7f97a153ee70_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a153ef80_0 .net "he", 0 0, L_0x7f97a154b9a0;  alias, 1 drivers
v0x7f97a153f090_0 .net "incr_pc", 0 0, L_0x7f97a154c0a0;  alias, 1 drivers
v0x7f97a153f120_0 .var "regr0", 15 0;
v0x7f97a153f1b0_0 .net "regr0s", 2 0, v0x7f97a153c390_0;  alias, 1 drivers
v0x7f97a153f240_0 .var "regr1", 15 0;
v0x7f97a153f2d0_0 .net "regr1s", 2 0, v0x7f97a153c440_0;  alias, 1 drivers
v0x7f97a153f380_0 .net "regw", 15 0, L_0x7f97a154c1f0;  alias, 1 drivers
v0x7f97a153f410_0 .net "regws", 2 0, v0x7f97a153c4f0_0;  alias, 1 drivers
v0x7f97a153f4d0_0 .net "reset", 0 0, o0x105d5a0c8;  alias, 0 drivers
v0x7f97a153f660_0 .net "we", 0 0, L_0x7f97a154abe0;  alias, 1 drivers
E_0x7f97a153e960/0 .event edge, v0x7f97a153c390_0, v0x7f97a153e9f0_0, v0x7f97a153eab0_0, v0x7f97a153ae00_0;
E_0x7f97a153e960/1 .event edge, v0x7f97a153eb70_0, v0x7f97a153ec20_0, v0x7f97a153ed10_0, v0x7f97a153edc0_0;
E_0x7f97a153e960/2 .event edge, v0x7f97a153c440_0;
E_0x7f97a153e960 .event/or E_0x7f97a153e960/0, E_0x7f97a153e960/1, E_0x7f97a153e960/2;
S_0x7f97a1541550 .scope module, "mem_io" "memory_io" 3 15, 11 3 0, S_0x7f97a173a370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "CPUwrite"
    .port_info 1 /OUTPUT 16 "CPUread"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "CPUbe"
    .port_info 4 /INPUT 1 "CPUwe"
    .port_info 5 /OUTPUT 16 "RAMwrite"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMaddr"
    .port_info 8 /OUTPUT 2 "RAMbe"
    .port_info 9 /OUTPUT 1 "RAMwe"
    .port_info 10 /OUTPUT 8 "uart_tx_byte"
    .port_info 11 /OUTPUT 1 "uart_we"
L_0x7f97a1548720 .functor BUFZ 16, L_0x7f97a15483b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f97a15487d0 .functor BUFZ 16, v0x7f97a1542f90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f97a1548840 .functor BUFZ 16, v0x7f97a1542d90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f97a1548930 .functor BUFZ 1, L_0x7f97a154c440, C4<0>, C4<0>, C4<0>;
L_0x7f97a15489a0 .functor BUFZ 2, v0x7f97a1542ce0_0, C4<00>, C4<00>, C4<00>;
v0x7f97a1541900_0 .net "CPUaddr", 15 0, L_0x7f97a154c530;  alias, 1 drivers
v0x7f97a15419d0_0 .net "CPUbe", 0 0, L_0x7f97a154b9a0;  alias, 1 drivers
v0x7f97a1541a60_0 .net "CPUread", 15 0, L_0x7f97a1548840;  alias, 1 drivers
v0x7f97a1541b50_0 .net "CPUwe", 0 0, L_0x7f97a154c440;  alias, 1 drivers
v0x7f97a1541be0_0 .net "CPUwrite", 15 0, L_0x7f97a154c390;  alias, 1 drivers
v0x7f97a1541cb0_0 .net "RAMaddr", 15 0, L_0x7f97a1548720;  alias, 1 drivers
v0x7f97a1541d40_0 .net "RAMbe", 1 0, L_0x7f97a15489a0;  alias, 1 drivers
v0x7f97a1541df0_0 .net "RAMread", 15 0, L_0x7f97a154c5e0;  alias, 1 drivers
v0x7f97a1541ea0_0 .net "RAMwe", 0 0, L_0x7f97a1548930;  alias, 1 drivers
v0x7f97a1541fc0_0 .net "RAMwrite", 15 0, L_0x7f97a15487d0;  alias, 1 drivers
v0x7f97a1542070_0 .net *"_s11", 0 0, L_0x7f97a1547720;  1 drivers
v0x7f97a1542120_0 .net *"_s15", 0 0, L_0x7f97a15477c0;  1 drivers
v0x7f97a15421d0_0 .net *"_s19", 0 0, L_0x7f97a1547860;  1 drivers
v0x7f97a1542280_0 .net *"_s23", 0 0, L_0x7f97a1547950;  1 drivers
v0x7f97a1542330_0 .net *"_s27", 0 0, L_0x7f97a1547af0;  1 drivers
v0x7f97a15423e0_0 .net *"_s3", 0 0, L_0x7f97a1547560;  1 drivers
v0x7f97a1542490_0 .net *"_s31", 0 0, L_0x7f97a1547bb0;  1 drivers
v0x7f97a1542620_0 .net *"_s35", 0 0, L_0x7f97a1547c50;  1 drivers
v0x7f97a15426b0_0 .net *"_s39", 0 0, L_0x7f97a1547d40;  1 drivers
v0x7f97a1542760_0 .net *"_s43", 0 0, L_0x7f97a1547de0;  1 drivers
v0x7f97a1542810_0 .net *"_s47", 0 0, L_0x7f97a1547ee0;  1 drivers
v0x7f97a15428c0_0 .net *"_s51", 0 0, L_0x7f97a1547f80;  1 drivers
v0x7f97a1542970_0 .net *"_s55", 0 0, L_0x7f97a1548090;  1 drivers
v0x7f97a1542a20_0 .net *"_s59", 0 0, L_0x7f97a15479f0;  1 drivers
L_0x105d8c008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f97a1542ad0_0 .net/2s *"_s63", 0 0, L_0x105d8c008;  1 drivers
v0x7f97a1542b80_0 .net *"_s7", 0 0, L_0x7f97a1547600;  1 drivers
v0x7f97a1542c30_0 .net "addr", 15 0, L_0x7f97a15483b0;  1 drivers
v0x7f97a1542ce0_0 .var "be", 1 0;
v0x7f97a1542d90_0 .var "data", 15 0;
v0x7f97a1542e40_0 .var "uart_tx_byte", 7 0;
v0x7f97a1542ef0_0 .var "uart_we", 0 0;
v0x7f97a1542f90_0 .var "wdata", 15 0;
E_0x7f97a1541890/0 .event edge, v0x7f97a153fe90_0, v0x7f97a1541df0_0, v0x7f97a1541420_0, v0x7f97a153bc00_0;
E_0x7f97a1541890/1 .event edge, v0x7f97a153fd70_0;
E_0x7f97a1541890 .event/or E_0x7f97a1541890/0, E_0x7f97a1541890/1;
L_0x7f97a1547560 .part L_0x7f97a154c530, 1, 1;
L_0x7f97a1547600 .part L_0x7f97a154c530, 2, 1;
L_0x7f97a1547720 .part L_0x7f97a154c530, 3, 1;
L_0x7f97a15477c0 .part L_0x7f97a154c530, 4, 1;
L_0x7f97a1547860 .part L_0x7f97a154c530, 5, 1;
L_0x7f97a1547950 .part L_0x7f97a154c530, 6, 1;
L_0x7f97a1547af0 .part L_0x7f97a154c530, 7, 1;
L_0x7f97a1547bb0 .part L_0x7f97a154c530, 8, 1;
L_0x7f97a1547c50 .part L_0x7f97a154c530, 9, 1;
L_0x7f97a1547d40 .part L_0x7f97a154c530, 10, 1;
L_0x7f97a1547de0 .part L_0x7f97a154c530, 11, 1;
L_0x7f97a1547ee0 .part L_0x7f97a154c530, 12, 1;
L_0x7f97a1547f80 .part L_0x7f97a154c530, 13, 1;
L_0x7f97a1548090 .part L_0x7f97a154c530, 14, 1;
L_0x7f97a15479f0 .part L_0x7f97a154c530, 15, 1;
LS_0x7f97a15483b0_0_0 .concat8 [ 1 1 1 1], L_0x7f97a1547560, L_0x7f97a1547600, L_0x7f97a1547720, L_0x7f97a15477c0;
LS_0x7f97a15483b0_0_4 .concat8 [ 1 1 1 1], L_0x7f97a1547860, L_0x7f97a1547950, L_0x7f97a1547af0, L_0x7f97a1547bb0;
LS_0x7f97a15483b0_0_8 .concat8 [ 1 1 1 1], L_0x7f97a1547c50, L_0x7f97a1547d40, L_0x7f97a1547de0, L_0x7f97a1547ee0;
LS_0x7f97a15483b0_0_12 .concat8 [ 1 1 1 1], L_0x7f97a1547f80, L_0x7f97a1548090, L_0x7f97a15479f0, L_0x105d8c008;
L_0x7f97a15483b0 .concat8 [ 4 4 4 4], LS_0x7f97a15483b0_0_0, LS_0x7f97a15483b0_0_4, LS_0x7f97a15483b0_0_8, LS_0x7f97a15483b0_0_12;
S_0x7f97a1543160 .scope module, "ram" "ram" 3 49, 12 1 0, S_0x7f97a173a370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7f97a154c5e0 .functor BUFZ 16, v0x7f97a1543750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f97a1543350_0 .net "address", 15 0, L_0x7f97a1548720;  alias, 1 drivers
v0x7f97a15433e0_0 .net "be", 1 0, L_0x7f97a15489a0;  alias, 1 drivers
v0x7f97a1543490_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a1543540_0 .net "data_in", 15 0, L_0x7f97a15487d0;  alias, 1 drivers
v0x7f97a15435f0_0 .net "data_out", 15 0, L_0x7f97a154c5e0;  alias, 1 drivers
v0x7f97a15436c0 .array "memory", 255 0, 15 0;
v0x7f97a1543750_0 .var "temp", 15 0;
v0x7f97a15437e0_0 .net "we", 0 0, L_0x7f97a1548930;  alias, 1 drivers
S_0x7f97a1543910 .scope module, "uart" "uart_ctrl" 3 34, 13 6 0, S_0x7f97a173a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "to_send"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "rx"
    .port_info 5 /OUTPUT 1 "tx"
v0x7f97a1545ff0_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a1546190_0 .net "is_receiving", 0 0, L_0x7f97a1549010;  1 drivers
v0x7f97a1546220_0 .net "is_transmitting", 0 0, L_0x7f97a1549520;  1 drivers
v0x7f97a15462b0_0 .net "received", 0 0, L_0x7f97a1548ae0;  1 drivers
v0x7f97a1546340_0 .net "recv_error", 0 0, L_0x7f97a1548da0;  1 drivers
o0x105d5c7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f97a15463d0_0 .net "rst", 0 0, o0x105d5c7f8;  0 drivers
o0x105d5c828 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f97a1546480_0 .net "rx", 0 0, o0x105d5c828;  0 drivers
v0x7f97a1546530_0 .net "rx_byte", 7 0, L_0x7f97a1549170;  1 drivers
v0x7f97a15465e0_0 .net "to_send", 7 0, v0x7f97a1542e40_0;  alias, 1 drivers
v0x7f97a15466f0_0 .var "transmit", 0 0;
v0x7f97a1546780_0 .net "tx", 0 0, L_0x7f97a1549290;  1 drivers
v0x7f97a1546830_0 .var "tx_byte", 7 0;
v0x7f97a15468c0_0 .var "tx_toggle", 0 0;
v0x7f97a1546950_0 .net "we", 0 0, v0x7f97a1542ef0_0;  alias, 1 drivers
S_0x7f97a1543b50 .scope module, "uart0" "uart" 13 26, 14 24 0, S_0x7f97a1543910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /INPUT 1 "transmit"
    .port_info 5 /INPUT 8 "tx_byte"
    .port_info 6 /OUTPUT 1 "received"
    .port_info 7 /OUTPUT 8 "rx_byte"
    .port_info 8 /OUTPUT 1 "is_receiving"
    .port_info 9 /OUTPUT 1 "is_transmitting"
    .port_info 10 /OUTPUT 1 "recv_error"
    .port_info 11 /OUTPUT 2 "state"
P_0x7f97a1543d10 .param/l "CLOCK_DIVIDE" 0 14 39, +C4<00000000000000000000000000101000>;
P_0x7f97a1543d50 .param/l "RX_CHECK_START" 0 14 44, +C4<00000000000000000000000000000001>;
P_0x7f97a1543d90 .param/l "RX_CHECK_STOP" 0 14 46, +C4<00000000000000000000000000000011>;
P_0x7f97a1543dd0 .param/l "RX_DELAY_RESTART" 0 14 47, +C4<00000000000000000000000000000100>;
P_0x7f97a1543e10 .param/l "RX_ERROR" 0 14 48, +C4<00000000000000000000000000000101>;
P_0x7f97a1543e50 .param/l "RX_IDLE" 0 14 43, +C4<00000000000000000000000000000000>;
P_0x7f97a1543e90 .param/l "RX_READ_BITS" 0 14 45, +C4<00000000000000000000000000000010>;
P_0x7f97a1543ed0 .param/l "RX_RECEIVED" 0 14 49, +C4<00000000000000000000000000000110>;
P_0x7f97a1543f10 .param/l "TX_DELAY_RESTART" 0 14 55, +C4<00000000000000000000000000000010>;
P_0x7f97a1543f50 .param/l "TX_IDLE" 0 14 53, +C4<00000000000000000000000000000000>;
P_0x7f97a1543f90 .param/l "TX_SENDING" 0 14 54, +C4<00000000000000000000000000000001>;
L_0x7f97a1549170 .functor BUFZ 8, v0x7f97a15456f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f97a1549220 .functor BUFZ 2, v0x7f97a1545eb0_0, C4<00>, C4<00>, C4<00>;
L_0x7f97a1549290 .functor BUFZ 1, v0x7f97a1545170_0, C4<0>, C4<0>, C4<0>;
v0x7f97a15445f0_0 .net *"_s0", 31 0, L_0x7f97a1548a10;  1 drivers
L_0x105d8c0e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97a15446b0_0 .net *"_s11", 28 0, L_0x105d8c0e0;  1 drivers
L_0x105d8c128 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7f97a1544750_0 .net/2u *"_s12", 31 0, L_0x105d8c128;  1 drivers
v0x7f97a15447e0_0 .net *"_s16", 31 0, L_0x7f97a1548f00;  1 drivers
L_0x105d8c170 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97a1544870_0 .net *"_s19", 28 0, L_0x105d8c170;  1 drivers
L_0x105d8c1b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97a1544940_0 .net/2u *"_s20", 31 0, L_0x105d8c1b8;  1 drivers
L_0x105d8c050 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97a15449f0_0 .net *"_s3", 28 0, L_0x105d8c050;  1 drivers
v0x7f97a1544aa0_0 .net *"_s30", 31 0, L_0x7f97a1549300;  1 drivers
L_0x105d8c200 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97a1544b50_0 .net *"_s33", 29 0, L_0x105d8c200;  1 drivers
L_0x105d8c248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f97a1544c60_0 .net/2u *"_s34", 31 0, L_0x105d8c248;  1 drivers
L_0x105d8c098 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x7f97a1544d10_0 .net/2u *"_s4", 31 0, L_0x105d8c098;  1 drivers
v0x7f97a1544dc0_0 .net *"_s8", 31 0, L_0x7f97a1548c40;  1 drivers
v0x7f97a1544e70_0 .net "clk", 0 0, v0x7f97a1547440_0;  alias, 1 drivers
v0x7f97a1544f00_0 .net "is_receiving", 0 0, L_0x7f97a1549010;  alias, 1 drivers
v0x7f97a1544fa0_0 .net "is_transmitting", 0 0, L_0x7f97a1549520;  alias, 1 drivers
v0x7f97a1545040_0 .net "received", 0 0, L_0x7f97a1548ae0;  alias, 1 drivers
v0x7f97a15450e0_0 .net "recv_error", 0 0, L_0x7f97a1548da0;  alias, 1 drivers
v0x7f97a1545270_0 .var "recv_state", 2 0;
v0x7f97a1545300_0 .net "rst", 0 0, o0x105d5c7f8;  alias, 0 drivers
v0x7f97a1545390_0 .net "rx", 0 0, o0x105d5c828;  alias, 0 drivers
v0x7f97a1545430_0 .var "rx_bits_remaining", 3 0;
v0x7f97a15454e0_0 .net "rx_byte", 7 0, L_0x7f97a1549170;  alias, 1 drivers
v0x7f97a1545590_0 .var "rx_clk_divider", 10 0;
v0x7f97a1545640_0 .var "rx_countdown", 5 0;
v0x7f97a15456f0_0 .var "rx_data", 7 0;
v0x7f97a15457a0_0 .net "state", 1 0, L_0x7f97a1549220;  1 drivers
v0x7f97a1545850_0 .net "transmit", 0 0, v0x7f97a15466f0_0;  1 drivers
v0x7f97a15458f0_0 .net "tx", 0 0, L_0x7f97a1549290;  alias, 1 drivers
v0x7f97a1545990_0 .var "tx_bits_remaining", 3 0;
v0x7f97a1545a40_0 .net "tx_byte", 7 0, v0x7f97a1542e40_0;  alias, 1 drivers
v0x7f97a1545b00_0 .var "tx_clk_divider", 10 0;
v0x7f97a1545b90_0 .var "tx_countdown", 5 0;
v0x7f97a1545c20_0 .var "tx_data", 7 0;
v0x7f97a1545170_0 .var "tx_out", 0 0;
v0x7f97a1545eb0_0 .var "tx_state", 1 0;
L_0x7f97a1548a10 .concat [ 3 29 0 0], v0x7f97a1545270_0, L_0x105d8c050;
L_0x7f97a1548ae0 .cmp/eq 32, L_0x7f97a1548a10, L_0x105d8c098;
L_0x7f97a1548c40 .concat [ 3 29 0 0], v0x7f97a1545270_0, L_0x105d8c0e0;
L_0x7f97a1548da0 .cmp/eq 32, L_0x7f97a1548c40, L_0x105d8c128;
L_0x7f97a1548f00 .concat [ 3 29 0 0], v0x7f97a1545270_0, L_0x105d8c170;
L_0x7f97a1549010 .cmp/ne 32, L_0x7f97a1548f00, L_0x105d8c1b8;
L_0x7f97a1549300 .concat [ 2 30 0 0], v0x7f97a1545eb0_0, L_0x105d8c200;
L_0x7f97a1549520 .cmp/ne 32, L_0x7f97a1549300, L_0x105d8c248;
    .scope S_0x7f97a1541550;
T_1 ;
    %wait E_0x7f97a1541890;
    %load/vec4 v0x7f97a1541be0_0;
    %store/vec4 v0x7f97a1542f90_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f97a1542ce0_0, 0, 2;
    %load/vec4 v0x7f97a1541df0_0;
    %store/vec4 v0x7f97a1542d90_0, 0, 16;
    %load/vec4 v0x7f97a1541b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f97a15419d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f97a1541900_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f97a1542ce0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542f90_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f97a1542ce0_0, 0, 2;
T_1.5 ;
T_1.2 ;
T_1.0 ;
    %load/vec4 v0x7f97a15419d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7f97a1541900_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %load/vec4 v0x7f97a1541df0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1542d90_0, 4, 1;
T_1.6 ;
    %load/vec4 v0x7f97a1541900_0;
    %cmpi/e 4080, 0, 16;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7f97a1541be0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7f97a1542e40_0, 0, 8;
    %load/vec4 v0x7f97a1541b50_0;
    %store/vec4 v0x7f97a1542ef0_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f97a1542e40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a1542ef0_0, 0, 1;
T_1.11 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f97a1543b50;
T_2 ;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x7f97a1545590_0, 0, 11;
    %end;
    .thread T_2;
    .scope S_0x7f97a1543b50;
T_3 ;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x7f97a1545b00_0, 0, 11;
    %end;
    .thread T_3;
    .scope S_0x7f97a1543b50;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x7f97a1543b50;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a1545170_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f97a1543b50;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97a1545eb0_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0x7f97a1543b50;
T_7 ;
    %wait E_0x7f97a17494c0;
    %load/vec4 v0x7f97a1545300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f97a1545eb0_0, 0, 2;
T_7.0 ;
    %load/vec4 v0x7f97a1545590_0;
    %subi 1, 0, 11;
    %store/vec4 v0x7f97a1545590_0, 0, 11;
    %load/vec4 v0x7f97a1545590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x7f97a1545590_0, 0, 11;
    %load/vec4 v0x7f97a1545640_0;
    %subi 1, 0, 6;
    %store/vec4 v0x7f97a1545640_0, 0, 6;
T_7.2 ;
    %load/vec4 v0x7f97a1545b00_0;
    %subi 1, 0, 11;
    %store/vec4 v0x7f97a1545b00_0, 0, 11;
    %load/vec4 v0x7f97a1545b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x7f97a1545b00_0, 0, 11;
    %load/vec4 v0x7f97a1545b90_0;
    %subi 1, 0, 6;
    %store/vec4 v0x7f97a1545b90_0, 0, 6;
T_7.4 ;
    %load/vec4 v0x7f97a1545270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0x7f97a1545390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x7f97a1545590_0, 0, 11;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7f97a1545640_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
T_7.14 ;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0x7f97a1545640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x7f97a1545390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f97a1545640_0, 0, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f97a1545430_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
T_7.19 ;
T_7.16 ;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x7f97a1545640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x7f97a1545390_0;
    %load/vec4 v0x7f97a15456f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97a15456f0_0, 0, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f97a1545640_0, 0, 6;
    %load/vec4 v0x7f97a1545430_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7f97a1545430_0, 0, 4;
    %load/vec4 v0x7f97a1545430_0;
    %cmpi/ne 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %pad/s 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
T_7.20 ;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x7f97a1545640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0x7f97a1545390_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %pad/s 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
T_7.24 ;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x7f97a1545640_0;
    %cmpi/ne 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %pad/s 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f97a1545640_0, 0, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97a1545270_0, 0, 3;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a1545eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %jmp T_7.33;
T_7.30 ;
    %load/vec4 v0x7f97a1545850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %load/vec4 v0x7f97a1545a40_0;
    %store/vec4 v0x7f97a1545c20_0, 0, 8;
    %pushi/vec4 40, 0, 11;
    %store/vec4 v0x7f97a1545b00_0, 0, 11;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f97a1545b90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a1545170_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f97a1545990_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f97a1545eb0_0, 0, 2;
T_7.34 ;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x7f97a1545b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %load/vec4 v0x7f97a1545990_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_7.38, 4;
    %load/vec4 v0x7f97a1545990_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7f97a1545990_0, 0, 4;
    %load/vec4 v0x7f97a1545c20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f97a1545170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f97a1545c20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97a1545c20_0, 0, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f97a1545b90_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f97a1545eb0_0, 0, 2;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a1545170_0, 0, 1;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f97a1545b90_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f97a1545eb0_0, 0, 2;
T_7.39 ;
T_7.36 ;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x7f97a1545b90_0;
    %cmpi/ne 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %pad/s 2;
    %store/vec4 v0x7f97a1545eb0_0, 0, 2;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f97a1543910;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a15468c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f97a1543910;
T_9 ;
    %wait E_0x7f97a17494c0;
    %load/vec4 v0x7f97a1546950_0;
    %load/vec4 v0x7f97a15468c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a15468c0_0, 0, 1;
    %load/vec4 v0x7f97a15465e0_0;
    %store/vec4 v0x7f97a1546830_0, 0, 8;
T_9.0 ;
    %load/vec4 v0x7f97a15466f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a15468c0_0, 0, 1;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f97a1543910;
T_10 ;
    %wait E_0x7f97a17379d0;
    %load/vec4 v0x7f97a15468c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a15466f0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a15466f0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f97a153b500;
T_11 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7f97a153ba80 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7f97a15373b0;
T_12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f97a153e020_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_0x7f97a15373b0;
T_13 ;
    %wait E_0x7f97a17379d0;
    %load/vec4 v0x7f97a153dee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f97a153e020_0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f97a153dc20_0;
    %assign/vec4 v0x7f97a153e020_0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f97a15373b0;
T_14 ;
    %wait E_0x7f97a153b0a0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %load/vec4 v0x7f97a153d4e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7f97a153de30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97a153dcd0_0, 0, 6;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f97a153dd80_0;
    %store/vec4 v0x7f97a153dcd0_0, 0, 6;
T_14.1 ;
    %load/vec4 v0x7f97a153e020_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.2 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.4 ;
    %load/vec4 v0x7f97a153dcd0_0;
    %pad/u 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.5 ;
    %load/vec4 v0x7f97a153dcd0_0;
    %pad/u 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x7f97a153dcd0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x7f97a153dcd0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x7f97a153dcd0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x7f97a153dcd0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7f97a153c640_0, 0, 8;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153e230_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %load/vec4 v0x7f97a153e230_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f97a153c390_0, 0, 3;
    %jmp T_14.17;
T_14.12 ;
    %load/vec4 v0x7f97a153d1c0_0;
    %store/vec4 v0x7f97a153c390_0, 0, 3;
    %jmp T_14.17;
T_14.13 ;
    %load/vec4 v0x7f97a153c6f0_0;
    %store/vec4 v0x7f97a153c390_0, 0, 3;
    %jmp T_14.17;
T_14.14 ;
    %load/vec4 v0x7f97a153e0d0_0;
    %store/vec4 v0x7f97a153c390_0, 0, 3;
    %jmp T_14.17;
T_14.15 ;
    %load/vec4 v0x7f97a153e180_0;
    %pad/u 3;
    %store/vec4 v0x7f97a153c390_0, 0, 3;
    %jmp T_14.17;
T_14.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153e2e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %load/vec4 v0x7f97a153e2e0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f97a153c440_0, 0, 3;
    %jmp T_14.23;
T_14.18 ;
    %load/vec4 v0x7f97a153d1c0_0;
    %store/vec4 v0x7f97a153c440_0, 0, 3;
    %jmp T_14.23;
T_14.19 ;
    %load/vec4 v0x7f97a153c6f0_0;
    %store/vec4 v0x7f97a153c440_0, 0, 3;
    %jmp T_14.23;
T_14.20 ;
    %load/vec4 v0x7f97a153e0d0_0;
    %store/vec4 v0x7f97a153c440_0, 0, 3;
    %jmp T_14.23;
T_14.21 ;
    %load/vec4 v0x7f97a153e180_0;
    %pad/u 3;
    %store/vec4 v0x7f97a153c440_0, 0, 3;
    %jmp T_14.23;
T_14.23 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153e390_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %load/vec4 v0x7f97a153e390_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f97a153c4f0_0, 0, 3;
    %jmp T_14.29;
T_14.24 ;
    %load/vec4 v0x7f97a153d1c0_0;
    %store/vec4 v0x7f97a153c4f0_0, 0, 3;
    %jmp T_14.29;
T_14.25 ;
    %load/vec4 v0x7f97a153c6f0_0;
    %store/vec4 v0x7f97a153c4f0_0, 0, 3;
    %jmp T_14.29;
T_14.26 ;
    %load/vec4 v0x7f97a153e0d0_0;
    %store/vec4 v0x7f97a153c4f0_0, 0, 3;
    %jmp T_14.29;
T_14.27 ;
    %load/vec4 v0x7f97a153e180_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f97a153c4f0_0, 0, 3;
    %jmp T_14.29;
T_14.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153d1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.37, 6;
    %jmp T_14.38;
T_14.30 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.31 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.32 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.33 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.34 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.35 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.36 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.37 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7f97a153d8c0_0, 0, 16;
    %jmp T_14.38;
T_14.38 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153d970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.43, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153bea0_0, 0, 16;
    %jmp T_14.45;
T_14.39 ;
    %load/vec4 v0x7f97a153d810_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7f97a153d810_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7f97a153bea0_0, 0, 16;
    %jmp T_14.45;
T_14.40 ;
    %load/vec4 v0x7f97a153d6b0_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7f97a153d6b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97a153bea0_0, 0, 16;
    %jmp T_14.45;
T_14.41 ;
    %load/vec4 v0x7f97a153d760_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7f97a153d760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f97a153bea0_0, 0, 16;
    %jmp T_14.45;
T_14.42 ;
    %load/vec4 v0x7f97a153d8c0_0;
    %store/vec4 v0x7f97a153bea0_0, 0, 16;
    %jmp T_14.45;
T_14.43 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7f97a153d810_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7f97a153bea0_0, 0, 16;
    %jmp T_14.45;
T_14.45 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153d600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.48, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97a153d570_0, 0, 3;
    %jmp T_14.50;
T_14.46 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f97a153d570_0, 0, 3;
    %jmp T_14.50;
T_14.47 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f97a153d570_0, 0, 3;
    %jmp T_14.50;
T_14.48 ;
    %load/vec4 v0x7f97a153e0d0_0;
    %store/vec4 v0x7f97a153d570_0, 0, 3;
    %jmp T_14.50;
T_14.50 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f97a17498f0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a1502c40_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7f97a17498f0;
T_16 ;
    %wait E_0x7f97a17494c0;
    %load/vec4 v0x7f97a1502cd0_0;
    %load/vec4 v0x7f97a151a8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a1502c40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f97a1502cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a1502c40_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7f97a151a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7f97a151a860_0;
    %assign/vec4 v0x7f97a1502c40_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f97a1749290;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a1749700_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7f97a1749290;
T_18 ;
    %wait E_0x7f97a17494c0;
    %load/vec4 v0x7f97a17497b0_0;
    %load/vec4 v0x7f97a1749650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a1749700_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f97a17497b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a1749700_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7f97a1749650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7f97a17495b0_0;
    %assign/vec4 v0x7f97a1749700_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f97a170bee0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a1749080_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7f97a170bee0;
T_20 ;
    %wait E_0x7f97a17379d0;
    %load/vec4 v0x7f97a1749130_0;
    %load/vec4 v0x7f97a1748fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a1749080_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f97a1749130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a1749080_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7f97a1748fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7f97a1748f20_0;
    %assign/vec4 v0x7f97a1749080_0, 0;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f97a153e640;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153e9f0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7f97a153e640;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153eab0_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7f97a153e640;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153ae00_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7f97a153e640;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153eb70_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7f97a153e640;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153ec20_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7f97a153e640;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153ed10_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7f97a153e640;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153edc0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7f97a153e640;
T_28 ;
    %wait E_0x7f97a153e960;
    %load/vec4 v0x7f97a153f1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v0x7f97a153e9f0_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v0x7f97a153eab0_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v0x7f97a153ae00_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v0x7f97a153eb70_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v0x7f97a153ec20_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v0x7f97a153ed10_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v0x7f97a153edc0_0;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a153f2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153f120_0, 0, 16;
    %jmp T_28.19;
T_28.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.11 ;
    %load/vec4 v0x7f97a153e9f0_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.12 ;
    %load/vec4 v0x7f97a153eab0_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.13 ;
    %load/vec4 v0x7f97a153ae00_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.14 ;
    %load/vec4 v0x7f97a153eb70_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.15 ;
    %load/vec4 v0x7f97a153ec20_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.16 ;
    %load/vec4 v0x7f97a153ed10_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.17 ;
    %load/vec4 v0x7f97a153edc0_0;
    %store/vec4 v0x7f97a153f240_0, 0, 16;
    %jmp T_28.19;
T_28.19 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7f97a153e640;
T_29 ;
    %wait E_0x7f97a17379d0;
    %load/vec4 v0x7f97a153f4d0_0;
    %load/vec4 v0x7f97a153f660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153edc0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7f97a153f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153e9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153eab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153ae00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153eb70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153ec20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153ed10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f97a153edc0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x7f97a153f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x7f97a153ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x7f97a153f410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %jmp T_29.15;
T_29.8 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153e9f0_0, 4, 5;
    %jmp T_29.15;
T_29.9 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153eab0_0, 4, 5;
    %jmp T_29.15;
T_29.10 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153ae00_0, 4, 5;
    %jmp T_29.15;
T_29.11 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153eb70_0, 4, 5;
    %jmp T_29.15;
T_29.12 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153ec20_0, 4, 5;
    %jmp T_29.15;
T_29.13 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153ed10_0, 4, 5;
    %jmp T_29.15;
T_29.14 ;
    %load/vec4 v0x7f97a153f380_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f97a153edc0_0, 4, 5;
    %jmp T_29.15;
T_29.15 ;
    %pop/vec4 1;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x7f97a153f410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %jmp T_29.23;
T_29.16 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153e9f0_0, 0;
    %jmp T_29.23;
T_29.17 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153eab0_0, 0;
    %jmp T_29.23;
T_29.18 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153ae00_0, 0;
    %jmp T_29.23;
T_29.19 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153eb70_0, 0;
    %jmp T_29.23;
T_29.20 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153ec20_0, 0;
    %jmp T_29.23;
T_29.21 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153ed10_0, 0;
    %jmp T_29.23;
T_29.22 ;
    %load/vec4 v0x7f97a153f380_0;
    %assign/vec4 v0x7f97a153edc0_0, 0;
    %jmp T_29.23;
T_29.23 ;
    %pop/vec4 1;
T_29.7 ;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %load/vec4 v0x7f97a153f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.24, 8;
    %load/vec4 v0x7f97a153edc0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f97a153edc0_0, 0;
T_29.24 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f97a1524dc0;
T_30 ;
    %wait E_0x7f97a1534050;
    %load/vec4 v0x7f97a1524f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %load/vec4 v0x7f97a15371e0_0;
    %load/vec4 v0x7f97a15372a0_0;
    %add;
    %store/vec4 v0x7f97a1524fe0_0, 0, 16;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x7f97a15371e0_0;
    %load/vec4 v0x7f97a15372a0_0;
    %add;
    %store/vec4 v0x7f97a1524fe0_0, 0, 16;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x7f97a15371e0_0;
    %load/vec4 v0x7f97a15372a0_0;
    %sub;
    %store/vec4 v0x7f97a1524fe0_0, 0, 16;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7f97a1726e40;
T_31 ;
    %wait E_0x7f97a173a4d0;
    %load/vec4 v0x7f97a15408b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x7f97a153f940_0;
    %store/vec4 v0x7f97a153fc00_0, 0, 16;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x7f97a153f940_0;
    %store/vec4 v0x7f97a153fc00_0, 0, 16;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x7f97a153ff40_0;
    %store/vec4 v0x7f97a153fc00_0, 0, 16;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x7f97a153f8b0_0;
    %store/vec4 v0x7f97a153fc00_0, 0, 16;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a15409d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %load/vec4 v0x7f97a1540d20_0;
    %store/vec4 v0x7f97a1540940_0, 0, 16;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v0x7f97a1540d20_0;
    %store/vec4 v0x7f97a1540940_0, 0, 16;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v0x7f97a1540e80_0;
    %store/vec4 v0x7f97a1540940_0, 0, 16;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x7f97a153fcc0_0;
    %store/vec4 v0x7f97a1540940_0, 0, 16;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f97a1540af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %load/vec4 v0x7f97a1540e80_0;
    %store/vec4 v0x7f97a1540a60_0, 0, 16;
    %jmp T_31.14;
T_31.10 ;
    %load/vec4 v0x7f97a1540d20_0;
    %store/vec4 v0x7f97a1540a60_0, 0, 16;
    %jmp T_31.14;
T_31.11 ;
    %load/vec4 v0x7f97a1540e80_0;
    %store/vec4 v0x7f97a1540a60_0, 0, 16;
    %jmp T_31.14;
T_31.12 ;
    %load/vec4 v0x7f97a153fcc0_0;
    %store/vec4 v0x7f97a1540a60_0, 0, 16;
    %jmp T_31.14;
T_31.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a1541300_0, 0, 1;
    %load/vec4 v0x7f97a1540270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.15, 4;
    %load/vec4 v0x7f97a153f8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.17, 4;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a1541300_0, 0, 1;
T_31.19 ;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x7f97a153f8b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.21, 4;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a1541300_0, 0, 1;
T_31.23 ;
    %jmp T_31.22;
T_31.21 ;
    %load/vec4 v0x7f97a153f8b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.25, 4;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f97a15401d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97a1541300_0, 0, 1;
T_31.27 ;
T_31.25 ;
T_31.22 ;
T_31.18 ;
T_31.15 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7f97a1543160;
T_32 ;
    %vpi_call 12 14 "$readmemh", "bios.hex", v0x7f97a15436c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100000 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x7f97a1543160;
T_33 ;
    %wait E_0x7f97a17494c0;
    %load/vec4 v0x7f97a15437e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x7f97a15433e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1543750_0, 4, 8;
    %load/vec4 v0x7f97a1543540_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1543750_0, 4, 8;
    %ix/getv 4, v0x7f97a1543350_0;
    %load/vec4a v0x7f97a15436c0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f97a1543750_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7f97a1543350_0;
    %store/vec4a v0x7f97a15436c0, 4, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7f97a1543540_0;
    %ix/getv 3, v0x7f97a1543350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f97a15436c0, 0, 4;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f97a1543160;
T_34 ;
    %wait E_0x7f97a17494c0;
    %load/vec4 v0x7f97a15433e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1543750_0, 4, 8;
    %ix/getv 4, v0x7f97a1543350_0;
    %load/vec4a v0x7f97a15436c0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f97a1543750_0, 4, 8;
    %jmp T_34.1;
T_34.0 ;
    %ix/getv 4, v0x7f97a1543350_0;
    %load/vec4a v0x7f97a15436c0, 4;
    %store/vec4 v0x7f97a1543750_0, 0, 16;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f97a17396e0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a1547440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97a15474d0_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x7f97a17396e0;
T_36 ;
    %delay 5, 0;
    %load/vec4 v0x7f97a1547440_0;
    %nor/r;
    %store/vec4 v0x7f97a1547440_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f97a17396e0;
T_37 ;
    %vpi_call 2 20 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 0> {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 1> {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 2> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 3> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 4> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 5> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 6> {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 7> {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f97a15436c0, 8> {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x7f97a17396e0;
T_38 ;
    %vpi_call 2 35 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x7f97a17396e0;
T_39 ;
    %delay 1000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "regfile2.v";
    "memory_io.v";
    "ram.v";
    "uart_ctrl.v";
    "uart.v";
