INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/controlunit.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/mips.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sources_1/new/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.srcs/sim_1/new/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/Lab5_cmpe140/Lab5_cmpe140.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
