Release 14.6 Drc P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jun 25 14:38:20 2018

drc -z uart_verification_return.ncd uart_verification_return.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   eDCM24_TO_50MHz/dcm_sp_inst, consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
