{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690859982699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690859982704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 11:19:42 2023 " "Processing started: Tue Aug 01 11:19:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690859982704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859982704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off udp_rx -c udp_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off udp_rx -c udp_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859982704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690859982933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690859982933 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth_udp_tx_gmii.v(202) " "Verilog HDL information at eth_udp_tx_gmii.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "../testbench/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/testbench/eth_udp_tx_gmii.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690859989925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data eth_udp_tx_gmii.v(66) " "Verilog HDL Declaration information at eth_udp_tx_gmii.v(66): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "../testbench/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/testbench/eth_udp_tx_gmii.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690859989926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/testbench/eth_udp_tx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/testbench/eth_udp_tx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_tx_gmii " "Found entity 1: eth_udp_tx_gmii" {  } { { "../testbench/eth_udp_tx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/testbench/eth_udp_tx_gmii.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690859989928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859989928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/rtl/ip_checksum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/rtl/ip_checksum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_checksum " "Found entity 1: ip_checksum" {  } { { "../rtl/ip_checksum.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/ip_checksum.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690859989930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859989930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/rtl/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/rtl/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/crc32_d8.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/crc32_d8.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690859989931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859989931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth_udp_rx_gmii.v(292) " "Verilog HDL information at eth_udp_rx_gmii.v(292): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 292 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690859989933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_rx_gmii " "Found entity 1: eth_udp_rx_gmii" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690859989933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859989933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/testbench/eth_udp_rx_gmii_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/testbench/eth_udp_rx_gmii_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_rx_gmii_tb " "Found entity 1: eth_udp_rx_gmii_tb" {  } { { "../testbench/eth_udp_rx_gmii_tb.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/testbench/eth_udp_rx_gmii_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690859989935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859989935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "payload_data_o eth_udp_rx_gmii_tb.v(135) " "Verilog HDL Implicit Net warning at eth_udp_rx_gmii_tb.v(135): created implicit net for \"payload_data_o\"" {  } { { "../testbench/eth_udp_rx_gmii_tb.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/testbench/eth_udp_rx_gmii_tb.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690859989935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pkt_err eth_udp_rx_gmii_tb.v(140) " "Verilog HDL Implicit Net warning at eth_udp_rx_gmii_tb.v(140): created implicit net for \"pkt_err\"" {  } { { "../testbench/eth_udp_rx_gmii_tb.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/testbench/eth_udp_rx_gmii_tb.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690859989935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth_udp_rx_gmii " "Elaborating entity \"eth_udp_rx_gmii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690859989964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_udp_len eth_udp_rx_gmii.v(108) " "Verilog HDL or VHDL warning at eth_udp_rx_gmii.v(108): object \"rx_udp_len\" assigned a value but never read" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690859989972 "|eth_udp_rx_gmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_checksum ip_checksum:ip_checksum " "Elaborating entity \"ip_checksum\" for hierarchy \"ip_checksum:ip_checksum\"" {  } { { "../rtl/eth_udp_rx_gmii.v" "ip_checksum" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690859989974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 crc32_d8:crc32_d8_inst " "Elaborating entity \"crc32_d8\" for hierarchy \"crc32_d8:crc32_d8_inst\"" {  } { { "../rtl/eth_udp_rx_gmii.v" "crc32_d8_inst" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690859989976 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/crc32_d8.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/crc32_d8.v" 97 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1690859990548 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1690859990548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690859990773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/04_udp_rx/prj/output_files/udp_rx.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/04_udp_rx/prj/output_files/udp_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859991321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690859991452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690859991452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1414 " "Implemented 1414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "108 " "Implemented 108 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690859991579 ""} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Implemented 156 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690859991579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1150 " "Implemented 1150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690859991579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690859991579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690859991589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 01 11:19:51 2023 " "Processing ended: Tue Aug 01 11:19:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690859991589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690859991589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690859991589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690859991589 ""}
