
*** Running vivado
    with args -log design_1_fsm_block_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fsm_block_0_2.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_fsm_block_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2591.367 ; gain = 8.930 ; free physical = 3765 ; free virtual = 9332
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agustinsilva447/Descargas/pynq/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/agustinsilva447/Vitis/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_fsm_block_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17550
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.656 ; gain = 0.000 ; free physical = 139 ; free virtual = 3527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fsm_block_0_2' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_2/synth/design_1_fsm_block_0_2.vhd:70]
	Parameter K bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fsm_block' declared at '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:5' bound to instance 'U0' of component 'fsm_block' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_2/synth/design_1_fsm_block_0_2.vhd:104]
INFO: [Synth 8-638] synthesizing module 'fsm_block' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:20]
INFO: [Synth 8-638] synthesizing module 'up_counter' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd:17]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd:20]
WARNING: [Synth 8-614] signal 'count_next' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd:20]
WARNING: [Synth 8-614] signal 'count_reg' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (1#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/ctrl_logic.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic' (2#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/ctrl_logic.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm_block' (3#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_fsm_block_0_2' (4#1) [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.gen/sources_1/bd/design_1/ip/design_1_fsm_block_0_2/synth/design_1_fsm_block_0_2.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2591.656 ; gain = 0.000 ; free physical = 3487 ; free virtual = 6665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 2591.656 ; gain = 0.000 ; free physical = 3495 ; free virtual = 6681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 2591.656 ; gain = 0.000 ; free physical = 3494 ; free virtual = 6681
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.656 ; gain = 0.000 ; free physical = 3479 ; free virtual = 6666
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.551 ; gain = 0.000 ; free physical = 3343 ; free virtual = 6555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2623.551 ; gain = 0.000 ; free physical = 3337 ; free virtual = 6549
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 3362 ; free virtual = 6590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 3360 ; free virtual = 6589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 3360 ; free virtual = 6589
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_block'
WARNING: [Synth 8-327] inferring latch for variable 'count_reg_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/up_counter.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'output_i_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/ctrl_logic.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_block'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.srcs/sources_1/new/fsm_block.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:03 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 3331 ; free virtual = 6573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/logic/output_i_reg[2]) is unused and will be removed from module design_1_fsm_block_0_2.
INFO: [Synth 8-3332] Sequential element (U0/logic/output_i_reg[1]) is unused and will be removed from module design_1_fsm_block_0_2.
INFO: [Synth 8-3332] Sequential element (U0/logic/output_i_reg[0]) is unused and will be removed from module design_1_fsm_block_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 3254 ; free virtual = 6505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:29 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2865 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:29 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2857 ; free virtual = 6132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:29 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2834 ; free virtual = 6110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     8|
|3     |LUT3  |     7|
|4     |LUT4  |    10|
|5     |LUT5  |     2|
|6     |LUT6  |    12|
|7     |MUXF7 |     2|
|8     |FDCE  |     8|
|9     |FDRE  |     4|
|10    |FDSE  |     1|
|11    |LD    |    16|
|12    |LDC   |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 2623.551 ; gain = 31.895 ; free physical = 2755 ; free virtual = 6031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 2623.551 ; gain = 0.000 ; free physical = 2807 ; free virtual = 6086
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:46 . Memory (MB): peak = 2623.559 ; gain = 31.895 ; free physical = 2807 ; free virtual = 6086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.559 ; gain = 0.000 ; free physical = 2996 ; free virtual = 6281
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.559 ; gain = 0.000 ; free physical = 3042 ; free virtual = 6330
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 4 instances

Synth Design complete, checksum: 42c63e2
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:02 . Memory (MB): peak = 2623.559 ; gain = 32.191 ; free physical = 3410 ; free virtual = 6698
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_2_synth_1/design_1_fsm_block_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fsm_block_0_2, cache-ID = 934205865c281d8d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_3/pynq_nqueens_3.runs/design_1_fsm_block_0_2_synth_1/design_1_fsm_block_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fsm_block_0_2_utilization_synth.rpt -pb design_1_fsm_block_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 25 18:41:28 2022...
