vendor_name = ModelSim
source_file = 1, /home/epitacio/bti/circuitos/aula20/flip_flop_jk/flip_flop_jk.vhd
source_file = 1, /home/epitacio/bti/circuitos/aula20/flip_flop_jk/Waveform.vwf
source_file = 1, /home/epitacio/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/epitacio/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/epitacio/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/epitacio/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/epitacio/bti/circuitos/aula20/flip_flop_jk/db/flip_flop_jk.cbx.xml
design_name = flip_flop_jk
instance = comp, \saida~output , saida~output, flip_flop_jk, 1
instance = comp, \clk~input , clk~input, flip_flop_jk, 1
instance = comp, \r~input , r~input, flip_flop_jk, 1
instance = comp, \j~input , j~input, flip_flop_jk, 1
instance = comp, \clk_e~input , clk_e~input, flip_flop_jk, 1
instance = comp, \k~input , k~input, flip_flop_jk, 1
instance = comp, \tmp~0 , tmp~0, flip_flop_jk, 1
instance = comp, \tmp~feeder , tmp~feeder, flip_flop_jk, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, flip_flop_jk, 1
