

================================================================
== Vitis HLS Report for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9'
================================================================
* Date:           Wed Jan 17 08:24:28 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       44|  50.000 ns|  0.440 us|    5|   44|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_116_9  |        3|       41|         2|          2|          1|  1 ~ 20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      52|    -|
|Register         |        -|    -|      29|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      29|      76|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_110_p2    |         +|   0|  0|   7|           5|           1|
    |add_ln117_1_fu_120_p2  |         +|   0|  0|  11|          11|          11|
    |icmp_ln116_fu_104_p2   |      icmp|   0|  0|   2|           5|           5|
    |icmp_ln117_fu_130_p2   |      icmp|   0|  0|   4|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  24|          29|          25|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  25|          6|    1|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_88_p4  |   9|          2|    1|          2|
    |ap_return                              |   9|          2|    1|          2|
    |i_fu_48                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  52|         12|    8|         20|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_84  |   1|   0|    1|          0|
    |add_ln116_reg_160     |   5|   0|    5|          0|
    |add_ln117_1_reg_165   |  11|   0|   11|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ap_return_preg        |   1|   0|    1|          0|
    |i_fu_48               |   5|   0|    5|          0|
    |icmp_ln116_reg_156    |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  29|   0|   29|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|ap_return                             |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9|  return value|
|add_ln117                             |   in|   11|     ap_none|                                                      add_ln117|        scalar|
|bypassSrcOpt_load                     |   in|    8|     ap_none|                                              bypassSrcOpt_load|        scalar|
|add_ln117_1_out                       |  out|   11|      ap_vld|                                                add_ln117_1_out|       pointer|
|add_ln117_1_out_ap_vld                |  out|    1|      ap_vld|                                                add_ln117_1_out|       pointer|
|dependency_successor_values_address0  |  out|   11|   ap_memory|                                    dependency_successor_values|         array|
|dependency_successor_values_ce0       |  out|    1|   ap_memory|                                    dependency_successor_values|         array|
|dependency_successor_values_q0        |   in|    8|   ap_memory|                                    dependency_successor_values|         array|
+--------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

