# This file is generated by Edalize.
# Microsemi Tcl Script
# Libero

new_project -location {{op}}{{prj_root}}{{cl}} -name {{name}} -project_description {} -block_mode 0 -standalone_peripheral_initialization 0 -instantiate_in_smartdesign 1 -ondemand_build_dh 1 -hdl {{op}}{{tool_options.hdl}}{{cl}} -family {{op}}{{tool_options.family}}{{cl}} -die {{op}}{{tool_options.die}}{{cl}} -package {{op}}{{tool_options.package}}{{cl}} {% if tool_options.speed -%} -speed {{op}}{{tool_options.speed}}{{cl}}{{sp}}{%- endif %}{% if tool_options.dievoltage -%} -die_voltage {{op}}{{tool_options.dievoltage}}{{cl}}{{sp}}{%- endif %}{% if tool_options.range -%} -part_range {{op}}{{tool_options.range}}{{cl}}{{sp}}{%- endif %}{% if tool_options.defiostd -%} -adv_options {IO_DEFT_STD:{{tool_options.defiostd}}{{cl}}{{sp}}{%- endif %}-adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} -adv_options {TEMPR:{{tool_options.range}}{{cl}} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:{{tool_options.range}}{{cl}}

# Import HDL sources and constraints
import_files \
        -convert_EDN_to_HDL 0 \
{% for src_file in src_files if src_file|src_file_filter%}
        {{src_file|src_file_filter}}{{cl}} \
{% endfor %}

# Build design hierarchy and set the top module
build_design_hierarchy
set_root -module {{op}}{{toplevel}}::work{{cl}}

# Configure Synthesize step to use the generated Synplify TCL script.
configure_tool -name {SYNTHESIZE} \
        -params {SYNPLIFY_TCL_FILE:../../{{name}}-syn-user.tcl}

# Configure Synthesize step to use the project constraints
organize_tool_files -tool {SYNTHESIZE} \
        {% for src_file in src_files if src_file|constraint_file_filter("SDC") %}
        -file {{op}}{{prj_root}}/{{src_file|constraint_file_filter}}{{cl}} \
        {% endfor %}
        -module {{op}}{{toplevel}}::work{{cl}} -input_type {constraint}

# Configure PnR step to use the project constraints
organize_tool_files -tool {PLACEROUTE} \
        {% for src_file in src_files if src_file|constraint_file_filter %}
        -file {{op}}{{prj_root}}/{{src_file|constraint_file_filter}}{{cl}} \
        {% endfor %}
        -module {{op}}{{toplevel}}::work{{cl}} -input_type {constraint}

# Configure Verify Timing step to use the project constraints
organize_tool_files -tool {VERIFYTIMING} \
        {% for src_file in src_files if src_file|constraint_file_filter("SDC") %}
        -file {{op}}{{prj_root}}/{{src_file|constraint_file_filter}}{{cl}} \
        {% endfor %}
        -module {{op}}{{toplevel}}::work{{cl}} -input_type {constraint}

save_project
