<profile>

<section name = "Vivado HLS Report for 'runQueue'" level="0">
<item name = "Date">Sat Dec  5 21:17:32 2015
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">CAV_MidtermPriorityQueue_Verilog_Runner</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 6.55, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, 2, -, -, ?, no</column>
<column name=" + Loop 2.2">?, ?, 3, -, -, ?, no</column>
<column name=" + Loop 2.3">?, ?, 3, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 220</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, -, -</column>
<column name="Multiplexer">-, -, -, 294</column>
<column name="Register">-, -, 385, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="random_priorities_U">runQueue_random_priorities, 1, 200, 9, 1, 1800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_425_p2">+, 0, 0, 32, 32, 1</column>
<column name="i_fu_501_p2">+, 0, 0, 32, 32, 1</column>
<column name="i_s_fu_419_p2">+, 0, 0, 32, 32, 1</column>
<column name="j_s_fu_495_p2">+, 0, 0, 14, 14, 1</column>
<column name="ap_sig_bdd_104">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_231">and, 0, 0, 1, 1, 1</column>
<column name="p_result_1_fu_483_p2">and, 0, 0, 1, 1, 1</column>
<column name="p_result_s_fu_457_p2">and, 0, 0, 1, 1, 1</column>
<column name="result_1_s_fu_414_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond3_fu_489_p2">icmp, 0, 0, 17, 14, 14</column>
<column name="tmp_3_fu_408_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="ult1_fu_472_p2">icmp, 0, 0, 4, 4, 4</column>
<column name="ult_fu_445_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="rev1_fu_451_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_477_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="cmdOut_V">2, 4, 2, 8</column>
<column name="cmdOut_V_preg">2, 3, 2, 6</column>
<column name="currentPriority_V">4, 4, 4, 16</column>
<column name="currentPriority_V_preg">4, 3, 4, 12</column>
<column name="i_1_reg2mem_reg_241">32, 2, 32, 64</column>
<column name="i_3_reg2mem_reg_265">32, 2, 32, 64</column>
<column name="i_reg2mem_reg_351">32, 2, 32, 64</column>
<column name="j_1_reg2mem_0_ph_reg_338">14, 2, 14, 28</column>
<column name="j_1_reg2mem_1_ph_reg_186">14, 2, 14, 28</column>
<column name="j_1_reg2mem_1_reg_209">14, 2, 14, 28</column>
<column name="last_1_reg_163">32, 2, 32, 64</column>
<column name="last_fu_94">32, 2, 32, 64</column>
<column name="last_reg2mem_0_ph_reg_311">32, 2, 32, 64</column>
<column name="op2_assign_reg2mem_reg_220">32, 2, 32, 64</column>
<column name="priorityOut_V">4, 5, 4, 20</column>
<column name="priorityOut_V_preg">4, 4, 4, 16</column>
<column name="tmp_6_reg2mem_reg_276">4, 2, 4, 8</column>
<column name="tmp_reg2mem_reg_362">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="cmdOut_V_preg">2, 0, 2, 0</column>
<column name="currentPriority_V_preg">4, 0, 4, 0</column>
<column name="fullOut_preg">1, 0, 1, 0</column>
<column name="i_1_reg2mem_reg_241">32, 0, 32, 0</column>
<column name="i_1_reg_565">32, 0, 32, 0</column>
<column name="i_3_reg2mem_reg_265">32, 0, 32, 0</column>
<column name="i_reg2mem_reg_351">32, 0, 32, 0</column>
<column name="j_1_reg2mem_0_ph_reg_338">14, 0, 14, 0</column>
<column name="j_1_reg2mem_1_ph_reg_186">14, 0, 14, 0</column>
<column name="j_1_reg2mem_1_reg_209">14, 0, 14, 0</column>
<column name="j_s_reg_604">14, 0, 14, 0</column>
<column name="last_1_reg_163">32, 0, 32, 0</column>
<column name="last_fu_94">32, 0, 32, 0</column>
<column name="last_reg2mem_0_ph_reg_311">32, 0, 32, 0</column>
<column name="localEmpty_fu_90">1, 0, 1, 0</column>
<column name="localEmpty_load_reg_535">1, 0, 1, 0</column>
<column name="localFull_fu_86">1, 0, 1, 0</column>
<column name="localFull_load_3_reg_558">1, 0, 1, 0</column>
<column name="localFull_load_reg_524">1, 0, 1, 0</column>
<column name="op2_assign_reg2mem_reg_220">32, 0, 32, 0</column>
<column name="p_result_3_reg2mem_reg_288">1, 0, 1, 0</column>
<column name="priorityIn_V_read_4_reg_588">4, 0, 4, 0</column>
<column name="priorityOut_V_preg">4, 0, 4, 0</column>
<column name="reg_394">32, 0, 32, 0</column>
<column name="result_1_reg2mem_1_reg_254">1, 0, 1, 0</column>
<column name="result_1_reg2mem_reg_231">1, 0, 1, 0</column>
<column name="result_3_reg2mem_reg_298">1, 0, 1, 0</column>
<column name="result_reg2mem_0_ph_reg_324">1, 0, 1, 0</column>
<column name="result_reg2mem_1_ph_reg_174">1, 0, 1, 0</column>
<column name="result_reg2mem_1_reg_198">1, 0, 1, 0</column>
<column name="tmp_3_reg_539">1, 0, 1, 0</column>
<column name="tmp_6_reg2mem_reg_276">4, 0, 4, 0</column>
<column name="tmp_reg2mem_reg_362">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, runQueue, return value</column>
<column name="priorityOut_V">out, 4, ap_none, priorityOut_V, pointer</column>
<column name="priorityIn_V">in, 4, ap_none, priorityIn_V, pointer</column>
<column name="cmdOut_V">out, 2, ap_none, cmdOut_V, pointer</column>
<column name="empty">in, 1, ap_none, empty, pointer</column>
<column name="full">in, 1, ap_none, full, pointer</column>
<column name="fullOut">out, 1, ap_none, fullOut, pointer</column>
</table>
</item>
</section>
</profile>
