/* 800DC5DC 000D951C  94 21 FF E0 */ stwu r1, -0x20(r1)
/* 800DC5E0 000D9520  7C 08 02 A6 */ mflr r0
/* 800DC5E4 000D9524  90 01 00 24 */ stw r0, 0x24(r1)
/* 800DC5E8 000D9528  39 61 00 20 */ addi r11, r1, 0x20
/* 800DC5EC 000D952C  48 28 5B F1 */ bl _savegpr_29
/* 800DC5F0 000D9530  7C 7D 1B 78 */ mr r29, r3
/* 800DC5F4 000D9534  3B C0 00 00 */ li r30, 0
/* 800DC5F8 000D9538  7F DF F3 78 */ mr r31, r30
/* 800DC5FC 000D953C  80 83 27 EC */ lwz r4, 0x27ec(r3)
/* 800DC600 000D9540  28 04 00 00 */ cmplwi r4, 0
/* 800DC604 000D9544  41 82 00 20 */ beq lbl_800DC624
/* 800DC608 000D9548  80 04 05 5C */ lwz r0, 0x55c(r4)
/* 800DC60C 000D954C  54 00 02 95 */ rlwinm. r0, r0, 0, 0xa, 0xa
/* 800DC610 000D9550  41 82 00 14 */ beq lbl_800DC624
/* 800DC614 000D9554  4B FF 62 E1 */ bl checkCutHeadState__9daAlink_cFv
/* 800DC618 000D9558  2C 03 00 00 */ cmpwi r3, 0
/* 800DC61C 000D955C  40 82 00 08 */ bne lbl_800DC624
/* 800DC620 000D9560  3B E0 00 01 */ li r31, 1
lbl_800DC624:
/* 800DC624 000D9564  57 E0 06 3F */ clrlwi. r0, r31, 0x18
/* 800DC628 000D9568  41 82 00 34 */ beq lbl_800DC65C
/* 800DC62C 000D956C  38 60 00 01 */ li r3, 1
/* 800DC630 000D9570  80 9D 27 EC */ lwz r4, 0x27ec(r29)
/* 800DC634 000D9574  88 04 04 96 */ lbz r0, 0x496(r4)
/* 800DC638 000D9578  28 00 00 02 */ cmplwi r0, 2
/* 800DC63C 000D957C  40 82 00 14 */ bne lbl_800DC650
/* 800DC640 000D9580  A0 04 05 8E */ lhz r0, 0x58e(r4)
/* 800DC644 000D9584  54 00 07 FF */ clrlwi. r0, r0, 0x1f
/* 800DC648 000D9588  41 82 00 08 */ beq lbl_800DC650
/* 800DC64C 000D958C  38 60 00 00 */ li r3, 0
lbl_800DC650:
/* 800DC650 000D9590  54 60 06 3F */ clrlwi. r0, r3, 0x18
/* 800DC654 000D9594  41 82 00 08 */ beq lbl_800DC65C
/* 800DC658 000D9598  3B C0 00 01 */ li r30, 1
lbl_800DC65C:
/* 800DC65C 000D959C  57 C3 06 3E */ clrlwi r3, r30, 0x18
/* 800DC660 000D95A0  39 61 00 20 */ addi r11, r1, 0x20
/* 800DC664 000D95A4  48 28 5B C5 */ bl _restgpr_29
/* 800DC668 000D95A8  80 01 00 24 */ lwz r0, 0x24(r1)
/* 800DC66C 000D95AC  7C 08 03 A6 */ mtlr r0
/* 800DC670 000D95B0  38 21 00 20 */ addi r1, r1, 0x20
/* 800DC674 000D95B4  4E 80 00 20 */ blr
