git clone --depth 1 --no-tags https://github.com/YUVRAJg37/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/488264347
git clone --depth 1 --no-tags https://github.com/agustincampeny/caravel_iee2433_opamp.git f:/verilog_sva_gh_scraper/data/full_repos/488329388
git clone --depth 1 --no-tags https://github.com/Tommywei0628/homework4.git f:/verilog_sva_gh_scraper/data/full_repos/488626703
git clone --depth 1 --no-tags https://github.com/xCEvans/optimsoc_security.git f:/verilog_sva_gh_scraper/data/full_repos/488663630
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/BCD.git f:/verilog_sva_gh_scraper/data/full_repos/488978158
git clone --depth 1 --no-tags https://github.com/parastoo-gholami/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/488727668
git clone --depth 1 --no-tags https://github.com/AlexandeGomez/Proyecto_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/490488778
git clone --depth 1 --no-tags https://github.com/BhavyaGarg8/Verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/489488497
git clone --depth 1 --no-tags https://github.com/Ersebreck/SED_Frogger.git f:/verilog_sva_gh_scraper/data/full_repos/490926083
git clone --depth 1 --no-tags https://github.com/Nhan-Tong/Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/490920273
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW2.git f:/verilog_sva_gh_scraper/data/full_repos/487697970
git clone --depth 1 --no-tags https://github.com/ZZM11/datenlord_written_examination.git f:/verilog_sva_gh_scraper/data/full_repos/487675137
git clone --depth 1 --no-tags https://github.com/shbz1998/SYNCRONOUS-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/488029518
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/488031548
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_9.git f:/verilog_sva_gh_scraper/data/full_repos/489833300
git clone --depth 1 --no-tags https://github.com/BencsikDani/LogTervHF.git f:/verilog_sva_gh_scraper/data/full_repos/489631656
git clone --depth 1 --no-tags https://github.com/homelith/wishbone-system.git f:/verilog_sva_gh_scraper/data/full_repos/489642764
git clone --depth 1 --no-tags https://github.com/Must-Hard/Patten-Water-Led.git f:/verilog_sva_gh_scraper/data/full_repos/492391907
git clone --depth 1 --no-tags https://github.com/growly/lut-tests.git f:/verilog_sva_gh_scraper/data/full_repos/493847347
git clone --depth 1 --no-tags https://github.com/jargonized/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/494119687
git clone --depth 1 --no-tags https://github.com/SunrShine/100DaysToICDesigner.git f:/verilog_sva_gh_scraper/data/full_repos/493890473
git clone --depth 1 --no-tags https://github.com/mousaq92/actions_test.git f:/verilog_sva_gh_scraper/data/full_repos/493801650
git clone --depth 1 --no-tags https://github.com/ashrakatkh/Activation-Lookup-Tables.git f:/verilog_sva_gh_scraper/data/full_repos/493002069
git clone --depth 1 --no-tags https://github.com/Yash-Goklani/Traffic-Light-Controller-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492713355
git clone --depth 1 --no-tags https://github.com/jurevreca12/rvj1-caravel-soc.git f:/verilog_sva_gh_scraper/data/full_repos/492776038
git clone --depth 1 --no-tags https://github.com/BiprarshiD/32-Bit-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/491169488
git clone --depth 1 --no-tags https://github.com/Niels5931/patmos-caravel-project.git f:/verilog_sva_gh_scraper/data/full_repos/489307854
git clone --depth 1 --no-tags https://github.com/JMarshalB/AudioRecorder-FPGA-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/489036088
git clone --depth 1 --no-tags https://github.com/Ahmed0100/jpeg_encoder_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492419538
git clone --depth 1 --no-tags https://github.com/Eduard2609/LDH2V2.git f:/verilog_sva_gh_scraper/data/full_repos/491914690
git clone --depth 1 --no-tags https://github.com/tonminhce/logic_design_with_hdl_lab.git f:/verilog_sva_gh_scraper/data/full_repos/492132465
git clone --depth 1 --no-tags https://github.com/alimorgaan/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/491275648
git clone --depth 1 --no-tags https://github.com/alexvetsavong/ECE411---Final.git f:/verilog_sva_gh_scraper/data/full_repos/493347242
git clone --depth 1 --no-tags https://github.com/bombeo659/LSI_Design_BoundFlasher.git f:/verilog_sva_gh_scraper/data/full_repos/491837731
git clone --depth 1 --no-tags https://github.com/AlexVUlyanov/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/492406684
git clone --depth 1 --no-tags https://github.com/MinyoungKimLAGCC/RoomDigitalCounter.git f:/verilog_sva_gh_scraper/data/full_repos/492566376
git clone --depth 1 --no-tags https://github.com/hasanmutlu26/Mini-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/491138247
git clone --depth 1 --no-tags https://github.com/ThaisCampanac/AES-Verilog-Bonus.git f:/verilog_sva_gh_scraper/data/full_repos/491234760
git clone --depth 1 --no-tags https://github.com/casperyue/CMPEN331.git f:/verilog_sva_gh_scraper/data/full_repos/489056557
git clone --depth 1 --no-tags https://github.com/StevenShangkunZhuang/FPGA_Embedded_Systems_Deisgn.git f:/verilog_sva_gh_scraper/data/full_repos/489165324
git clone --depth 1 --no-tags https://github.com/nguyenducquang1212/Migen.git f:/verilog_sva_gh_scraper/data/full_repos/493698027
git clone --depth 1 --no-tags https://github.com/OmarBadr108/single_port_synchronous_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/493397678
git clone --depth 1 --no-tags https://github.com/TokieSan/digitalCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/493833843
git clone --depth 1 --no-tags https://github.com/nsawant20/FPGA_Pac-Man.git f:/verilog_sva_gh_scraper/data/full_repos/492002430
git clone --depth 1 --no-tags https://github.com/onurkrts/RNG-SCROLL.git f:/verilog_sva_gh_scraper/data/full_repos/492488382
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ps2_keyboard_interface_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492424018
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ping_pong_game_obj_mapped_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492423174
git clone --depth 1 --no-tags https://github.com/Shingo8843/TicTacToe_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/492549499
git clone --depth 1 --no-tags https://github.com/wheitman/project_code.git f:/verilog_sva_gh_scraper/data/full_repos/490044655
git clone --depth 1 --no-tags https://github.com/ZanderPittari/EEET2162-HDMI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/490921272
git clone --depth 1 --no-tags https://github.com/EthLyoWSU/proj8_9_10.git f:/verilog_sva_gh_scraper/data/full_repos/488042887
git clone --depth 1 --no-tags https://github.com/shbz1998/Scalable-Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/488027688
git clone --depth 1 --no-tags https://github.com/Sean1410932011/hw4.git f:/verilog_sva_gh_scraper/data/full_repos/489038576
git clone --depth 1 --no-tags https://github.com/lootr5858/high-performance-asynchronous-cnn-accelerator-with-early-termination.git f:/verilog_sva_gh_scraper/data/full_repos/488886320
git clone --depth 1 --no-tags https://github.com/SerdarUnal132/openram_openmpw.git f:/verilog_sva_gh_scraper/data/full_repos/489633918
git clone --depth 1 --no-tags https://github.com/daniel-santos-7/leaf-mpw6.git f:/verilog_sva_gh_scraper/data/full_repos/491990249
git clone --depth 1 --no-tags https://github.com/Jiangyhyyds/VerilogFiles.git f:/verilog_sva_gh_scraper/data/full_repos/493712303
git clone --depth 1 --no-tags https://github.com/mayankS1996/High-Speed-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/491454835
git clone --depth 1 --no-tags https://github.com/MESS8/Part.git f:/verilog_sva_gh_scraper/data/full_repos/492646392
git clone --depth 1 --no-tags https://github.com/tmg931/MIF.git f:/verilog_sva_gh_scraper/data/full_repos/492957908
git clone --depth 1 --no-tags https://github.com/kripanshukumar/Memory-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/492963383
git clone --depth 1 --no-tags https://github.com/aishwaryapatil26/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/493895506
git clone --depth 1 --no-tags https://github.com/ALrEcompUefs/Sistemas_digitais-Comunicacao-serial-.git f:/verilog_sva_gh_scraper/data/full_repos/493850445
git clone --depth 1 --no-tags https://github.com/JahnabDutta/EVM.git f:/verilog_sva_gh_scraper/data/full_repos/488315069
git clone --depth 1 --no-tags https://github.com/lxd19970830/Handshake_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/493649168
git clone --depth 1 --no-tags https://github.com/qqo60710/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494133537
git clone --depth 1 --no-tags https://github.com/uf123/hw3.git f:/verilog_sva_gh_scraper/data/full_repos/494038550
git clone --depth 1 --no-tags https://github.com/uf123/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494088163
git clone --depth 1 --no-tags https://github.com/favrng/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/490393531
git clone --depth 1 --no-tags https://github.com/MihaiN99/Maze_follower.git f:/verilog_sva_gh_scraper/data/full_repos/490016778
git clone --depth 1 --no-tags https://github.com/AmirhAp/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/490115523
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/BCD_to_7_segment_display.git f:/verilog_sva_gh_scraper/data/full_repos/488966158
git clone --depth 1 --no-tags https://github.com/qqo60710/segment.git f:/verilog_sva_gh_scraper/data/full_repos/489112505
git clone --depth 1 --no-tags https://github.com/JosephQu68/2022FallCSOrganLab.git f:/verilog_sva_gh_scraper/data/full_repos/491043227
git clone --depth 1 --no-tags https://github.com/Nhan-Tong/MD5-hash.git f:/verilog_sva_gh_scraper/data/full_repos/490950306
git clone --depth 1 --no-tags https://github.com/Trust04zh/riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/492193472
git clone --depth 1 --no-tags https://github.com/nguyenphuoc57/NoC3x3.git f:/verilog_sva_gh_scraper/data/full_repos/492398259
git clone --depth 1 --no-tags https://github.com/Bharadwaj1720/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/488093047
git clone --depth 1 --no-tags https://github.com/PonakLiu/RookieSoC.git f:/verilog_sva_gh_scraper/data/full_repos/492730662
git clone --depth 1 --no-tags https://github.com/Neginashi/Uart-test.git f:/verilog_sva_gh_scraper/data/full_repos/492736012
git clone --depth 1 --no-tags https://github.com/hikaysici/Efabless_MPW6_riscduino.git f:/verilog_sva_gh_scraper/data/full_repos/492704601
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/FIFO-.git f:/verilog_sva_gh_scraper/data/full_repos/493566238
git clone --depth 1 --no-tags https://github.com/lauramcdaniel006/RISC_SPM.git f:/verilog_sva_gh_scraper/data/full_repos/491517758
git clone --depth 1 --no-tags https://github.com/01fe21mve011/sneha.git f:/verilog_sva_gh_scraper/data/full_repos/494205434
git clone --depth 1 --no-tags https://github.com/Linty-Services/public-samples.git f:/verilog_sva_gh_scraper/data/full_repos/494078038
git clone --depth 1 --no-tags https://github.com/celuk/picosoc-port-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/490437644
git clone --depth 1 --no-tags https://github.com/Haardik-Ravat/Digital-Locker.git f:/verilog_sva_gh_scraper/data/full_repos/488606910
git clone --depth 1 --no-tags https://github.com/mousaq92/myactions_test.git f:/verilog_sva_gh_scraper/data/full_repos/492010655
git clone --depth 1 --no-tags https://github.com/DrFL3x/Pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/489264326
git clone --depth 1 --no-tags https://github.com/JoeSchmidtJr/Gitty.git f:/verilog_sva_gh_scraper/data/full_repos/492659244
git clone --depth 1 --no-tags https://github.com/hariprakash6198/ee5332.git f:/verilog_sva_gh_scraper/data/full_repos/492720479
git clone --depth 1 --no-tags https://github.com/0907yF/logichw0519.git f:/verilog_sva_gh_scraper/data/full_repos/493899171
git clone --depth 1 --no-tags https://github.com/jasonsogod/jason123.git f:/verilog_sva_gh_scraper/data/full_repos/493905974
git clone --depth 1 --no-tags https://github.com/Mr-Moore/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/493951337
git clone --depth 1 --no-tags https://github.com/Allenaxe/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/490738998
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/EncodingStateMachine.git f:/verilog_sva_gh_scraper/data/full_repos/492795320
git clone --depth 1 --no-tags https://github.com/nimamaguale/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/494055866
git clone --depth 1 --no-tags https://github.com/AbhinayReddy10082003/HomeAutomation.git f:/verilog_sva_gh_scraper/data/full_repos/494086847
git clone --depth 1 --no-tags https://github.com/AndalibN/Electrochemical-Water-Quality-Monitoring.git f:/verilog_sva_gh_scraper/data/full_repos/487714880
git clone --depth 1 --no-tags https://github.com/shanyangS/Datenlord_interview.git f:/verilog_sva_gh_scraper/data/full_repos/487756262
