C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synlog\report\oscVHDL00_oscVHDL00_premap.xml -merge_inferred_clocks 0  -top_level_module  osc00  -implementation  oscVHDL00  -oedif  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00.edi  -conchk_prepass  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00_cck.rpt   -freq 100.000   E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\oscVHDL00_oscVHDL00_mult.srs  -flow prepass  -gcc_prepass  -osrd  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\oscVHDL00_oscVHDL00_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\syntmp\oscVHDL00_oscVHDL00.plg  -osyn  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\oscVHDL00_oscVHDL00_prem.srd  -prjdir  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\  -prjname  proj_1  -log  E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synlog\oscVHDL00_oscVHDL00_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\oscVHDL00 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\oscVHDL00_oscVHDL00_premap.xml -merge_inferred_clocks 0 -top_level_module osc00 -implementation oscVHDL00 -oedif ..\oscVHDL00_oscVHDL00.edi -conchk_prepass ..\oscVHDL00_oscVHDL00_cck.rpt -freq 100.000 ..\synwork\oscVHDL00_oscVHDL00_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\oscVHDL00_oscVHDL00_prem.srd -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam oscVHDL00_oscVHDL00.plg -osyn ..\synwork\oscVHDL00_oscVHDL00_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\oscVHDL00_oscVHDL00_premap.srr -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:5
file:..\oscVHDL00_oscVHDL00.edi|io:o|time:0|size:-1|exec:0|csum:
file:..\oscVHDL00_oscVHDL00_cck.rpt|io:o|time:1647249610|size:2410|exec:0|csum:
file:..\synwork\oscVHDL00_oscVHDL00_mult.srs|io:i|time:1647249604|size:2276|exec:0|csum:150126B380059FBC01B5D307910FE484
file:..\synwork\oscVHDL00_oscVHDL00_prem.srd|io:o|time:1647249608|size:5967|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603988454|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:oscVHDL00_oscVHDL00.plg|io:o|time:1647249606|size:0|exec:0|csum:
file:..\synwork\oscVHDL00_oscVHDL00_prem.srd|io:o|time:1647249608|size:5967|exec:0|csum:
file:..\synlog\oscVHDL00_oscVHDL00_premap.srr|io:o|time:1647249610|size:6140|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604354008|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
