// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/21/2017 01:02:29"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bbtronenhancedCPU (
	clock,
	switches,
	wire_out1,
	wire_out2,
	wire_out3,
	wire_negative,
	wire_out_pcsrc,
	wire_aluOut,
	wire_RAMOutput,
	wire_out_memtoreg);
input 	clock;
input 	[15:0] switches;
output 	[6:0] wire_out1;
output 	[6:0] wire_out2;
output 	[6:0] wire_out3;
output 	wire_negative;
output 	[31:0] wire_out_pcsrc;
output 	[31:0] wire_aluOut;
output 	[31:0] wire_RAMOutput;
output 	[31:0] wire_out_memtoreg;

// Design Ports Information
// switches[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[8]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[9]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[10]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[11]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[12]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[13]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[14]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[15]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[1]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[2]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[0]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[3]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[5]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[6]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[2]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[3]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[4]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[6]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_negative	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[7]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[9]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[10]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[12]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[13]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[14]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[15]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[16]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[17]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[18]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[19]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[20]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[21]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[22]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[23]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[24]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[25]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[27]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[28]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[29]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[30]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[31]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[0]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[1]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[3]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[5]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[6]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[7]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[8]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[11]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[12]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[14]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[16]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[17]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[18]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[20]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[22]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[23]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[24]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[25]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[26]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[27]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[28]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[29]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[30]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_aluOut[31]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[6]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[8]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[9]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[10]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[11]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[12]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[13]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[14]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[17]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[18]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[19]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[20]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[21]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[22]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[23]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[24]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[25]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[26]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[27]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[28]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[29]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[30]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[31]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[0]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[3]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[4]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[6]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[7]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[8]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[9]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[10]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[11]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[12]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[13]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[15]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[16]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[17]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[18]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[19]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[20]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[21]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[22]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[23]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[24]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[25]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[26]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[27]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[28]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[29]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[30]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_memtoreg[31]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \switches[0]~input_o ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \switches[3]~input_o ;
wire \switches[4]~input_o ;
wire \switches[5]~input_o ;
wire \switches[6]~input_o ;
wire \switches[7]~input_o ;
wire \switches[8]~input_o ;
wire \switches[9]~input_o ;
wire \switches[10]~input_o ;
wire \switches[11]~input_o ;
wire \switches[12]~input_o ;
wire \switches[13]~input_o ;
wire \switches[14]~input_o ;
wire \switches[15]~input_o ;
wire \wire_out1[0]~output_o ;
wire \wire_out1[1]~output_o ;
wire \wire_out1[2]~output_o ;
wire \wire_out1[3]~output_o ;
wire \wire_out1[4]~output_o ;
wire \wire_out1[5]~output_o ;
wire \wire_out1[6]~output_o ;
wire \wire_out2[0]~output_o ;
wire \wire_out2[1]~output_o ;
wire \wire_out2[2]~output_o ;
wire \wire_out2[3]~output_o ;
wire \wire_out2[4]~output_o ;
wire \wire_out2[5]~output_o ;
wire \wire_out2[6]~output_o ;
wire \wire_out3[0]~output_o ;
wire \wire_out3[1]~output_o ;
wire \wire_out3[2]~output_o ;
wire \wire_out3[3]~output_o ;
wire \wire_out3[4]~output_o ;
wire \wire_out3[5]~output_o ;
wire \wire_out3[6]~output_o ;
wire \wire_negative~output_o ;
wire \wire_out_pcsrc[0]~output_o ;
wire \wire_out_pcsrc[1]~output_o ;
wire \wire_out_pcsrc[2]~output_o ;
wire \wire_out_pcsrc[3]~output_o ;
wire \wire_out_pcsrc[4]~output_o ;
wire \wire_out_pcsrc[5]~output_o ;
wire \wire_out_pcsrc[6]~output_o ;
wire \wire_out_pcsrc[7]~output_o ;
wire \wire_out_pcsrc[8]~output_o ;
wire \wire_out_pcsrc[9]~output_o ;
wire \wire_out_pcsrc[10]~output_o ;
wire \wire_out_pcsrc[11]~output_o ;
wire \wire_out_pcsrc[12]~output_o ;
wire \wire_out_pcsrc[13]~output_o ;
wire \wire_out_pcsrc[14]~output_o ;
wire \wire_out_pcsrc[15]~output_o ;
wire \wire_out_pcsrc[16]~output_o ;
wire \wire_out_pcsrc[17]~output_o ;
wire \wire_out_pcsrc[18]~output_o ;
wire \wire_out_pcsrc[19]~output_o ;
wire \wire_out_pcsrc[20]~output_o ;
wire \wire_out_pcsrc[21]~output_o ;
wire \wire_out_pcsrc[22]~output_o ;
wire \wire_out_pcsrc[23]~output_o ;
wire \wire_out_pcsrc[24]~output_o ;
wire \wire_out_pcsrc[25]~output_o ;
wire \wire_out_pcsrc[26]~output_o ;
wire \wire_out_pcsrc[27]~output_o ;
wire \wire_out_pcsrc[28]~output_o ;
wire \wire_out_pcsrc[29]~output_o ;
wire \wire_out_pcsrc[30]~output_o ;
wire \wire_out_pcsrc[31]~output_o ;
wire \wire_aluOut[0]~output_o ;
wire \wire_aluOut[1]~output_o ;
wire \wire_aluOut[2]~output_o ;
wire \wire_aluOut[3]~output_o ;
wire \wire_aluOut[4]~output_o ;
wire \wire_aluOut[5]~output_o ;
wire \wire_aluOut[6]~output_o ;
wire \wire_aluOut[7]~output_o ;
wire \wire_aluOut[8]~output_o ;
wire \wire_aluOut[9]~output_o ;
wire \wire_aluOut[10]~output_o ;
wire \wire_aluOut[11]~output_o ;
wire \wire_aluOut[12]~output_o ;
wire \wire_aluOut[13]~output_o ;
wire \wire_aluOut[14]~output_o ;
wire \wire_aluOut[15]~output_o ;
wire \wire_aluOut[16]~output_o ;
wire \wire_aluOut[17]~output_o ;
wire \wire_aluOut[18]~output_o ;
wire \wire_aluOut[19]~output_o ;
wire \wire_aluOut[20]~output_o ;
wire \wire_aluOut[21]~output_o ;
wire \wire_aluOut[22]~output_o ;
wire \wire_aluOut[23]~output_o ;
wire \wire_aluOut[24]~output_o ;
wire \wire_aluOut[25]~output_o ;
wire \wire_aluOut[26]~output_o ;
wire \wire_aluOut[27]~output_o ;
wire \wire_aluOut[28]~output_o ;
wire \wire_aluOut[29]~output_o ;
wire \wire_aluOut[30]~output_o ;
wire \wire_aluOut[31]~output_o ;
wire \wire_RAMOutput[0]~output_o ;
wire \wire_RAMOutput[1]~output_o ;
wire \wire_RAMOutput[2]~output_o ;
wire \wire_RAMOutput[3]~output_o ;
wire \wire_RAMOutput[4]~output_o ;
wire \wire_RAMOutput[5]~output_o ;
wire \wire_RAMOutput[6]~output_o ;
wire \wire_RAMOutput[7]~output_o ;
wire \wire_RAMOutput[8]~output_o ;
wire \wire_RAMOutput[9]~output_o ;
wire \wire_RAMOutput[10]~output_o ;
wire \wire_RAMOutput[11]~output_o ;
wire \wire_RAMOutput[12]~output_o ;
wire \wire_RAMOutput[13]~output_o ;
wire \wire_RAMOutput[14]~output_o ;
wire \wire_RAMOutput[15]~output_o ;
wire \wire_RAMOutput[16]~output_o ;
wire \wire_RAMOutput[17]~output_o ;
wire \wire_RAMOutput[18]~output_o ;
wire \wire_RAMOutput[19]~output_o ;
wire \wire_RAMOutput[20]~output_o ;
wire \wire_RAMOutput[21]~output_o ;
wire \wire_RAMOutput[22]~output_o ;
wire \wire_RAMOutput[23]~output_o ;
wire \wire_RAMOutput[24]~output_o ;
wire \wire_RAMOutput[25]~output_o ;
wire \wire_RAMOutput[26]~output_o ;
wire \wire_RAMOutput[27]~output_o ;
wire \wire_RAMOutput[28]~output_o ;
wire \wire_RAMOutput[29]~output_o ;
wire \wire_RAMOutput[30]~output_o ;
wire \wire_RAMOutput[31]~output_o ;
wire \wire_out_memtoreg[0]~output_o ;
wire \wire_out_memtoreg[1]~output_o ;
wire \wire_out_memtoreg[2]~output_o ;
wire \wire_out_memtoreg[3]~output_o ;
wire \wire_out_memtoreg[4]~output_o ;
wire \wire_out_memtoreg[5]~output_o ;
wire \wire_out_memtoreg[6]~output_o ;
wire \wire_out_memtoreg[7]~output_o ;
wire \wire_out_memtoreg[8]~output_o ;
wire \wire_out_memtoreg[9]~output_o ;
wire \wire_out_memtoreg[10]~output_o ;
wire \wire_out_memtoreg[11]~output_o ;
wire \wire_out_memtoreg[12]~output_o ;
wire \wire_out_memtoreg[13]~output_o ;
wire \wire_out_memtoreg[14]~output_o ;
wire \wire_out_memtoreg[15]~output_o ;
wire \wire_out_memtoreg[16]~output_o ;
wire \wire_out_memtoreg[17]~output_o ;
wire \wire_out_memtoreg[18]~output_o ;
wire \wire_out_memtoreg[19]~output_o ;
wire \wire_out_memtoreg[20]~output_o ;
wire \wire_out_memtoreg[21]~output_o ;
wire \wire_out_memtoreg[22]~output_o ;
wire \wire_out_memtoreg[23]~output_o ;
wire \wire_out_memtoreg[24]~output_o ;
wire \wire_out_memtoreg[25]~output_o ;
wire \wire_out_memtoreg[26]~output_o ;
wire \wire_out_memtoreg[27]~output_o ;
wire \wire_out_memtoreg[28]~output_o ;
wire \wire_out_memtoreg[29]~output_o ;
wire \wire_out_memtoreg[30]~output_o ;
wire \wire_out_memtoreg[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \inst_muxPCScr|Add0~0_combout ;
wire \inst_muxPCScr|Add0~1 ;
wire \inst_muxPCScr|Add0~2_combout ;
wire \inst_muxPCScr|Add0~3 ;
wire \inst_muxPCScr|Add0~4_combout ;
wire \inst_muxPCScr|Add0~5 ;
wire \inst_muxPCScr|Add0~6_combout ;
wire \inst_muxPCScr|Add0~7 ;
wire \inst_muxPCScr|Add0~8_combout ;
wire \inst_muxPCScr|Add0~9 ;
wire \inst_muxPCScr|Add0~10_combout ;
wire \inst_muxPCScr|Add0~11 ;
wire \inst_muxPCScr|Add0~12_combout ;
wire \inst_muxPCScr|Add0~13 ;
wire \inst_muxPCScr|Add0~14_combout ;
wire \inst_muxPCScr|Add0~15 ;
wire \inst_muxPCScr|Add0~16_combout ;
wire \inst_muxPCScr|Add0~17 ;
wire \inst_muxPCScr|Add0~18_combout ;
wire \inst_instructionMemory|Mux9~1_combout ;
wire \inst_instructionMemory|Mux9~0_combout ;
wire \inst_instructionMemory|Mux9~2_combout ;
wire \inst_instructionMemory|Mux9~3_combout ;
wire \inst_instructionMemory|Mux9~4_combout ;
wire \inst_instructionMemory|Mux14~0_combout ;
wire \inst_registerBench|Mux30~0_combout ;
wire \inst_ALU|Add0~0_combout ;
wire \inst_muxMemtoReg|out[1]~0_combout ;
wire \inst_registerBench|regBench[2][1]~q ;
wire \inst_registerBench|Mux30~1_combout ;
wire \inst_ALU|Add0~1 ;
wire \inst_ALU|Add0~2_combout ;
wire \inst_muxMemtoReg|out[2]~1_combout ;
wire \inst_registerBench|regBench[2][2]~q ;
wire \inst_ALU|Add0~3 ;
wire \inst_ALU|Add0~4_combout ;
wire \inst_ALU|Add0~15_combout ;
wire \inst_ALU|Add0~17_combout ;
wire \inst_dataMemory|regAddy~0_combout ;
wire \inst_ALU|Add0~19 ;
wire \inst_ALU|Add0~21_combout ;
wire \inst_muxMemtoReg|out[8]~10_combout ;
wire \inst_registerBench|regBench[2][8]~q ;
wire \inst_ALU|Add0~23_combout ;
wire \inst_ALU|Add0~22 ;
wire \inst_ALU|Add0~24_combout ;
wire \inst_muxMemtoReg|out[9]~11_combout ;
wire \inst_registerBench|regBench[2][9]~q ;
wire \inst_ALU|Add0~26_combout ;
wire \inst_ALU|Add0~12_combout ;
wire \inst_muxMemtoReg|out[3]~2_combout ;
wire \inst_ALU|Add0~16_combout ;
wire \inst_ALU|Add0~13_combout ;
wire \inst_muxMemtoReg|out[3]~3_combout ;
wire \inst_muxMemtoReg|out[3]~4_combout ;
wire \inst_muxMemtoReg|out[3]~5_combout ;
wire \inst_registerBench|regBench[2][3]~q ;
wire \inst_ALU|Add0~5 ;
wire \inst_ALU|Add0~6_combout ;
wire \inst_ALU|Add0~14_combout ;
wire \inst_muxMemtoReg|out[4]~6_combout ;
wire \inst_registerBench|regBench[2][4]~q ;
wire \inst_ALU|Add0~7 ;
wire \inst_ALU|Add0~8_combout ;
wire \inst_muxMemtoReg|out[5]~7_combout ;
wire \inst_registerBench|regBench[2][5]~q ;
wire \inst_ALU|Add0~9 ;
wire \inst_ALU|Add0~10_combout ;
wire \inst_muxMemtoReg|out[6]~8_combout ;
wire \inst_registerBench|regBench[2][6]~q ;
wire \inst_ALU|Add0~11 ;
wire \inst_ALU|Add0~18_combout ;
wire \inst_muxMemtoReg|out[7]~9_combout ;
wire \inst_registerBench|regBench[2][7]~q ;
wire \inst_ALU|Add0~20_combout ;
wire \inst_outModule|comb_3|Add0~1_cout ;
wire \inst_outModule|comb_3|Add0~3 ;
wire \inst_outModule|comb_3|Add0~5 ;
wire \inst_outModule|comb_3|Add0~7 ;
wire \inst_outModule|comb_3|Add0~9 ;
wire \inst_outModule|comb_3|Add0~11 ;
wire \inst_outModule|comb_3|Add0~12_combout ;
wire \inst_outModule|comb_3|LessThan0~0_combout ;
wire \inst_outModule|comb_3|Add0~8_combout ;
wire \inst_outModule|comb_3|in2[5]~2_combout ;
wire \inst_outModule|comb_3|Add0~10_combout ;
wire \inst_outModule|comb_3|Add1~0_combout ;
wire \inst_outModule|comb_3|in2[6]~0_combout ;
wire \inst_outModule|comb_3|dezena[2]~0_combout ;
wire \inst_controlUnity|Decoder0~0_combout ;
wire \inst_outModule|comb_3|Add0~6_combout ;
wire \inst_outModule|comb_3|in2[4]~1_combout ;
wire \inst_outModule|comb_3|centena[1]~0_combout ;
wire \inst_outModule|comb_3|unidade~1_combout ;
wire \inst_outModule|comb_3|unidade~0_combout ;
wire \inst_outModule|comb_3|unidade~2_combout ;
wire \inst_outModule|comb_3|Add0~4_combout ;
wire \inst_outModule|comb_3|in2[3]~3_combout ;
wire \inst_outModule|comb_3|unidade~3_combout ;
wire \inst_outModule|d1|Saida[0]~0_combout ;
wire \inst_outModule|comb_3|unidade~6_combout ;
wire \inst_outModule|comb_3|unidade~4_combout ;
wire \inst_outModule|comb_3|Add0~2_combout ;
wire \inst_outModule|comb_3|in2[2]~4_combout ;
wire \inst_outModule|comb_3|unidade~5_combout ;
wire \inst_outModule|comb_3|unidade~7_combout ;
wire \inst_outModule|d1|Decoder0~0_combout ;
wire \inst_outModule|comb_3|centena[1]~1_combout ;
wire \inst_outModule|d1|Saida[1]~1_combout ;
wire \inst_outModule|d1|Saida[2]~2_combout ;
wire \inst_outModule|d1|Saida[3]~3_combout ;
wire \inst_outModule|d1|Saida[4]~4_combout ;
wire \inst_outModule|comb_3|dezena[3]~4_combout ;
wire \inst_outModule|comb_3|dezena[1]~2_combout ;
wire \inst_outModule|comb_3|dezena[2]~3_combout ;
wire \inst_outModule|comb_3|unidade~9_combout ;
wire \inst_outModule|comb_3|unidade~10_combout ;
wire \inst_outModule|comb_3|unidade~8_combout ;
wire \inst_outModule|comb_3|dezena[0]~1_combout ;
wire \inst_outModule|d2|WideOr6~0_combout ;
wire \inst_outModule|d2|Saida[0]~0_combout ;
wire \inst_outModule|d2|WideOr5~0_combout ;
wire \inst_outModule|d2|Saida[1]~1_combout ;
wire \inst_outModule|d2|WideOr4~0_combout ;
wire \inst_outModule|d2|Saida[2]~2_combout ;
wire \inst_outModule|d2|WideOr3~0_combout ;
wire \inst_outModule|d2|Saida[3]~3_combout ;
wire \inst_outModule|d2|WideOr2~0_combout ;
wire \inst_outModule|d2|Saida[4]~4_combout ;
wire \inst_outModule|d2|WideOr1~0_combout ;
wire \inst_outModule|d2|Saida[5]~5_combout ;
wire \inst_outModule|d2|WideOr0~0_combout ;
wire \inst_outModule|d2|Saida[6]~6_combout ;
wire \inst_outModule|comb_3|unidade[3]~11_combout ;
wire \inst_outModule|comb_3|unidade[2]~12_combout ;
wire \inst_outModule|comb_3|unidade[1]~13_combout ;
wire \inst_outModule|d3|Saida[0]~0_combout ;
wire \inst_outModule|d3|Saida[1]~1_combout ;
wire \inst_outModule|d3|Saida[2]~2_combout ;
wire \inst_outModule|d3|Saida[5]~3_combout ;
wire \inst_muxPCScr|Add0~19 ;
wire \inst_muxPCScr|Add0~20_combout ;
wire \inst_muxPCScr|Add0~21 ;
wire \inst_muxPCScr|Add0~22_combout ;
wire \inst_muxPCScr|Add0~23 ;
wire \inst_muxPCScr|Add0~24_combout ;
wire \inst_muxPCScr|Add0~25 ;
wire \inst_muxPCScr|Add0~26_combout ;
wire \inst_muxPCScr|Add0~27 ;
wire \inst_muxPCScr|Add0~28_combout ;
wire \inst_muxPCScr|Add0~29 ;
wire \inst_muxPCScr|Add0~30_combout ;
wire \inst_muxPCScr|Add0~31 ;
wire \inst_muxPCScr|Add0~32_combout ;
wire \inst_ALU|Add0~25 ;
wire \inst_ALU|Add0~27_combout ;
wire \inst_muxMemtoReg|out[10]~12_combout ;
wire \inst_registerBench|regBench[2][10]~q ;
wire \inst_ALU|Add0~29_combout ;
wire \inst_ALU|Add0~28 ;
wire \inst_ALU|Add0~30_combout ;
wire \inst_muxMemtoReg|out[11]~13_combout ;
wire \inst_registerBench|regBench[2][11]~q ;
wire \inst_ALU|Add0~32_combout ;
wire \inst_ALU|Add0~31 ;
wire \inst_ALU|Add0~33_combout ;
wire \inst_muxMemtoReg|out[12]~14_combout ;
wire \inst_registerBench|regBench[2][12]~feeder_combout ;
wire \inst_registerBench|regBench[2][12]~q ;
wire \inst_ALU|Add0~35_combout ;
wire \inst_muxMemtoReg|out[13]~15_combout ;
wire \inst_registerBench|regBench[2][13]~q ;
wire \inst_ALU|Add0~34 ;
wire \inst_ALU|Add0~36_combout ;
wire \inst_ALU|Add0~38_combout ;
wire \inst_muxMemtoReg|out[14]~16_combout ;
wire \inst_registerBench|regBench[2][14]~q ;
wire \inst_ALU|Add0~37 ;
wire \inst_ALU|Add0~39_combout ;
wire \inst_ALU|Add0~41_combout ;
wire \inst_muxMemtoReg|out[15]~17_combout ;
wire \inst_registerBench|regBench[2][15]~q ;
wire \inst_ALU|Add0~40 ;
wire \inst_ALU|Add0~42_combout ;
wire \inst_ALU|Add0~44_combout ;
wire \inst_muxMemtoReg|out[16]~18_combout ;
wire \inst_registerBench|regBench[2][16]~q ;
wire \inst_ALU|Add0~43 ;
wire \inst_ALU|Add0~45_combout ;
wire \inst_ALU|Add0~47_combout ;
wire \inst_muxMemtoReg|out[17]~19_combout ;
wire \inst_registerBench|regBench[2][17]~q ;
wire \inst_ALU|Add0~46 ;
wire \inst_ALU|Add0~48_combout ;
wire \inst_ALU|Add0~50_combout ;
wire \inst_muxMemtoReg|out[18]~20_combout ;
wire \inst_registerBench|regBench[2][18]~q ;
wire \inst_ALU|Add0~49 ;
wire \inst_ALU|Add0~51_combout ;
wire \inst_ALU|Add0~53_combout ;
wire \inst_muxMemtoReg|out[19]~21_combout ;
wire \inst_registerBench|regBench[2][19]~q ;
wire \inst_ALU|Add0~52 ;
wire \inst_ALU|Add0~54_combout ;
wire \inst_ALU|Add0~56_combout ;
wire \inst_ALU|Add0~55 ;
wire \inst_ALU|Add0~57_combout ;
wire \inst_muxMemtoReg|out[20]~22_combout ;
wire \inst_registerBench|regBench[2][20]~q ;
wire \inst_ALU|Add0~59_combout ;
wire \inst_muxMemtoReg|out[21]~23_combout ;
wire \inst_registerBench|regBench[2][21]~q ;
wire \inst_ALU|Add0~58 ;
wire \inst_ALU|Add0~60_combout ;
wire \inst_ALU|Add0~62_combout ;
wire \inst_ALU|Add0~61 ;
wire \inst_ALU|Add0~63_combout ;
wire \inst_muxMemtoReg|out[22]~24_combout ;
wire \inst_registerBench|regBench[2][22]~q ;
wire \inst_ALU|Add0~65_combout ;
wire \inst_ALU|Add0~64 ;
wire \inst_ALU|Add0~66_combout ;
wire \inst_muxMemtoReg|out[23]~25_combout ;
wire \inst_registerBench|regBench[2][23]~q ;
wire \inst_ALU|Add0~68_combout ;
wire \inst_ALU|Add0~67 ;
wire \inst_ALU|Add0~69_combout ;
wire \inst_muxMemtoReg|out[24]~26_combout ;
wire \inst_registerBench|regBench[2][24]~q ;
wire \inst_ALU|Add0~71_combout ;
wire \inst_ALU|Add0~70 ;
wire \inst_ALU|Add0~72_combout ;
wire \inst_muxMemtoReg|out[25]~27_combout ;
wire \inst_registerBench|regBench[2][25]~q ;
wire \inst_ALU|Add0~74_combout ;
wire \inst_ALU|Add0~73 ;
wire \inst_ALU|Add0~75_combout ;
wire \inst_muxMemtoReg|out[26]~28_combout ;
wire \inst_registerBench|regBench[2][26]~q ;
wire \inst_ALU|Add0~77_combout ;
wire \inst_ALU|Add0~76 ;
wire \inst_ALU|Add0~78_combout ;
wire \inst_muxMemtoReg|out[27]~29_combout ;
wire \inst_registerBench|regBench[2][27]~q ;
wire \inst_ALU|Add0~80_combout ;
wire \inst_ALU|Add0~79 ;
wire \inst_ALU|Add0~81_combout ;
wire \inst_muxMemtoReg|out[28]~30_combout ;
wire \inst_registerBench|regBench[2][28]~q ;
wire \inst_ALU|Add0~83_combout ;
wire \inst_muxMemtoReg|out[29]~31_combout ;
wire \inst_registerBench|regBench[2][29]~q ;
wire \inst_ALU|Add0~82 ;
wire \inst_ALU|Add0~84_combout ;
wire \inst_ALU|Add0~86_combout ;
wire \inst_muxMemtoReg|out[30]~32_combout ;
wire \inst_registerBench|regBench[2][30]~q ;
wire \inst_ALU|Add0~85 ;
wire \inst_ALU|Add0~87_combout ;
wire \inst_ALU|Add0~89_combout ;
wire \inst_muxMemtoReg|out[31]~33_combout ;
wire \inst_registerBench|regBench[2][31]~q ;
wire \inst_ALU|Add0~88 ;
wire \inst_ALU|Add0~90_combout ;
wire \inst_ALU|Add0~92_combout ;
wire [15:0] \inst_programCounter|outAddy ;
wire [9:0] \inst_dataMemory|regAddy ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \wire_out1[0]~output (
	.i(\inst_outModule|d1|Saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[0]~output .bus_hold = "false";
defparam \wire_out1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \wire_out1[1]~output (
	.i(\inst_outModule|d1|Saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[1]~output .bus_hold = "false";
defparam \wire_out1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \wire_out1[2]~output (
	.i(!\inst_outModule|d1|Saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[2]~output .bus_hold = "false";
defparam \wire_out1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \wire_out1[3]~output (
	.i(\inst_outModule|d1|Saida[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[3]~output .bus_hold = "false";
defparam \wire_out1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \wire_out1[4]~output (
	.i(\inst_outModule|d1|Saida[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[4]~output .bus_hold = "false";
defparam \wire_out1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \wire_out1[5]~output (
	.i(!\inst_controlUnity|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[5]~output .bus_hold = "false";
defparam \wire_out1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \wire_out1[6]~output (
	.i(\inst_outModule|d1|Saida[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[6]~output .bus_hold = "false";
defparam \wire_out1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \wire_out2[0]~output (
	.i(\inst_outModule|d2|Saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[0]~output .bus_hold = "false";
defparam \wire_out2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \wire_out2[1]~output (
	.i(\inst_outModule|d2|Saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[1]~output .bus_hold = "false";
defparam \wire_out2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \wire_out2[2]~output (
	.i(\inst_outModule|d2|Saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[2]~output .bus_hold = "false";
defparam \wire_out2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \wire_out2[3]~output (
	.i(\inst_outModule|d2|Saida[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[3]~output .bus_hold = "false";
defparam \wire_out2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \wire_out2[4]~output (
	.i(\inst_outModule|d2|Saida[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[4]~output .bus_hold = "false";
defparam \wire_out2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \wire_out2[5]~output (
	.i(\inst_outModule|d2|Saida[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[5]~output .bus_hold = "false";
defparam \wire_out2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \wire_out2[6]~output (
	.i(\inst_outModule|d2|Saida[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[6]~output .bus_hold = "false";
defparam \wire_out2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \wire_out3[0]~output (
	.i(\inst_outModule|d3|Saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[0]~output .bus_hold = "false";
defparam \wire_out3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \wire_out3[1]~output (
	.i(\inst_outModule|d3|Saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[1]~output .bus_hold = "false";
defparam \wire_out3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \wire_out3[2]~output (
	.i(\inst_outModule|d3|Saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[2]~output .bus_hold = "false";
defparam \wire_out3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \wire_out3[3]~output (
	.i(\inst_outModule|d3|Saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[3]~output .bus_hold = "false";
defparam \wire_out3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \wire_out3[4]~output (
	.i(\inst_outModule|d3|Saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[4]~output .bus_hold = "false";
defparam \wire_out3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \wire_out3[5]~output (
	.i(\inst_outModule|d3|Saida[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[5]~output .bus_hold = "false";
defparam \wire_out3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \wire_out3[6]~output (
	.i(\inst_outModule|d3|Saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[6]~output .bus_hold = "false";
defparam \wire_out3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \wire_negative~output (
	.i(\inst_ALU|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_negative~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_negative~output .bus_hold = "false";
defparam \wire_negative~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \wire_out_pcsrc[0]~output (
	.i(\inst_muxPCScr|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[0]~output .bus_hold = "false";
defparam \wire_out_pcsrc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \wire_out_pcsrc[1]~output (
	.i(\inst_muxPCScr|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[1]~output .bus_hold = "false";
defparam \wire_out_pcsrc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \wire_out_pcsrc[2]~output (
	.i(\inst_muxPCScr|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[2]~output .bus_hold = "false";
defparam \wire_out_pcsrc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \wire_out_pcsrc[3]~output (
	.i(\inst_muxPCScr|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[3]~output .bus_hold = "false";
defparam \wire_out_pcsrc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \wire_out_pcsrc[4]~output (
	.i(\inst_muxPCScr|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[4]~output .bus_hold = "false";
defparam \wire_out_pcsrc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \wire_out_pcsrc[5]~output (
	.i(\inst_muxPCScr|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[5]~output .bus_hold = "false";
defparam \wire_out_pcsrc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \wire_out_pcsrc[6]~output (
	.i(\inst_muxPCScr|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[6]~output .bus_hold = "false";
defparam \wire_out_pcsrc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \wire_out_pcsrc[7]~output (
	.i(\inst_muxPCScr|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[7]~output .bus_hold = "false";
defparam \wire_out_pcsrc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \wire_out_pcsrc[8]~output (
	.i(\inst_muxPCScr|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[8]~output .bus_hold = "false";
defparam \wire_out_pcsrc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \wire_out_pcsrc[9]~output (
	.i(\inst_muxPCScr|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[9]~output .bus_hold = "false";
defparam \wire_out_pcsrc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \wire_out_pcsrc[10]~output (
	.i(\inst_muxPCScr|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[10]~output .bus_hold = "false";
defparam \wire_out_pcsrc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[11]~output (
	.i(\inst_muxPCScr|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[11]~output .bus_hold = "false";
defparam \wire_out_pcsrc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \wire_out_pcsrc[12]~output (
	.i(\inst_muxPCScr|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[12]~output .bus_hold = "false";
defparam \wire_out_pcsrc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \wire_out_pcsrc[13]~output (
	.i(\inst_muxPCScr|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[13]~output .bus_hold = "false";
defparam \wire_out_pcsrc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \wire_out_pcsrc[14]~output (
	.i(\inst_muxPCScr|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[14]~output .bus_hold = "false";
defparam \wire_out_pcsrc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \wire_out_pcsrc[15]~output (
	.i(\inst_muxPCScr|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[15]~output .bus_hold = "false";
defparam \wire_out_pcsrc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \wire_out_pcsrc[16]~output (
	.i(\inst_muxPCScr|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[16]~output .bus_hold = "false";
defparam \wire_out_pcsrc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \wire_out_pcsrc[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[17]~output .bus_hold = "false";
defparam \wire_out_pcsrc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \wire_out_pcsrc[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[18]~output .bus_hold = "false";
defparam \wire_out_pcsrc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \wire_out_pcsrc[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[19]~output .bus_hold = "false";
defparam \wire_out_pcsrc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \wire_out_pcsrc[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[20]~output .bus_hold = "false";
defparam \wire_out_pcsrc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \wire_out_pcsrc[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[21]~output .bus_hold = "false";
defparam \wire_out_pcsrc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[22]~output .bus_hold = "false";
defparam \wire_out_pcsrc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[23]~output .bus_hold = "false";
defparam \wire_out_pcsrc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \wire_out_pcsrc[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[24]~output .bus_hold = "false";
defparam \wire_out_pcsrc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \wire_out_pcsrc[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[25]~output .bus_hold = "false";
defparam \wire_out_pcsrc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \wire_out_pcsrc[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[26]~output .bus_hold = "false";
defparam \wire_out_pcsrc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \wire_out_pcsrc[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[27]~output .bus_hold = "false";
defparam \wire_out_pcsrc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \wire_out_pcsrc[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[28]~output .bus_hold = "false";
defparam \wire_out_pcsrc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \wire_out_pcsrc[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[29]~output .bus_hold = "false";
defparam \wire_out_pcsrc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \wire_out_pcsrc[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[30]~output .bus_hold = "false";
defparam \wire_out_pcsrc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \wire_out_pcsrc[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[31]~output .bus_hold = "false";
defparam \wire_out_pcsrc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \wire_aluOut[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[0]~output .bus_hold = "false";
defparam \wire_aluOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \wire_aluOut[1]~output (
	.i(\inst_ALU|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[1]~output .bus_hold = "false";
defparam \wire_aluOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cycloneive_io_obuf \wire_aluOut[2]~output (
	.i(\inst_ALU|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[2]~output .bus_hold = "false";
defparam \wire_aluOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \wire_aluOut[3]~output (
	.i(\inst_ALU|Add0~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[3]~output .bus_hold = "false";
defparam \wire_aluOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \wire_aluOut[4]~output (
	.i(\inst_ALU|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[4]~output .bus_hold = "false";
defparam \wire_aluOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \wire_aluOut[5]~output (
	.i(\inst_ALU|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[5]~output .bus_hold = "false";
defparam \wire_aluOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \wire_aluOut[6]~output (
	.i(\inst_ALU|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[6]~output .bus_hold = "false";
defparam \wire_aluOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \wire_aluOut[7]~output (
	.i(\inst_ALU|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[7]~output .bus_hold = "false";
defparam \wire_aluOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \wire_aluOut[8]~output (
	.i(\inst_ALU|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[8]~output .bus_hold = "false";
defparam \wire_aluOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \wire_aluOut[9]~output (
	.i(\inst_ALU|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[9]~output .bus_hold = "false";
defparam \wire_aluOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \wire_aluOut[10]~output (
	.i(\inst_ALU|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[10]~output .bus_hold = "false";
defparam \wire_aluOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \wire_aluOut[11]~output (
	.i(\inst_ALU|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[11]~output .bus_hold = "false";
defparam \wire_aluOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \wire_aluOut[12]~output (
	.i(\inst_ALU|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[12]~output .bus_hold = "false";
defparam \wire_aluOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \wire_aluOut[13]~output (
	.i(\inst_ALU|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[13]~output .bus_hold = "false";
defparam \wire_aluOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \wire_aluOut[14]~output (
	.i(\inst_ALU|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[14]~output .bus_hold = "false";
defparam \wire_aluOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \wire_aluOut[15]~output (
	.i(\inst_ALU|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[15]~output .bus_hold = "false";
defparam \wire_aluOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \wire_aluOut[16]~output (
	.i(\inst_ALU|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[16]~output .bus_hold = "false";
defparam \wire_aluOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \wire_aluOut[17]~output (
	.i(\inst_ALU|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[17]~output .bus_hold = "false";
defparam \wire_aluOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \wire_aluOut[18]~output (
	.i(\inst_ALU|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[18]~output .bus_hold = "false";
defparam \wire_aluOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \wire_aluOut[19]~output (
	.i(\inst_ALU|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[19]~output .bus_hold = "false";
defparam \wire_aluOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \wire_aluOut[20]~output (
	.i(\inst_ALU|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[20]~output .bus_hold = "false";
defparam \wire_aluOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \wire_aluOut[21]~output (
	.i(\inst_ALU|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[21]~output .bus_hold = "false";
defparam \wire_aluOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \wire_aluOut[22]~output (
	.i(\inst_ALU|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[22]~output .bus_hold = "false";
defparam \wire_aluOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \wire_aluOut[23]~output (
	.i(\inst_ALU|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[23]~output .bus_hold = "false";
defparam \wire_aluOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \wire_aluOut[24]~output (
	.i(\inst_ALU|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[24]~output .bus_hold = "false";
defparam \wire_aluOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \wire_aluOut[25]~output (
	.i(\inst_ALU|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[25]~output .bus_hold = "false";
defparam \wire_aluOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \wire_aluOut[26]~output (
	.i(\inst_ALU|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[26]~output .bus_hold = "false";
defparam \wire_aluOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \wire_aluOut[27]~output (
	.i(\inst_ALU|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[27]~output .bus_hold = "false";
defparam \wire_aluOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \wire_aluOut[28]~output (
	.i(\inst_ALU|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[28]~output .bus_hold = "false";
defparam \wire_aluOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \wire_aluOut[29]~output (
	.i(\inst_ALU|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[29]~output .bus_hold = "false";
defparam \wire_aluOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \wire_aluOut[30]~output (
	.i(\inst_ALU|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[30]~output .bus_hold = "false";
defparam \wire_aluOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \wire_aluOut[31]~output (
	.i(\inst_ALU|Add0~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_aluOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_aluOut[31]~output .bus_hold = "false";
defparam \wire_aluOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \wire_RAMOutput[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[0]~output .bus_hold = "false";
defparam \wire_RAMOutput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \wire_RAMOutput[1]~output (
	.i(\inst_instructionMemory|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[1]~output .bus_hold = "false";
defparam \wire_RAMOutput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \wire_RAMOutput[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[2]~output .bus_hold = "false";
defparam \wire_RAMOutput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \wire_RAMOutput[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[3]~output .bus_hold = "false";
defparam \wire_RAMOutput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[4]~output .bus_hold = "false";
defparam \wire_RAMOutput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \wire_RAMOutput[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[5]~output .bus_hold = "false";
defparam \wire_RAMOutput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N23
cycloneive_io_obuf \wire_RAMOutput[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[6]~output .bus_hold = "false";
defparam \wire_RAMOutput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[7]~output .bus_hold = "false";
defparam \wire_RAMOutput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \wire_RAMOutput[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[8]~output .bus_hold = "false";
defparam \wire_RAMOutput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \wire_RAMOutput[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[9]~output .bus_hold = "false";
defparam \wire_RAMOutput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N16
cycloneive_io_obuf \wire_RAMOutput[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[10]~output .bus_hold = "false";
defparam \wire_RAMOutput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[11]~output .bus_hold = "false";
defparam \wire_RAMOutput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \wire_RAMOutput[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[12]~output .bus_hold = "false";
defparam \wire_RAMOutput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \wire_RAMOutput[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[13]~output .bus_hold = "false";
defparam \wire_RAMOutput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \wire_RAMOutput[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[14]~output .bus_hold = "false";
defparam \wire_RAMOutput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \wire_RAMOutput[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[15]~output .bus_hold = "false";
defparam \wire_RAMOutput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \wire_RAMOutput[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[16]~output .bus_hold = "false";
defparam \wire_RAMOutput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneive_io_obuf \wire_RAMOutput[17]~output (
	.i(\inst_instructionMemory|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[17]~output .bus_hold = "false";
defparam \wire_RAMOutput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \wire_RAMOutput[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[18]~output .bus_hold = "false";
defparam \wire_RAMOutput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[19]~output .bus_hold = "false";
defparam \wire_RAMOutput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \wire_RAMOutput[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[20]~output .bus_hold = "false";
defparam \wire_RAMOutput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \wire_RAMOutput[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[21]~output .bus_hold = "false";
defparam \wire_RAMOutput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[22]~output (
	.i(\inst_instructionMemory|Mux9~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[22]~output .bus_hold = "false";
defparam \wire_RAMOutput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \wire_RAMOutput[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[23]~output .bus_hold = "false";
defparam \wire_RAMOutput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \wire_RAMOutput[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[24]~output .bus_hold = "false";
defparam \wire_RAMOutput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \wire_RAMOutput[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[25]~output .bus_hold = "false";
defparam \wire_RAMOutput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \wire_RAMOutput[26]~output (
	.i(\inst_instructionMemory|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[26]~output .bus_hold = "false";
defparam \wire_RAMOutput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneive_io_obuf \wire_RAMOutput[27]~output (
	.i(\inst_instructionMemory|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[27]~output .bus_hold = "false";
defparam \wire_RAMOutput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneive_io_obuf \wire_RAMOutput[28]~output (
	.i(\inst_instructionMemory|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[28]~output .bus_hold = "false";
defparam \wire_RAMOutput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \wire_RAMOutput[29]~output (
	.i(\inst_instructionMemory|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[29]~output .bus_hold = "false";
defparam \wire_RAMOutput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \wire_RAMOutput[30]~output (
	.i(\inst_instructionMemory|Mux9~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[30]~output .bus_hold = "false";
defparam \wire_RAMOutput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[31]~output .bus_hold = "false";
defparam \wire_RAMOutput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \wire_out_memtoreg[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[0]~output .bus_hold = "false";
defparam \wire_out_memtoreg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \wire_out_memtoreg[1]~output (
	.i(\inst_muxMemtoReg|out[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[1]~output .bus_hold = "false";
defparam \wire_out_memtoreg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \wire_out_memtoreg[2]~output (
	.i(\inst_muxMemtoReg|out[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[2]~output .bus_hold = "false";
defparam \wire_out_memtoreg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \wire_out_memtoreg[3]~output (
	.i(\inst_muxMemtoReg|out[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[3]~output .bus_hold = "false";
defparam \wire_out_memtoreg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \wire_out_memtoreg[4]~output (
	.i(\inst_muxMemtoReg|out[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[4]~output .bus_hold = "false";
defparam \wire_out_memtoreg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneive_io_obuf \wire_out_memtoreg[5]~output (
	.i(\inst_muxMemtoReg|out[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[5]~output .bus_hold = "false";
defparam \wire_out_memtoreg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \wire_out_memtoreg[6]~output (
	.i(\inst_muxMemtoReg|out[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[6]~output .bus_hold = "false";
defparam \wire_out_memtoreg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \wire_out_memtoreg[7]~output (
	.i(\inst_muxMemtoReg|out[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[7]~output .bus_hold = "false";
defparam \wire_out_memtoreg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \wire_out_memtoreg[8]~output (
	.i(\inst_muxMemtoReg|out[8]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[8]~output .bus_hold = "false";
defparam \wire_out_memtoreg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \wire_out_memtoreg[9]~output (
	.i(\inst_muxMemtoReg|out[9]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[9]~output .bus_hold = "false";
defparam \wire_out_memtoreg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \wire_out_memtoreg[10]~output (
	.i(\inst_muxMemtoReg|out[10]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[10]~output .bus_hold = "false";
defparam \wire_out_memtoreg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \wire_out_memtoreg[11]~output (
	.i(\inst_muxMemtoReg|out[11]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[11]~output .bus_hold = "false";
defparam \wire_out_memtoreg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \wire_out_memtoreg[12]~output (
	.i(\inst_muxMemtoReg|out[12]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[12]~output .bus_hold = "false";
defparam \wire_out_memtoreg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \wire_out_memtoreg[13]~output (
	.i(\inst_muxMemtoReg|out[13]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[13]~output .bus_hold = "false";
defparam \wire_out_memtoreg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \wire_out_memtoreg[14]~output (
	.i(\inst_muxMemtoReg|out[14]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[14]~output .bus_hold = "false";
defparam \wire_out_memtoreg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneive_io_obuf \wire_out_memtoreg[15]~output (
	.i(\inst_muxMemtoReg|out[15]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[15]~output .bus_hold = "false";
defparam \wire_out_memtoreg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \wire_out_memtoreg[16]~output (
	.i(\inst_muxMemtoReg|out[16]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[16]~output .bus_hold = "false";
defparam \wire_out_memtoreg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneive_io_obuf \wire_out_memtoreg[17]~output (
	.i(\inst_muxMemtoReg|out[17]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[17]~output .bus_hold = "false";
defparam \wire_out_memtoreg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \wire_out_memtoreg[18]~output (
	.i(\inst_muxMemtoReg|out[18]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[18]~output .bus_hold = "false";
defparam \wire_out_memtoreg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \wire_out_memtoreg[19]~output (
	.i(\inst_muxMemtoReg|out[19]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[19]~output .bus_hold = "false";
defparam \wire_out_memtoreg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \wire_out_memtoreg[20]~output (
	.i(\inst_muxMemtoReg|out[20]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[20]~output .bus_hold = "false";
defparam \wire_out_memtoreg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \wire_out_memtoreg[21]~output (
	.i(\inst_muxMemtoReg|out[21]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[21]~output .bus_hold = "false";
defparam \wire_out_memtoreg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \wire_out_memtoreg[22]~output (
	.i(\inst_muxMemtoReg|out[22]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[22]~output .bus_hold = "false";
defparam \wire_out_memtoreg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \wire_out_memtoreg[23]~output (
	.i(\inst_muxMemtoReg|out[23]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[23]~output .bus_hold = "false";
defparam \wire_out_memtoreg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \wire_out_memtoreg[24]~output (
	.i(\inst_muxMemtoReg|out[24]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[24]~output .bus_hold = "false";
defparam \wire_out_memtoreg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \wire_out_memtoreg[25]~output (
	.i(\inst_muxMemtoReg|out[25]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[25]~output .bus_hold = "false";
defparam \wire_out_memtoreg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \wire_out_memtoreg[26]~output (
	.i(\inst_muxMemtoReg|out[26]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[26]~output .bus_hold = "false";
defparam \wire_out_memtoreg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \wire_out_memtoreg[27]~output (
	.i(\inst_muxMemtoReg|out[27]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[27]~output .bus_hold = "false";
defparam \wire_out_memtoreg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \wire_out_memtoreg[28]~output (
	.i(\inst_muxMemtoReg|out[28]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[28]~output .bus_hold = "false";
defparam \wire_out_memtoreg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \wire_out_memtoreg[29]~output (
	.i(\inst_muxMemtoReg|out[29]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[29]~output .bus_hold = "false";
defparam \wire_out_memtoreg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \wire_out_memtoreg[30]~output (
	.i(\inst_muxMemtoReg|out[30]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[30]~output .bus_hold = "false";
defparam \wire_out_memtoreg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \wire_out_memtoreg[31]~output (
	.i(\inst_muxMemtoReg|out[31]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_memtoreg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_memtoreg[31]~output .bus_hold = "false";
defparam \wire_out_memtoreg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N16
cycloneive_lcell_comb \inst_muxPCScr|Add0~0 (
// Equation(s):
// \inst_muxPCScr|Add0~0_combout  = \inst_programCounter|outAddy [0] $ (VCC)
// \inst_muxPCScr|Add0~1  = CARRY(\inst_programCounter|outAddy [0])

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_muxPCScr|Add0~0_combout ),
	.cout(\inst_muxPCScr|Add0~1 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~0 .lut_mask = 16'h33CC;
defparam \inst_muxPCScr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N11
dffeas \inst_programCounter|outAddy[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[0] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N18
cycloneive_lcell_comb \inst_muxPCScr|Add0~2 (
// Equation(s):
// \inst_muxPCScr|Add0~2_combout  = (\inst_programCounter|outAddy [1] & (!\inst_muxPCScr|Add0~1 )) # (!\inst_programCounter|outAddy [1] & ((\inst_muxPCScr|Add0~1 ) # (GND)))
// \inst_muxPCScr|Add0~3  = CARRY((!\inst_muxPCScr|Add0~1 ) # (!\inst_programCounter|outAddy [1]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~1 ),
	.combout(\inst_muxPCScr|Add0~2_combout ),
	.cout(\inst_muxPCScr|Add0~3 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N19
dffeas \inst_programCounter|outAddy[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[1] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N20
cycloneive_lcell_comb \inst_muxPCScr|Add0~4 (
// Equation(s):
// \inst_muxPCScr|Add0~4_combout  = (\inst_programCounter|outAddy [2] & (\inst_muxPCScr|Add0~3  $ (GND))) # (!\inst_programCounter|outAddy [2] & (!\inst_muxPCScr|Add0~3  & VCC))
// \inst_muxPCScr|Add0~5  = CARRY((\inst_programCounter|outAddy [2] & !\inst_muxPCScr|Add0~3 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~3 ),
	.combout(\inst_muxPCScr|Add0~4_combout ),
	.cout(\inst_muxPCScr|Add0~5 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~4 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N21
dffeas \inst_programCounter|outAddy[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[2] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N22
cycloneive_lcell_comb \inst_muxPCScr|Add0~6 (
// Equation(s):
// \inst_muxPCScr|Add0~6_combout  = (\inst_programCounter|outAddy [3] & (!\inst_muxPCScr|Add0~5 )) # (!\inst_programCounter|outAddy [3] & ((\inst_muxPCScr|Add0~5 ) # (GND)))
// \inst_muxPCScr|Add0~7  = CARRY((!\inst_muxPCScr|Add0~5 ) # (!\inst_programCounter|outAddy [3]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~5 ),
	.combout(\inst_muxPCScr|Add0~6_combout ),
	.cout(\inst_muxPCScr|Add0~7 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N23
dffeas \inst_programCounter|outAddy[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[3] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N24
cycloneive_lcell_comb \inst_muxPCScr|Add0~8 (
// Equation(s):
// \inst_muxPCScr|Add0~8_combout  = (\inst_programCounter|outAddy [4] & (\inst_muxPCScr|Add0~7  $ (GND))) # (!\inst_programCounter|outAddy [4] & (!\inst_muxPCScr|Add0~7  & VCC))
// \inst_muxPCScr|Add0~9  = CARRY((\inst_programCounter|outAddy [4] & !\inst_muxPCScr|Add0~7 ))

	.dataa(\inst_programCounter|outAddy [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~7 ),
	.combout(\inst_muxPCScr|Add0~8_combout ),
	.cout(\inst_muxPCScr|Add0~9 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~8 .lut_mask = 16'hA50A;
defparam \inst_muxPCScr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N15
dffeas \inst_programCounter|outAddy[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[4] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N26
cycloneive_lcell_comb \inst_muxPCScr|Add0~10 (
// Equation(s):
// \inst_muxPCScr|Add0~10_combout  = (\inst_programCounter|outAddy [5] & (!\inst_muxPCScr|Add0~9 )) # (!\inst_programCounter|outAddy [5] & ((\inst_muxPCScr|Add0~9 ) # (GND)))
// \inst_muxPCScr|Add0~11  = CARRY((!\inst_muxPCScr|Add0~9 ) # (!\inst_programCounter|outAddy [5]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~9 ),
	.combout(\inst_muxPCScr|Add0~10_combout ),
	.cout(\inst_muxPCScr|Add0~11 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N13
dffeas \inst_programCounter|outAddy[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[5] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N28
cycloneive_lcell_comb \inst_muxPCScr|Add0~12 (
// Equation(s):
// \inst_muxPCScr|Add0~12_combout  = (\inst_programCounter|outAddy [6] & (\inst_muxPCScr|Add0~11  $ (GND))) # (!\inst_programCounter|outAddy [6] & (!\inst_muxPCScr|Add0~11  & VCC))
// \inst_muxPCScr|Add0~13  = CARRY((\inst_programCounter|outAddy [6] & !\inst_muxPCScr|Add0~11 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~11 ),
	.combout(\inst_muxPCScr|Add0~12_combout ),
	.cout(\inst_muxPCScr|Add0~13 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~12 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N3
dffeas \inst_programCounter|outAddy[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[6] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N30
cycloneive_lcell_comb \inst_muxPCScr|Add0~14 (
// Equation(s):
// \inst_muxPCScr|Add0~14_combout  = (\inst_programCounter|outAddy [7] & (!\inst_muxPCScr|Add0~13 )) # (!\inst_programCounter|outAddy [7] & ((\inst_muxPCScr|Add0~13 ) # (GND)))
// \inst_muxPCScr|Add0~15  = CARRY((!\inst_muxPCScr|Add0~13 ) # (!\inst_programCounter|outAddy [7]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~13 ),
	.combout(\inst_muxPCScr|Add0~14_combout ),
	.cout(\inst_muxPCScr|Add0~15 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N31
dffeas \inst_programCounter|outAddy[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[7] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N0
cycloneive_lcell_comb \inst_muxPCScr|Add0~16 (
// Equation(s):
// \inst_muxPCScr|Add0~16_combout  = (\inst_programCounter|outAddy [8] & (\inst_muxPCScr|Add0~15  $ (GND))) # (!\inst_programCounter|outAddy [8] & (!\inst_muxPCScr|Add0~15  & VCC))
// \inst_muxPCScr|Add0~17  = CARRY((\inst_programCounter|outAddy [8] & !\inst_muxPCScr|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~15 ),
	.combout(\inst_muxPCScr|Add0~16_combout ),
	.cout(\inst_muxPCScr|Add0~17 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N5
dffeas \inst_programCounter|outAddy[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[8] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N2
cycloneive_lcell_comb \inst_muxPCScr|Add0~18 (
// Equation(s):
// \inst_muxPCScr|Add0~18_combout  = (\inst_programCounter|outAddy [9] & (!\inst_muxPCScr|Add0~17 )) # (!\inst_programCounter|outAddy [9] & ((\inst_muxPCScr|Add0~17 ) # (GND)))
// \inst_muxPCScr|Add0~19  = CARRY((!\inst_muxPCScr|Add0~17 ) # (!\inst_programCounter|outAddy [9]))

	.dataa(\inst_programCounter|outAddy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~17 ),
	.combout(\inst_muxPCScr|Add0~18_combout ),
	.cout(\inst_muxPCScr|Add0~19 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y23_N1
dffeas \inst_programCounter|outAddy[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[9] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N0
cycloneive_lcell_comb \inst_instructionMemory|Mux9~1 (
// Equation(s):
// \inst_instructionMemory|Mux9~1_combout  = (!\inst_programCounter|outAddy [4] & (\inst_programCounter|outAddy [0] & (!\inst_programCounter|outAddy [9] & !\inst_programCounter|outAddy [2])))

	.dataa(\inst_programCounter|outAddy [4]),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_programCounter|outAddy [9]),
	.datad(\inst_programCounter|outAddy [2]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~1 .lut_mask = 16'h0004;
defparam \inst_instructionMemory|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N2
cycloneive_lcell_comb \inst_instructionMemory|Mux9~0 (
// Equation(s):
// \inst_instructionMemory|Mux9~0_combout  = (!\inst_programCounter|outAddy [8] & (!\inst_programCounter|outAddy [5] & (!\inst_programCounter|outAddy [6] & !\inst_programCounter|outAddy [7])))

	.dataa(\inst_programCounter|outAddy [8]),
	.datab(\inst_programCounter|outAddy [5]),
	.datac(\inst_programCounter|outAddy [6]),
	.datad(\inst_programCounter|outAddy [7]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~0 .lut_mask = 16'h0001;
defparam \inst_instructionMemory|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N0
cycloneive_lcell_comb \inst_instructionMemory|Mux9~2 (
// Equation(s):
// \inst_instructionMemory|Mux9~2_combout  = (!\inst_programCounter|outAddy [1] & (!\inst_programCounter|outAddy [3] & (\inst_instructionMemory|Mux9~1_combout  & \inst_instructionMemory|Mux9~0_combout )))

	.dataa(\inst_programCounter|outAddy [1]),
	.datab(\inst_programCounter|outAddy [3]),
	.datac(\inst_instructionMemory|Mux9~1_combout ),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~2 .lut_mask = 16'h1000;
defparam \inst_instructionMemory|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N14
cycloneive_lcell_comb \inst_instructionMemory|Mux9~3 (
// Equation(s):
// \inst_instructionMemory|Mux9~3_combout  = (!\inst_programCounter|outAddy [3] & (!\inst_programCounter|outAddy [2] & (!\inst_programCounter|outAddy [4] & !\inst_programCounter|outAddy [1])))

	.dataa(\inst_programCounter|outAddy [3]),
	.datab(\inst_programCounter|outAddy [2]),
	.datac(\inst_programCounter|outAddy [4]),
	.datad(\inst_programCounter|outAddy [1]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~3 .lut_mask = 16'h0001;
defparam \inst_instructionMemory|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N4
cycloneive_lcell_comb \inst_instructionMemory|Mux9~4 (
// Equation(s):
// \inst_instructionMemory|Mux9~4_combout  = (\inst_instructionMemory|Mux9~3_combout  & (!\inst_programCounter|outAddy [9] & \inst_instructionMemory|Mux9~0_combout ))

	.dataa(\inst_instructionMemory|Mux9~3_combout ),
	.datab(\inst_programCounter|outAddy [9]),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux9~4 .lut_mask = 16'h2200;
defparam \inst_instructionMemory|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N6
cycloneive_lcell_comb \inst_instructionMemory|Mux14~0 (
// Equation(s):
// \inst_instructionMemory|Mux14~0_combout  = (!\inst_programCounter|outAddy [0] & (!\inst_programCounter|outAddy [9] & (\inst_instructionMemory|Mux9~3_combout  & \inst_instructionMemory|Mux9~0_combout )))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_programCounter|outAddy [9]),
	.datac(\inst_instructionMemory|Mux9~3_combout ),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux14~0 .lut_mask = 16'h1000;
defparam \inst_instructionMemory|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N12
cycloneive_lcell_comb \inst_registerBench|Mux30~0 (
// Equation(s):
// \inst_registerBench|Mux30~0_combout  = (\inst_programCounter|outAddy [0] & !\inst_programCounter|outAddy [9])

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_programCounter|outAddy [9]),
	.cin(gnd),
	.combout(\inst_registerBench|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux30~0 .lut_mask = 16'h00AA;
defparam \inst_registerBench|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N2
cycloneive_lcell_comb \inst_ALU|Add0~0 (
// Equation(s):
// \inst_ALU|Add0~0_combout  = (\inst_instructionMemory|Mux14~0_combout  & (\inst_registerBench|Mux30~1_combout  $ (VCC))) # (!\inst_instructionMemory|Mux14~0_combout  & (\inst_registerBench|Mux30~1_combout  & VCC))
// \inst_ALU|Add0~1  = CARRY((\inst_instructionMemory|Mux14~0_combout  & \inst_registerBench|Mux30~1_combout ))

	.dataa(\inst_instructionMemory|Mux14~0_combout ),
	.datab(\inst_registerBench|Mux30~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_ALU|Add0~0_combout ),
	.cout(\inst_ALU|Add0~1 ));
// synopsys translate_off
defparam \inst_ALU|Add0~0 .lut_mask = 16'h6688;
defparam \inst_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N10
cycloneive_lcell_comb \inst_muxMemtoReg|out[1]~0 (
// Equation(s):
// \inst_muxMemtoReg|out[1]~0_combout  = (\inst_instructionMemory|Mux9~4_combout  & (((\inst_programCounter|outAddy [0] & \inst_registerBench|Mux30~1_combout )))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~0_combout ))

	.dataa(\inst_ALU|Add0~0_combout ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_registerBench|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[1]~0 .lut_mask = 16'hE222;
defparam \inst_muxMemtoReg|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N9
dffeas \inst_registerBench|regBench[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][1] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N8
cycloneive_lcell_comb \inst_registerBench|Mux30~1 (
// Equation(s):
// \inst_registerBench|Mux30~1_combout  = (\inst_registerBench|Mux30~0_combout  & (\inst_instructionMemory|Mux9~3_combout  & (\inst_registerBench|regBench[2][1]~q  & \inst_instructionMemory|Mux9~0_combout )))

	.dataa(\inst_registerBench|Mux30~0_combout ),
	.datab(\inst_instructionMemory|Mux9~3_combout ),
	.datac(\inst_registerBench|regBench[2][1]~q ),
	.datad(\inst_instructionMemory|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|Mux30~1 .lut_mask = 16'h8000;
defparam \inst_registerBench|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N4
cycloneive_lcell_comb \inst_ALU|Add0~2 (
// Equation(s):
// \inst_ALU|Add0~2_combout  = (\inst_ALU|Add0~1  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][2]~q ))) # (!\inst_ALU|Add0~1  & (((\inst_registerBench|regBench[2][2]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~3  = CARRY(((!\inst_ALU|Add0~1 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][2]~q ))

	.dataa(\inst_registerBench|regBench[2][2]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~1 ),
	.combout(\inst_ALU|Add0~2_combout ),
	.cout(\inst_ALU|Add0~3 ));
// synopsys translate_off
defparam \inst_ALU|Add0~2 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N10
cycloneive_lcell_comb \inst_muxMemtoReg|out[2]~1 (
// Equation(s):
// \inst_muxMemtoReg|out[2]~1_combout  = (\inst_instructionMemory|Mux9~4_combout  & (((\inst_registerBench|regBench[2][2]~q  & \inst_programCounter|outAddy [0])))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_ALU|Add0~2_combout ),
	.datac(\inst_registerBench|regBench[2][2]~q ),
	.datad(\inst_programCounter|outAddy [0]),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[2]~1 .lut_mask = 16'hE444;
defparam \inst_muxMemtoReg|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N17
dffeas \inst_registerBench|regBench[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][2] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N6
cycloneive_lcell_comb \inst_ALU|Add0~4 (
// Equation(s):
// \inst_ALU|Add0~4_combout  = (\inst_ALU|Add0~3  & (\inst_registerBench|regBench[2][3]~q  & (\inst_instructionMemory|Mux9~2_combout  & VCC))) # (!\inst_ALU|Add0~3  & ((((\inst_registerBench|regBench[2][3]~q  & \inst_instructionMemory|Mux9~2_combout )))))
// \inst_ALU|Add0~5  = CARRY((\inst_registerBench|regBench[2][3]~q  & (\inst_instructionMemory|Mux9~2_combout  & !\inst_ALU|Add0~3 )))

	.dataa(\inst_registerBench|regBench[2][3]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~3 ),
	.combout(\inst_ALU|Add0~4_combout ),
	.cout(\inst_ALU|Add0~5 ));
// synopsys translate_off
defparam \inst_ALU|Add0~4 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N28
cycloneive_lcell_comb \inst_ALU|Add0~15 (
// Equation(s):
// \inst_ALU|Add0~15_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][3]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~4_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~4_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][3]~q ),
	.datad(\inst_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~15 .lut_mask = 16'hF780;
defparam \inst_ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N0
cycloneive_lcell_comb \inst_ALU|Add0~17 (
// Equation(s):
// \inst_ALU|Add0~17_combout  = (\inst_instructionMemory|Mux9~4_combout  & ((\inst_instructionMemory|Mux14~0_combout  & ((\inst_ALU|Add0~0_combout ))) # (!\inst_instructionMemory|Mux14~0_combout  & (\inst_registerBench|Mux30~1_combout )))) # 
// (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~0_combout ))))

	.dataa(\inst_registerBench|Mux30~1_combout ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_instructionMemory|Mux14~0_combout ),
	.datad(\inst_ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~17 .lut_mask = 16'hFB08;
defparam \inst_ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N22
cycloneive_lcell_comb \inst_dataMemory|regAddy~0 (
// Equation(s):
// \inst_dataMemory|regAddy~0_combout  = (!\inst_programCounter|outAddy [0] & (!\inst_programCounter|outAddy [9] & (\inst_instructionMemory|Mux9~0_combout  & \inst_instructionMemory|Mux9~3_combout )))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_programCounter|outAddy [9]),
	.datac(\inst_instructionMemory|Mux9~0_combout ),
	.datad(\inst_instructionMemory|Mux9~3_combout ),
	.cin(gnd),
	.combout(\inst_dataMemory|regAddy~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_dataMemory|regAddy~0 .lut_mask = 16'h1000;
defparam \inst_dataMemory|regAddy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N1
dffeas \inst_dataMemory|regAddy[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[1] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N14
cycloneive_lcell_comb \inst_ALU|Add0~18 (
// Equation(s):
// \inst_ALU|Add0~18_combout  = (\inst_ALU|Add0~11  & (\inst_registerBench|regBench[2][7]~q  & (\inst_instructionMemory|Mux9~2_combout  & VCC))) # (!\inst_ALU|Add0~11  & ((((\inst_registerBench|regBench[2][7]~q  & \inst_instructionMemory|Mux9~2_combout )))))
// \inst_ALU|Add0~19  = CARRY((\inst_registerBench|regBench[2][7]~q  & (\inst_instructionMemory|Mux9~2_combout  & !\inst_ALU|Add0~11 )))

	.dataa(\inst_registerBench|regBench[2][7]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~11 ),
	.combout(\inst_ALU|Add0~18_combout ),
	.cout(\inst_ALU|Add0~19 ));
// synopsys translate_off
defparam \inst_ALU|Add0~18 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N16
cycloneive_lcell_comb \inst_ALU|Add0~21 (
// Equation(s):
// \inst_ALU|Add0~21_combout  = (\inst_ALU|Add0~19  & (((!\inst_registerBench|regBench[2][8]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))) # (!\inst_ALU|Add0~19  & (((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][8]~q )) # 
// (GND)))
// \inst_ALU|Add0~22  = CARRY(((!\inst_ALU|Add0~19 ) # (!\inst_registerBench|regBench[2][8]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~19 ),
	.combout(\inst_ALU|Add0~21_combout ),
	.cout(\inst_ALU|Add0~22 ));
// synopsys translate_off
defparam \inst_ALU|Add0~21 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N6
cycloneive_lcell_comb \inst_muxMemtoReg|out[8]~10 (
// Equation(s):
// \inst_muxMemtoReg|out[8]~10_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][8]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~21_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][8]~q ),
	.datad(\inst_ALU|Add0~21_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[8]~10 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N7
dffeas \inst_registerBench|regBench[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[8]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][8] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N4
cycloneive_lcell_comb \inst_ALU|Add0~23 (
// Equation(s):
// \inst_ALU|Add0~23_combout  = (\inst_instructionMemory|Mux9~4_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][8]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~21_combout ))))) # 
// (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~21_combout ))))

	.dataa(\inst_registerBench|regBench[2][8]~q ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_ALU|Add0~21_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~23 .lut_mask = 16'hBF80;
defparam \inst_ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N5
dffeas \inst_dataMemory|regAddy[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[8] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y23_N13
dffeas \inst_dataMemory|regAddy[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[7] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N18
cycloneive_lcell_comb \inst_ALU|Add0~24 (
// Equation(s):
// \inst_ALU|Add0~24_combout  = (\inst_ALU|Add0~22  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][9]~q  & VCC))) # (!\inst_ALU|Add0~22  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][9]~q )))))
// \inst_ALU|Add0~25  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][9]~q  & !\inst_ALU|Add0~22 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~22 ),
	.combout(\inst_ALU|Add0~24_combout ),
	.cout(\inst_ALU|Add0~25 ));
// synopsys translate_off
defparam \inst_ALU|Add0~24 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N30
cycloneive_lcell_comb \inst_muxMemtoReg|out[9]~11 (
// Equation(s):
// \inst_muxMemtoReg|out[9]~11_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][9]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~24_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][9]~q ),
	.datad(\inst_ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[9]~11 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N31
dffeas \inst_registerBench|regBench[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[9]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][9] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N20
cycloneive_lcell_comb \inst_ALU|Add0~26 (
// Equation(s):
// \inst_ALU|Add0~26_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][9]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~24_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~24_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][9]~q ),
	.datad(\inst_ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~26 .lut_mask = 16'hF780;
defparam \inst_ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N21
dffeas \inst_dataMemory|regAddy[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[9] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N18
cycloneive_lcell_comb \inst_ALU|Add0~12 (
// Equation(s):
// \inst_ALU|Add0~12_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][6]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~10_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~10_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_ALU|Add0~10_combout ),
	.datad(\inst_registerBench|regBench[2][6]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~12 .lut_mask = 16'hF870;
defparam \inst_ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N19
dffeas \inst_dataMemory|regAddy[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[6] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N4
cycloneive_lcell_comb \inst_muxMemtoReg|out[3]~2 (
// Equation(s):
// \inst_muxMemtoReg|out[3]~2_combout  = (!\inst_dataMemory|regAddy [8] & (!\inst_dataMemory|regAddy [7] & (!\inst_dataMemory|regAddy [9] & !\inst_dataMemory|regAddy [6])))

	.dataa(\inst_dataMemory|regAddy [8]),
	.datab(\inst_dataMemory|regAddy [7]),
	.datac(\inst_dataMemory|regAddy [9]),
	.datad(\inst_dataMemory|regAddy [6]),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[3]~2 .lut_mask = 16'h0001;
defparam \inst_muxMemtoReg|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N3
dffeas \inst_dataMemory|regAddy[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[4] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N10
cycloneive_lcell_comb \inst_ALU|Add0~16 (
// Equation(s):
// \inst_ALU|Add0~16_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][2]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~2_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~2_combout ))))

	.dataa(\inst_registerBench|regBench[2][2]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~16 .lut_mask = 16'hBF80;
defparam \inst_ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N11
dffeas \inst_dataMemory|regAddy[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[2] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N8
cycloneive_lcell_comb \inst_ALU|Add0~13 (
// Equation(s):
// \inst_ALU|Add0~13_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][5]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~8_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~8_combout ))))

	.dataa(\inst_registerBench|regBench[2][5]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_ALU|Add0~8_combout ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~13 .lut_mask = 16'hB8F0;
defparam \inst_ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N9
dffeas \inst_dataMemory|regAddy[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[5] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y23_N29
dffeas \inst_dataMemory|regAddy[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\inst_ALU|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_dataMemory|regAddy~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_dataMemory|regAddy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_dataMemory|regAddy[3] .is_wysiwyg = "true";
defparam \inst_dataMemory|regAddy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N18
cycloneive_lcell_comb \inst_muxMemtoReg|out[3]~3 (
// Equation(s):
// \inst_muxMemtoReg|out[3]~3_combout  = (!\inst_dataMemory|regAddy [4] & (!\inst_dataMemory|regAddy [2] & (!\inst_dataMemory|regAddy [5] & !\inst_dataMemory|regAddy [3])))

	.dataa(\inst_dataMemory|regAddy [4]),
	.datab(\inst_dataMemory|regAddy [2]),
	.datac(\inst_dataMemory|regAddy [5]),
	.datad(\inst_dataMemory|regAddy [3]),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[3]~3 .lut_mask = 16'h0001;
defparam \inst_muxMemtoReg|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N24
cycloneive_lcell_comb \inst_muxMemtoReg|out[3]~4 (
// Equation(s):
// \inst_muxMemtoReg|out[3]~4_combout  = (\inst_instructionMemory|Mux14~0_combout  & (\inst_dataMemory|regAddy [1] & (\inst_muxMemtoReg|out[3]~2_combout  & \inst_muxMemtoReg|out[3]~3_combout )))

	.dataa(\inst_instructionMemory|Mux14~0_combout ),
	.datab(\inst_dataMemory|regAddy [1]),
	.datac(\inst_muxMemtoReg|out[3]~2_combout ),
	.datad(\inst_muxMemtoReg|out[3]~3_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[3]~4 .lut_mask = 16'h8000;
defparam \inst_muxMemtoReg|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N24
cycloneive_lcell_comb \inst_muxMemtoReg|out[3]~5 (
// Equation(s):
// \inst_muxMemtoReg|out[3]~5_combout  = (\inst_muxMemtoReg|out[3]~4_combout ) # ((\inst_ALU|Add0~15_combout  & !\inst_instructionMemory|Mux14~0_combout ))

	.dataa(gnd),
	.datab(\inst_ALU|Add0~15_combout ),
	.datac(\inst_instructionMemory|Mux14~0_combout ),
	.datad(\inst_muxMemtoReg|out[3]~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[3]~5 .lut_mask = 16'hFF0C;
defparam \inst_muxMemtoReg|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N25
dffeas \inst_registerBench|regBench[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][3] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N8
cycloneive_lcell_comb \inst_ALU|Add0~6 (
// Equation(s):
// \inst_ALU|Add0~6_combout  = (\inst_ALU|Add0~5  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][4]~q ))) # (!\inst_ALU|Add0~5  & (((\inst_registerBench|regBench[2][4]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~7  = CARRY(((!\inst_ALU|Add0~5 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][4]~q ))

	.dataa(\inst_registerBench|regBench[2][4]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~5 ),
	.combout(\inst_ALU|Add0~6_combout ),
	.cout(\inst_ALU|Add0~7 ));
// synopsys translate_off
defparam \inst_ALU|Add0~6 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N2
cycloneive_lcell_comb \inst_ALU|Add0~14 (
// Equation(s):
// \inst_ALU|Add0~14_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][4]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~6_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~6_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[2][4]~q ),
	.datac(\inst_ALU|Add0~6_combout ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~14 .lut_mask = 16'hD8F0;
defparam \inst_ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N14
cycloneive_lcell_comb \inst_muxMemtoReg|out[4]~6 (
// Equation(s):
// \inst_muxMemtoReg|out[4]~6_combout  = (\inst_muxMemtoReg|out[3]~4_combout ) # ((\inst_ALU|Add0~14_combout  & !\inst_instructionMemory|Mux14~0_combout ))

	.dataa(gnd),
	.datab(\inst_ALU|Add0~14_combout ),
	.datac(\inst_instructionMemory|Mux14~0_combout ),
	.datad(\inst_muxMemtoReg|out[3]~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[4]~6 .lut_mask = 16'hFF0C;
defparam \inst_muxMemtoReg|out[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N15
dffeas \inst_registerBench|regBench[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][4] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N10
cycloneive_lcell_comb \inst_ALU|Add0~8 (
// Equation(s):
// \inst_ALU|Add0~8_combout  = (\inst_ALU|Add0~7  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][5]~q  & VCC))) # (!\inst_ALU|Add0~7  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][5]~q )))))
// \inst_ALU|Add0~9  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][5]~q  & !\inst_ALU|Add0~7 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~7 ),
	.combout(\inst_ALU|Add0~8_combout ),
	.cout(\inst_ALU|Add0~9 ));
// synopsys translate_off
defparam \inst_ALU|Add0~8 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N6
cycloneive_lcell_comb \inst_muxMemtoReg|out[5]~7 (
// Equation(s):
// \inst_muxMemtoReg|out[5]~7_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][5]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~8_combout ))))

	.dataa(\inst_registerBench|regBench[2][5]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[5]~7 .lut_mask = 16'h8F80;
defparam \inst_muxMemtoReg|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N3
dffeas \inst_registerBench|regBench[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][5] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N12
cycloneive_lcell_comb \inst_ALU|Add0~10 (
// Equation(s):
// \inst_ALU|Add0~10_combout  = (\inst_ALU|Add0~9  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][6]~q ))) # (!\inst_ALU|Add0~9  & (((\inst_registerBench|regBench[2][6]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~11  = CARRY(((!\inst_ALU|Add0~9 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][6]~q ))

	.dataa(\inst_registerBench|regBench[2][6]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~9 ),
	.combout(\inst_ALU|Add0~10_combout ),
	.cout(\inst_ALU|Add0~11 ));
// synopsys translate_off
defparam \inst_ALU|Add0~10 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N16
cycloneive_lcell_comb \inst_muxMemtoReg|out[6]~8 (
// Equation(s):
// \inst_muxMemtoReg|out[6]~8_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & ((\inst_registerBench|regBench[2][6]~q )))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~10_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_ALU|Add0~10_combout ),
	.datac(\inst_registerBench|regBench[2][6]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[6]~8 .lut_mask = 16'hA0CC;
defparam \inst_muxMemtoReg|out[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N17
dffeas \inst_registerBench|regBench[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][6] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N26
cycloneive_lcell_comb \inst_muxMemtoReg|out[7]~9 (
// Equation(s):
// \inst_muxMemtoReg|out[7]~9_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & ((\inst_registerBench|regBench[2][7]~q )))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~18_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_ALU|Add0~18_combout ),
	.datac(\inst_registerBench|regBench[2][7]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[7]~9 .lut_mask = 16'hA0CC;
defparam \inst_muxMemtoReg|out[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N27
dffeas \inst_registerBench|regBench[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][7] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N12
cycloneive_lcell_comb \inst_ALU|Add0~20 (
// Equation(s):
// \inst_ALU|Add0~20_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][7]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~18_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~18_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[2][7]~q ),
	.datac(\inst_ALU|Add0~18_combout ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~20 .lut_mask = 16'hD8F0;
defparam \inst_ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N12
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~1 (
// Equation(s):
// \inst_outModule|comb_3|Add0~1_cout  = CARRY(!\inst_ALU|Add0~17_combout )

	.dataa(\inst_ALU|Add0~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst_outModule|comb_3|Add0~1_cout ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~1 .lut_mask = 16'h0055;
defparam \inst_outModule|comb_3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N14
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~2 (
// Equation(s):
// \inst_outModule|comb_3|Add0~2_combout  = (\inst_ALU|Add0~16_combout  & ((\inst_outModule|comb_3|Add0~1_cout ) # (GND))) # (!\inst_ALU|Add0~16_combout  & (!\inst_outModule|comb_3|Add0~1_cout ))
// \inst_outModule|comb_3|Add0~3  = CARRY((\inst_ALU|Add0~16_combout ) # (!\inst_outModule|comb_3|Add0~1_cout ))

	.dataa(\inst_ALU|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~1_cout ),
	.combout(\inst_outModule|comb_3|Add0~2_combout ),
	.cout(\inst_outModule|comb_3|Add0~3 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~2 .lut_mask = 16'hA5AF;
defparam \inst_outModule|comb_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N16
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~4 (
// Equation(s):
// \inst_outModule|comb_3|Add0~4_combout  = (\inst_ALU|Add0~15_combout  & (!\inst_outModule|comb_3|Add0~3  & VCC)) # (!\inst_ALU|Add0~15_combout  & (\inst_outModule|comb_3|Add0~3  $ (GND)))
// \inst_outModule|comb_3|Add0~5  = CARRY((!\inst_ALU|Add0~15_combout  & !\inst_outModule|comb_3|Add0~3 ))

	.dataa(\inst_ALU|Add0~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~3 ),
	.combout(\inst_outModule|comb_3|Add0~4_combout ),
	.cout(\inst_outModule|comb_3|Add0~5 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~4 .lut_mask = 16'h5A05;
defparam \inst_outModule|comb_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N18
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~6 (
// Equation(s):
// \inst_outModule|comb_3|Add0~6_combout  = (\inst_ALU|Add0~14_combout  & ((\inst_outModule|comb_3|Add0~5 ) # (GND))) # (!\inst_ALU|Add0~14_combout  & (!\inst_outModule|comb_3|Add0~5 ))
// \inst_outModule|comb_3|Add0~7  = CARRY((\inst_ALU|Add0~14_combout ) # (!\inst_outModule|comb_3|Add0~5 ))

	.dataa(\inst_ALU|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~5 ),
	.combout(\inst_outModule|comb_3|Add0~6_combout ),
	.cout(\inst_outModule|comb_3|Add0~7 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~6 .lut_mask = 16'hA5AF;
defparam \inst_outModule|comb_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N20
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~8 (
// Equation(s):
// \inst_outModule|comb_3|Add0~8_combout  = (\inst_ALU|Add0~13_combout  & (!\inst_outModule|comb_3|Add0~7  & VCC)) # (!\inst_ALU|Add0~13_combout  & (\inst_outModule|comb_3|Add0~7  $ (GND)))
// \inst_outModule|comb_3|Add0~9  = CARRY((!\inst_ALU|Add0~13_combout  & !\inst_outModule|comb_3|Add0~7 ))

	.dataa(\inst_ALU|Add0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~7 ),
	.combout(\inst_outModule|comb_3|Add0~8_combout ),
	.cout(\inst_outModule|comb_3|Add0~9 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~8 .lut_mask = 16'h5A05;
defparam \inst_outModule|comb_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N22
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~10 (
// Equation(s):
// \inst_outModule|comb_3|Add0~10_combout  = (\inst_ALU|Add0~12_combout  & ((\inst_outModule|comb_3|Add0~9 ) # (GND))) # (!\inst_ALU|Add0~12_combout  & (!\inst_outModule|comb_3|Add0~9 ))
// \inst_outModule|comb_3|Add0~11  = CARRY((\inst_ALU|Add0~12_combout ) # (!\inst_outModule|comb_3|Add0~9 ))

	.dataa(\inst_ALU|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~9 ),
	.combout(\inst_outModule|comb_3|Add0~10_combout ),
	.cout(\inst_outModule|comb_3|Add0~11 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~10 .lut_mask = 16'hA5AF;
defparam \inst_outModule|comb_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N24
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~12 (
// Equation(s):
// \inst_outModule|comb_3|Add0~12_combout  = \inst_ALU|Add0~20_combout  $ (\inst_outModule|comb_3|Add0~11 )

	.dataa(gnd),
	.datab(\inst_ALU|Add0~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_outModule|comb_3|Add0~11 ),
	.combout(\inst_outModule|comb_3|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~12 .lut_mask = 16'h3C3C;
defparam \inst_outModule|comb_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N6
cycloneive_lcell_comb \inst_outModule|comb_3|LessThan0~0 (
// Equation(s):
// \inst_outModule|comb_3|LessThan0~0_combout  = (\inst_outModule|comb_3|Add0~12_combout  & \inst_ALU|Add0~20_combout )

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|Add0~12_combout ),
	.datac(\inst_ALU|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|LessThan0~0 .lut_mask = 16'hC0C0;
defparam \inst_outModule|comb_3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N8
cycloneive_lcell_comb \inst_outModule|comb_3|in2[5]~2 (
// Equation(s):
// \inst_outModule|comb_3|in2[5]~2_combout  = (\inst_ALU|Add0~20_combout  & (\inst_outModule|comb_3|Add0~8_combout )) # (!\inst_ALU|Add0~20_combout  & ((\inst_ALU|Add0~13_combout )))

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|Add0~8_combout ),
	.datac(\inst_ALU|Add0~20_combout ),
	.datad(\inst_ALU|Add0~13_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[5]~2 .lut_mask = 16'hCFC0;
defparam \inst_outModule|comb_3|in2[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N10
cycloneive_lcell_comb \inst_outModule|comb_3|Add1~0 (
// Equation(s):
// \inst_outModule|comb_3|Add1~0_combout  = (\inst_outModule|comb_3|Add0~10_combout ) # (\inst_outModule|comb_3|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|Add0~10_combout ),
	.datad(\inst_outModule|comb_3|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add1~0 .lut_mask = 16'hFFF0;
defparam \inst_outModule|comb_3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N4
cycloneive_lcell_comb \inst_outModule|comb_3|in2[6]~0 (
// Equation(s):
// \inst_outModule|comb_3|in2[6]~0_combout  = (\inst_ALU|Add0~20_combout  & (\inst_outModule|comb_3|Add0~10_combout )) # (!\inst_ALU|Add0~20_combout  & ((\inst_ALU|Add0~12_combout )))

	.dataa(gnd),
	.datab(\inst_ALU|Add0~20_combout ),
	.datac(\inst_outModule|comb_3|Add0~10_combout ),
	.datad(\inst_ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[6]~0 .lut_mask = 16'hF3C0;
defparam \inst_outModule|comb_3|in2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N18
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[2]~0 (
// Equation(s):
// \inst_outModule|comb_3|dezena[2]~0_combout  = (\inst_outModule|comb_3|LessThan0~0_combout  & (\inst_outModule|comb_3|Add1~0_combout  & ((\inst_outModule|comb_3|in2[5]~2_combout ) # (\inst_outModule|comb_3|in2[6]~0_combout ))))

	.dataa(\inst_outModule|comb_3|LessThan0~0_combout ),
	.datab(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datac(\inst_outModule|comb_3|Add1~0_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[2]~0 .lut_mask = 16'hA080;
defparam \inst_outModule|comb_3|dezena[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N20
cycloneive_lcell_comb \inst_controlUnity|Decoder0~0 (
// Equation(s):
// \inst_controlUnity|Decoder0~0_combout  = (\inst_instructionMemory|Mux9~0_combout  & (!\inst_programCounter|outAddy [9] & (\inst_programCounter|outAddy [0] & \inst_instructionMemory|Mux9~3_combout )))

	.dataa(\inst_instructionMemory|Mux9~0_combout ),
	.datab(\inst_programCounter|outAddy [9]),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~3_combout ),
	.cin(gnd),
	.combout(\inst_controlUnity|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnity|Decoder0~0 .lut_mask = 16'h2000;
defparam \inst_controlUnity|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N26
cycloneive_lcell_comb \inst_outModule|comb_3|in2[4]~1 (
// Equation(s):
// \inst_outModule|comb_3|in2[4]~1_combout  = (\inst_ALU|Add0~20_combout  & ((\inst_outModule|comb_3|Add0~6_combout ))) # (!\inst_ALU|Add0~20_combout  & (\inst_ALU|Add0~14_combout ))

	.dataa(\inst_ALU|Add0~14_combout ),
	.datab(\inst_outModule|comb_3|Add0~6_combout ),
	.datac(\inst_ALU|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[4]~1 .lut_mask = 16'hCACA;
defparam \inst_outModule|comb_3|in2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N12
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~0 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~0_combout  = (\inst_outModule|comb_3|LessThan0~0_combout  & ((\inst_outModule|comb_3|in2[5]~2_combout  & (\inst_outModule|comb_3|in2[4]~1_combout  & \inst_outModule|comb_3|in2[6]~0_combout )) # 
// (!\inst_outModule|comb_3|in2[5]~2_combout  & ((!\inst_outModule|comb_3|in2[6]~0_combout ))))) # (!\inst_outModule|comb_3|LessThan0~0_combout  & (\inst_outModule|comb_3|in2[6]~0_combout  & ((\inst_outModule|comb_3|in2[4]~1_combout ) # 
// (\inst_outModule|comb_3|in2[5]~2_combout ))))

	.dataa(\inst_outModule|comb_3|LessThan0~0_combout ),
	.datab(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~0 .lut_mask = 16'hD40A;
defparam \inst_outModule|comb_3|centena[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N10
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~1 (
// Equation(s):
// \inst_outModule|comb_3|unidade~1_combout  = (\inst_outModule|comb_3|in2[4]~1_combout  & (\inst_outModule|comb_3|LessThan0~0_combout  & (!\inst_outModule|comb_3|in2[5]~2_combout  & !\inst_outModule|comb_3|in2[6]~0_combout ))) # 
// (!\inst_outModule|comb_3|in2[4]~1_combout  & (\inst_outModule|comb_3|in2[6]~0_combout  & (\inst_outModule|comb_3|LessThan0~0_combout  $ (!\inst_outModule|comb_3|in2[5]~2_combout ))))

	.dataa(\inst_outModule|comb_3|LessThan0~0_combout ),
	.datab(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~1 .lut_mask = 16'h2108;
defparam \inst_outModule|comb_3|unidade~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N28
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~0 (
// Equation(s):
// \inst_outModule|comb_3|unidade~0_combout  = (\inst_outModule|comb_3|LessThan0~0_combout  & (!\inst_outModule|comb_3|in2[5]~2_combout  & ((\inst_outModule|comb_3|in2[6]~0_combout ) # (!\inst_outModule|comb_3|in2[4]~1_combout )))) # 
// (!\inst_outModule|comb_3|LessThan0~0_combout  & (\inst_outModule|comb_3|in2[5]~2_combout  & ((\inst_outModule|comb_3|in2[4]~1_combout ) # (!\inst_outModule|comb_3|in2[6]~0_combout ))))

	.dataa(\inst_outModule|comb_3|LessThan0~0_combout ),
	.datab(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~0 .lut_mask = 16'h4A52;
defparam \inst_outModule|comb_3|unidade~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N4
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~2 (
// Equation(s):
// \inst_outModule|comb_3|unidade~2_combout  = (\inst_outModule|comb_3|in2[4]~1_combout  & (\inst_outModule|comb_3|in2[6]~0_combout  $ (((\inst_outModule|comb_3|LessThan0~0_combout  & !\inst_outModule|comb_3|in2[5]~2_combout ))))) # 
// (!\inst_outModule|comb_3|in2[4]~1_combout  & ((\inst_outModule|comb_3|LessThan0~0_combout  & ((\inst_outModule|comb_3|in2[5]~2_combout ) # (\inst_outModule|comb_3|in2[6]~0_combout ))) # (!\inst_outModule|comb_3|LessThan0~0_combout  & 
// ((!\inst_outModule|comb_3|in2[6]~0_combout ) # (!\inst_outModule|comb_3|in2[5]~2_combout )))))

	.dataa(\inst_outModule|comb_3|LessThan0~0_combout ),
	.datab(\inst_outModule|comb_3|in2[4]~1_combout ),
	.datac(\inst_outModule|comb_3|in2[5]~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~2 .lut_mask = 16'hE739;
defparam \inst_outModule|comb_3|unidade~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N28
cycloneive_lcell_comb \inst_outModule|comb_3|in2[3]~3 (
// Equation(s):
// \inst_outModule|comb_3|in2[3]~3_combout  = (\inst_ALU|Add0~20_combout  & (\inst_outModule|comb_3|Add0~4_combout )) # (!\inst_ALU|Add0~20_combout  & ((\inst_ALU|Add0~15_combout )))

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|Add0~4_combout ),
	.datac(\inst_ALU|Add0~20_combout ),
	.datad(\inst_ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[3]~3 .lut_mask = 16'hCFC0;
defparam \inst_outModule|comb_3|in2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N26
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~3 (
// Equation(s):
// \inst_outModule|comb_3|unidade~3_combout  = \inst_outModule|comb_3|unidade~1_combout  $ ((((\inst_outModule|comb_3|unidade~2_combout  & !\inst_outModule|comb_3|in2[3]~3_combout )) # (!\inst_outModule|comb_3|unidade~0_combout )))

	.dataa(\inst_outModule|comb_3|unidade~1_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~3 .lut_mask = 16'h9959;
defparam \inst_outModule|comb_3|unidade~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N24
cycloneive_lcell_comb \inst_outModule|d1|Saida[0]~0 (
// Equation(s):
// \inst_outModule|d1|Saida[0]~0_combout  = (((!\inst_outModule|comb_3|centena[1]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )) # (!\inst_controlUnity|Decoder0~0_combout )) # (!\inst_outModule|comb_3|dezena[2]~0_combout )

	.dataa(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datab(\inst_controlUnity|Decoder0~0_combout ),
	.datac(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[0]~0 .lut_mask = 16'h7F77;
defparam \inst_outModule|d1|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N24
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~6 (
// Equation(s):
// \inst_outModule|comb_3|unidade~6_combout  = (\inst_outModule|comb_3|unidade~1_combout  & (((\inst_outModule|comb_3|in2[3]~3_combout )))) # (!\inst_outModule|comb_3|unidade~1_combout  & ((\inst_outModule|comb_3|unidade~0_combout  & 
// ((\inst_outModule|comb_3|unidade~2_combout ) # (\inst_outModule|comb_3|in2[3]~3_combout ))) # (!\inst_outModule|comb_3|unidade~0_combout  & ((!\inst_outModule|comb_3|in2[3]~3_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~1_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~6 .lut_mask = 16'hEE51;
defparam \inst_outModule|comb_3|unidade~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N20
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~4 (
// Equation(s):
// \inst_outModule|comb_3|unidade~4_combout  = (\inst_outModule|comb_3|unidade~1_combout  & ((\inst_outModule|comb_3|unidade~2_combout  $ (\inst_outModule|comb_3|in2[3]~3_combout )))) # (!\inst_outModule|comb_3|unidade~1_combout  & 
// (!\inst_outModule|comb_3|unidade~2_combout  & ((\inst_outModule|comb_3|in2[3]~3_combout ) # (!\inst_outModule|comb_3|unidade~0_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~1_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~4 .lut_mask = 16'h0FA1;
defparam \inst_outModule|comb_3|unidade~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N30
cycloneive_lcell_comb \inst_outModule|comb_3|in2[2]~4 (
// Equation(s):
// \inst_outModule|comb_3|in2[2]~4_combout  = (\inst_ALU|Add0~20_combout  & (\inst_outModule|comb_3|Add0~2_combout )) # (!\inst_ALU|Add0~20_combout  & ((\inst_ALU|Add0~16_combout )))

	.dataa(gnd),
	.datab(\inst_ALU|Add0~20_combout ),
	.datac(\inst_outModule|comb_3|Add0~2_combout ),
	.datad(\inst_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[2]~4 .lut_mask = 16'hF3C0;
defparam \inst_outModule|comb_3|in2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N22
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~5 (
// Equation(s):
// \inst_outModule|comb_3|unidade~5_combout  = (\inst_outModule|comb_3|unidade~0_combout  & (((\inst_outModule|comb_3|unidade~2_combout  & !\inst_outModule|comb_3|in2[3]~3_combout )))) # (!\inst_outModule|comb_3|unidade~0_combout  & 
// (\inst_outModule|comb_3|unidade~1_combout  & ((\inst_outModule|comb_3|in2[3]~3_combout ) # (!\inst_outModule|comb_3|unidade~2_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~1_combout ),
	.datab(\inst_outModule|comb_3|unidade~0_combout ),
	.datac(\inst_outModule|comb_3|unidade~2_combout ),
	.datad(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~5 .lut_mask = 16'h22C2;
defparam \inst_outModule|comb_3|unidade~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N16
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~7 (
// Equation(s):
// \inst_outModule|comb_3|unidade~7_combout  = \inst_outModule|comb_3|unidade~5_combout  $ ((((\inst_outModule|comb_3|unidade~6_combout  & !\inst_outModule|comb_3|in2[2]~4_combout )) # (!\inst_outModule|comb_3|unidade~4_combout )))

	.dataa(\inst_outModule|comb_3|unidade~6_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|in2[2]~4_combout ),
	.datad(\inst_outModule|comb_3|unidade~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~7 .lut_mask = 16'hC43B;
defparam \inst_outModule|comb_3|unidade~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N10
cycloneive_lcell_comb \inst_outModule|d1|Decoder0~0 (
// Equation(s):
// \inst_outModule|d1|Decoder0~0_combout  = (\inst_outModule|comb_3|dezena[2]~0_combout  & ((\inst_outModule|comb_3|centena[1]~0_combout  & (!\inst_outModule|comb_3|unidade~7_combout  & !\inst_outModule|comb_3|unidade~3_combout )) # 
// (!\inst_outModule|comb_3|centena[1]~0_combout  & ((\inst_outModule|comb_3|unidade~3_combout ))))) # (!\inst_outModule|comb_3|dezena[2]~0_combout  & (\inst_outModule|comb_3|centena[1]~0_combout  & ((!\inst_outModule|comb_3|unidade~3_combout ) # 
// (!\inst_outModule|comb_3|unidade~7_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~7_combout ),
	.datab(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datac(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Decoder0~0 .lut_mask = 16'h1C70;
defparam \inst_outModule|d1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N4
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~1 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~1_combout  = ((!\inst_outModule|comb_3|centena[1]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )) # (!\inst_outModule|comb_3|dezena[2]~0_combout )

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datac(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~1 .lut_mask = 16'h3F33;
defparam \inst_outModule|comb_3|centena[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N2
cycloneive_lcell_comb \inst_outModule|d1|Saida[1]~1 (
// Equation(s):
// \inst_outModule|d1|Saida[1]~1_combout  = (\inst_outModule|d1|Decoder0~0_combout ) # ((!\inst_controlUnity|Decoder0~0_combout ) # (!\inst_outModule|comb_3|centena[1]~1_combout ))

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[1]~1 .lut_mask = 16'hAFFF;
defparam \inst_outModule|d1|Saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N12
cycloneive_lcell_comb \inst_outModule|d1|Saida[2]~2 (
// Equation(s):
// \inst_outModule|d1|Saida[2]~2_combout  = (!\inst_instructionMemory|Mux14~0_combout  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_instructionMemory|Mux9~4_combout  & !\inst_outModule|d1|Decoder0~0_combout )))

	.dataa(\inst_instructionMemory|Mux14~0_combout ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_outModule|d1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[2]~2 .lut_mask = 16'h0040;
defparam \inst_outModule|d1|Saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N18
cycloneive_lcell_comb \inst_outModule|d1|Saida[3]~3 (
// Equation(s):
// \inst_outModule|d1|Saida[3]~3_combout  = ((\inst_outModule|d1|Decoder0~0_combout  & \inst_outModule|comb_3|centena[1]~1_combout )) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[3]~3 .lut_mask = 16'hA0FF;
defparam \inst_outModule|d1|Saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N20
cycloneive_lcell_comb \inst_outModule|d1|Saida[4]~4 (
// Equation(s):
// \inst_outModule|d1|Saida[4]~4_combout  = ((!\inst_outModule|d1|Decoder0~0_combout  & !\inst_outModule|comb_3|centena[1]~1_combout )) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|d1|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Saida[4]~4 .lut_mask = 16'h05FF;
defparam \inst_outModule|d1|Saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N22
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[3]~4 (
// Equation(s):
// \inst_outModule|comb_3|dezena[3]~4_combout  = (\inst_outModule|comb_3|unidade~7_combout  & (\inst_outModule|comb_3|centena[1]~0_combout  & (\inst_outModule|comb_3|dezena[2]~0_combout  $ (\inst_outModule|comb_3|unidade~3_combout )))) # 
// (!\inst_outModule|comb_3|unidade~7_combout  & (\inst_outModule|comb_3|dezena[2]~0_combout  & (!\inst_outModule|comb_3|centena[1]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )))

	.dataa(\inst_outModule|comb_3|unidade~7_combout ),
	.datab(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datac(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[3]~4 .lut_mask = 16'h2480;
defparam \inst_outModule|comb_3|dezena[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N26
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[1]~2 (
// Equation(s):
// \inst_outModule|comb_3|dezena[1]~2_combout  = (\inst_outModule|comb_3|unidade~7_combout  & ((\inst_outModule|comb_3|dezena[2]~0_combout  & (!\inst_outModule|comb_3|centena[1]~0_combout  & \inst_outModule|comb_3|unidade~3_combout )) # 
// (!\inst_outModule|comb_3|dezena[2]~0_combout  & (\inst_outModule|comb_3|centena[1]~0_combout  & !\inst_outModule|comb_3|unidade~3_combout )))) # (!\inst_outModule|comb_3|unidade~7_combout  & (\inst_outModule|comb_3|centena[1]~0_combout  $ 
// (((!\inst_outModule|comb_3|unidade~3_combout ) # (!\inst_outModule|comb_3|dezena[2]~0_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~7_combout ),
	.datab(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datac(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[1]~2 .lut_mask = 16'h4925;
defparam \inst_outModule|comb_3|dezena[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N8
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[2]~3 (
// Equation(s):
// \inst_outModule|comb_3|dezena[2]~3_combout  = (\inst_outModule|comb_3|dezena[2]~0_combout  & (\inst_outModule|comb_3|unidade~3_combout  & ((\inst_outModule|comb_3|unidade~7_combout ) # (\inst_outModule|comb_3|centena[1]~0_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~0_combout  & (!\inst_outModule|comb_3|unidade~3_combout  & ((!\inst_outModule|comb_3|centena[1]~0_combout ) # (!\inst_outModule|comb_3|unidade~7_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~7_combout ),
	.datab(\inst_outModule|comb_3|dezena[2]~0_combout ),
	.datac(\inst_outModule|comb_3|centena[1]~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~3_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[2]~3 .lut_mask = 16'hC813;
defparam \inst_outModule|comb_3|dezena[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N12
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~9 (
// Equation(s):
// \inst_outModule|comb_3|unidade~9_combout  = (\inst_outModule|comb_3|unidade~4_combout  & (\inst_outModule|comb_3|unidade~6_combout  & (!\inst_outModule|comb_3|in2[2]~4_combout ))) # (!\inst_outModule|comb_3|unidade~4_combout  & 
// (\inst_outModule|comb_3|unidade~5_combout  & ((\inst_outModule|comb_3|in2[2]~4_combout ) # (!\inst_outModule|comb_3|unidade~6_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~6_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|in2[2]~4_combout ),
	.datad(\inst_outModule|comb_3|unidade~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~9 .lut_mask = 16'h3908;
defparam \inst_outModule|comb_3|unidade~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N18
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~10 (
// Equation(s):
// \inst_outModule|comb_3|unidade~10_combout  = (\inst_outModule|comb_3|unidade~4_combout  & ((\inst_outModule|comb_3|in2[2]~4_combout ) # ((\inst_outModule|comb_3|unidade~6_combout  & !\inst_outModule|comb_3|unidade~5_combout )))) # 
// (!\inst_outModule|comb_3|unidade~4_combout  & ((\inst_outModule|comb_3|in2[2]~4_combout  $ (!\inst_outModule|comb_3|unidade~5_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~6_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|in2[2]~4_combout ),
	.datad(\inst_outModule|comb_3|unidade~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~10 .lut_mask = 16'hF0CB;
defparam \inst_outModule|comb_3|unidade~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N2
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~8 (
// Equation(s):
// \inst_outModule|comb_3|unidade~8_combout  = (\inst_outModule|comb_3|unidade~6_combout  & (((!\inst_outModule|comb_3|in2[2]~4_combout  & \inst_outModule|comb_3|unidade~5_combout )))) # (!\inst_outModule|comb_3|unidade~6_combout  & 
// ((\inst_outModule|comb_3|in2[2]~4_combout ) # ((!\inst_outModule|comb_3|unidade~4_combout  & !\inst_outModule|comb_3|unidade~5_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~6_combout ),
	.datab(\inst_outModule|comb_3|unidade~4_combout ),
	.datac(\inst_outModule|comb_3|in2[2]~4_combout ),
	.datad(\inst_outModule|comb_3|unidade~5_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~8 .lut_mask = 16'h5A51;
defparam \inst_outModule|comb_3|unidade~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N4
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[0]~1 (
// Equation(s):
// \inst_outModule|comb_3|dezena[0]~1_combout  = \inst_outModule|comb_3|unidade~9_combout  $ ((((\inst_outModule|comb_3|unidade~10_combout  & !\inst_ALU|Add0~17_combout )) # (!\inst_outModule|comb_3|unidade~8_combout )))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~10_combout ),
	.datac(\inst_outModule|comb_3|unidade~8_combout ),
	.datad(\inst_ALU|Add0~17_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[0]~1 .lut_mask = 16'hA565;
defparam \inst_outModule|comb_3|dezena[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneive_lcell_comb \inst_outModule|d2|WideOr6~0 (
// Equation(s):
// \inst_outModule|d2|WideOr6~0_combout  = (\inst_outModule|comb_3|dezena[1]~2_combout  & ((\inst_outModule|comb_3|dezena[3]~4_combout ) # ((\inst_outModule|comb_3|dezena[2]~3_combout  & !\inst_outModule|comb_3|dezena[0]~1_combout )))) # 
// (!\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout  $ ((!\inst_outModule|comb_3|dezena[2]~3_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr6~0 .lut_mask = 16'hA9E9;
defparam \inst_outModule|d2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneive_lcell_comb \inst_outModule|d2|Saida[0]~0 (
// Equation(s):
// \inst_outModule|d2|Saida[0]~0_combout  = (\inst_outModule|d2|WideOr6~0_combout ) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\inst_outModule|d2|WideOr6~0_combout ),
	.datac(\inst_controlUnity|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[0]~0 .lut_mask = 16'hCFCF;
defparam \inst_outModule|d2|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N16
cycloneive_lcell_comb \inst_outModule|d2|WideOr5~0 (
// Equation(s):
// \inst_outModule|d2|WideOr5~0_combout  = (\inst_outModule|comb_3|dezena[2]~3_combout  & (!\inst_outModule|comb_3|dezena[3]~4_combout  & ((\inst_outModule|comb_3|dezena[0]~1_combout ) # (!\inst_outModule|comb_3|dezena[1]~2_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~3_combout  & (!\inst_outModule|comb_3|dezena[1]~2_combout  & ((\inst_outModule|comb_3|dezena[3]~4_combout ) # (\inst_outModule|comb_3|dezena[0]~1_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr5~0 .lut_mask = 16'h5312;
defparam \inst_outModule|d2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneive_lcell_comb \inst_outModule|d2|Saida[1]~1 (
// Equation(s):
// \inst_outModule|d2|Saida[1]~1_combout  = (!\inst_controlUnity|Decoder0~0_combout ) # (!\inst_outModule|d2|WideOr5~0_combout )

	.dataa(gnd),
	.datab(\inst_outModule|d2|WideOr5~0_combout ),
	.datac(\inst_controlUnity|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[1]~1 .lut_mask = 16'h3F3F;
defparam \inst_outModule|d2|Saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N24
cycloneive_lcell_comb \inst_outModule|d2|WideOr4~0 (
// Equation(s):
// \inst_outModule|d2|WideOr4~0_combout  = ((\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout  & ((\inst_outModule|comb_3|dezena[2]~3_combout )))) # 
// (!\inst_outModule|comb_3|dezena[0]~1_combout )

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr4~0 .lut_mask = 16'hB8FF;
defparam \inst_outModule|d2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N30
cycloneive_lcell_comb \inst_outModule|d2|Saida[2]~2 (
// Equation(s):
// \inst_outModule|d2|Saida[2]~2_combout  = (\inst_outModule|d2|WideOr4~0_combout ) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\inst_outModule|d2|WideOr4~0_combout ),
	.datac(\inst_controlUnity|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[2]~2 .lut_mask = 16'hCFCF;
defparam \inst_outModule|d2|Saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneive_lcell_comb \inst_outModule|d2|WideOr3~0 (
// Equation(s):
// \inst_outModule|d2|WideOr3~0_combout  = (\inst_outModule|comb_3|dezena[2]~3_combout  & ((\inst_outModule|comb_3|dezena[3]~4_combout ) # (\inst_outModule|comb_3|dezena[1]~2_combout  $ (\inst_outModule|comb_3|dezena[0]~1_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~3_combout  & ((\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout  & ((!\inst_outModule|comb_3|dezena[0]~1_combout )))))

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr3~0 .lut_mask = 16'hB8EB;
defparam \inst_outModule|d2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N14
cycloneive_lcell_comb \inst_outModule|d2|Saida[3]~3 (
// Equation(s):
// \inst_outModule|d2|Saida[3]~3_combout  = (\inst_outModule|d2|WideOr3~0_combout ) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_controlUnity|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|d2|WideOr3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[3]~3 .lut_mask = 16'hF5F5;
defparam \inst_outModule|d2|Saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N4
cycloneive_lcell_comb \inst_outModule|d2|WideOr2~0 (
// Equation(s):
// \inst_outModule|d2|WideOr2~0_combout  = (\inst_outModule|comb_3|dezena[2]~3_combout  & (!\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[2]~3_combout  & (((!\inst_outModule|comb_3|dezena[3]~4_combout  & 
// !\inst_outModule|comb_3|dezena[0]~1_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout )))

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr2~0 .lut_mask = 16'h5357;
defparam \inst_outModule|d2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N18
cycloneive_lcell_comb \inst_outModule|d2|Saida[4]~4 (
// Equation(s):
// \inst_outModule|d2|Saida[4]~4_combout  = (!\inst_outModule|d2|WideOr2~0_combout ) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_controlUnity|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\inst_outModule|d2|WideOr2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[4]~4 .lut_mask = 16'h5F5F;
defparam \inst_outModule|d2|Saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneive_lcell_comb \inst_outModule|d2|WideOr1~0 (
// Equation(s):
// \inst_outModule|d2|WideOr1~0_combout  = (\inst_outModule|comb_3|dezena[3]~4_combout  & ((\inst_outModule|comb_3|dezena[1]~2_combout ) # ((\inst_outModule|comb_3|dezena[2]~3_combout )))) # (!\inst_outModule|comb_3|dezena[3]~4_combout  & 
// (\inst_outModule|comb_3|dezena[2]~3_combout  & (\inst_outModule|comb_3|dezena[1]~2_combout  $ (!\inst_outModule|comb_3|dezena[0]~1_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr1~0 .lut_mask = 16'hE8B8;
defparam \inst_outModule|d2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneive_lcell_comb \inst_outModule|d2|Saida[5]~5 (
// Equation(s):
// \inst_outModule|d2|Saida[5]~5_combout  = (\inst_outModule|d2|WideOr1~0_combout ) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|d2|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\inst_controlUnity|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[5]~5 .lut_mask = 16'hAFAF;
defparam \inst_outModule|d2|Saida[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N28
cycloneive_lcell_comb \inst_outModule|d2|WideOr0~0 (
// Equation(s):
// \inst_outModule|d2|WideOr0~0_combout  = (\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[3]~4_combout )) # (!\inst_outModule|comb_3|dezena[1]~2_combout  & (\inst_outModule|comb_3|dezena[2]~3_combout  $ 
// (((!\inst_outModule|comb_3|dezena[3]~4_combout  & !\inst_outModule|comb_3|dezena[0]~1_combout )))))

	.dataa(\inst_outModule|comb_3|dezena[3]~4_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~2_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~3_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr0~0 .lut_mask = 16'hB8A9;
defparam \inst_outModule|d2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneive_lcell_comb \inst_outModule|d2|Saida[6]~6 (
// Equation(s):
// \inst_outModule|d2|Saida[6]~6_combout  = (\inst_outModule|d2|WideOr0~0_combout ) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\inst_outModule|d2|WideOr0~0_combout ),
	.datac(\inst_controlUnity|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|d2|Saida[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|Saida[6]~6 .lut_mask = 16'hCFCF;
defparam \inst_outModule|d2|Saida[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N10
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[3]~11 (
// Equation(s):
// \inst_outModule|comb_3|unidade[3]~11_combout  = (\inst_outModule|comb_3|unidade~8_combout  & (((\inst_outModule|comb_3|unidade~10_combout  & !\inst_ALU|Add0~17_combout )))) # (!\inst_outModule|comb_3|unidade~8_combout  & 
// (\inst_outModule|comb_3|unidade~9_combout  & ((\inst_ALU|Add0~17_combout ) # (!\inst_outModule|comb_3|unidade~10_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~10_combout ),
	.datac(\inst_outModule|comb_3|unidade~8_combout ),
	.datad(\inst_ALU|Add0~17_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[3]~11 .lut_mask = 16'h0AC2;
defparam \inst_outModule|comb_3|unidade[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N24
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[2]~12 (
// Equation(s):
// \inst_outModule|comb_3|unidade[2]~12_combout  = (\inst_outModule|comb_3|unidade~9_combout  & (\inst_outModule|comb_3|unidade~10_combout  $ (((\inst_ALU|Add0~17_combout ))))) # (!\inst_outModule|comb_3|unidade~9_combout  & 
// (!\inst_outModule|comb_3|unidade~10_combout  & ((\inst_ALU|Add0~17_combout ) # (!\inst_outModule|comb_3|unidade~8_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~10_combout ),
	.datac(\inst_outModule|comb_3|unidade~8_combout ),
	.datad(\inst_ALU|Add0~17_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[2]~12 .lut_mask = 16'h3389;
defparam \inst_outModule|comb_3|unidade[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N26
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[1]~13 (
// Equation(s):
// \inst_outModule|comb_3|unidade[1]~13_combout  = (\inst_outModule|comb_3|unidade~9_combout  & (((\inst_ALU|Add0~17_combout )))) # (!\inst_outModule|comb_3|unidade~9_combout  & ((\inst_outModule|comb_3|unidade~8_combout  & 
// ((\inst_outModule|comb_3|unidade~10_combout ) # (\inst_ALU|Add0~17_combout ))) # (!\inst_outModule|comb_3|unidade~8_combout  & ((!\inst_ALU|Add0~17_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~10_combout ),
	.datac(\inst_outModule|comb_3|unidade~8_combout ),
	.datad(\inst_ALU|Add0~17_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[1]~13 .lut_mask = 16'hFA45;
defparam \inst_outModule|comb_3|unidade[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N20
cycloneive_lcell_comb \inst_outModule|d3|Saida[0]~0 (
// Equation(s):
// \inst_outModule|d3|Saida[0]~0_combout  = (\inst_outModule|comb_3|unidade[3]~11_combout  $ (((!\inst_outModule|comb_3|unidade[2]~12_combout  & \inst_outModule|comb_3|unidade[1]~13_combout )))) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|comb_3|unidade[3]~11_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[0]~0 .lut_mask = 16'h9AFF;
defparam \inst_outModule|d3|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N6
cycloneive_lcell_comb \inst_outModule|d3|Saida[1]~1 (
// Equation(s):
// \inst_outModule|d3|Saida[1]~1_combout  = ((\inst_outModule|comb_3|unidade[2]~12_combout  & (\inst_outModule|comb_3|unidade[3]~11_combout )) # (!\inst_outModule|comb_3|unidade[2]~12_combout  & ((!\inst_outModule|comb_3|unidade[1]~13_combout )))) # 
// (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|comb_3|unidade[3]~11_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[1]~1 .lut_mask = 16'h8BFF;
defparam \inst_outModule|d3|Saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N28
cycloneive_lcell_comb \inst_outModule|d3|Saida[2]~2 (
// Equation(s):
// \inst_outModule|d3|Saida[2]~2_combout  = ((\inst_outModule|comb_3|unidade[1]~13_combout  & ((\inst_outModule|comb_3|unidade[2]~12_combout ))) # (!\inst_outModule|comb_3|unidade[1]~13_combout  & (\inst_outModule|comb_3|unidade[3]~11_combout ))) # 
// (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|comb_3|unidade[3]~11_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[2]~2 .lut_mask = 16'hCAFF;
defparam \inst_outModule|d3|Saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N30
cycloneive_lcell_comb \inst_outModule|d3|Saida[5]~3 (
// Equation(s):
// \inst_outModule|d3|Saida[5]~3_combout  = ((\inst_outModule|comb_3|unidade[3]~11_combout  & ((\inst_outModule|comb_3|unidade[2]~12_combout ) # (!\inst_outModule|comb_3|unidade[1]~13_combout ))) # (!\inst_outModule|comb_3|unidade[3]~11_combout  & 
// (\inst_outModule|comb_3|unidade[2]~12_combout  & !\inst_outModule|comb_3|unidade[1]~13_combout ))) # (!\inst_controlUnity|Decoder0~0_combout )

	.dataa(\inst_outModule|comb_3|unidade[3]~11_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~12_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_controlUnity|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|Saida[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|Saida[5]~3 .lut_mask = 16'h8EFF;
defparam \inst_outModule|d3|Saida[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N5
dffeas \inst_programCounter|outAddy[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[10] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N4
cycloneive_lcell_comb \inst_muxPCScr|Add0~20 (
// Equation(s):
// \inst_muxPCScr|Add0~20_combout  = (\inst_programCounter|outAddy [10] & (\inst_muxPCScr|Add0~19  $ (GND))) # (!\inst_programCounter|outAddy [10] & (!\inst_muxPCScr|Add0~19  & VCC))
// \inst_muxPCScr|Add0~21  = CARRY((\inst_programCounter|outAddy [10] & !\inst_muxPCScr|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~19 ),
	.combout(\inst_muxPCScr|Add0~20_combout ),
	.cout(\inst_muxPCScr|Add0~21 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y22_N7
dffeas \inst_programCounter|outAddy[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[11] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneive_lcell_comb \inst_muxPCScr|Add0~22 (
// Equation(s):
// \inst_muxPCScr|Add0~22_combout  = (\inst_programCounter|outAddy [11] & (!\inst_muxPCScr|Add0~21 )) # (!\inst_programCounter|outAddy [11] & ((\inst_muxPCScr|Add0~21 ) # (GND)))
// \inst_muxPCScr|Add0~23  = CARRY((!\inst_muxPCScr|Add0~21 ) # (!\inst_programCounter|outAddy [11]))

	.dataa(\inst_programCounter|outAddy [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~21 ),
	.combout(\inst_muxPCScr|Add0~22_combout ),
	.cout(\inst_muxPCScr|Add0~23 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y22_N9
dffeas \inst_programCounter|outAddy[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[12] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N8
cycloneive_lcell_comb \inst_muxPCScr|Add0~24 (
// Equation(s):
// \inst_muxPCScr|Add0~24_combout  = (\inst_programCounter|outAddy [12] & (\inst_muxPCScr|Add0~23  $ (GND))) # (!\inst_programCounter|outAddy [12] & (!\inst_muxPCScr|Add0~23  & VCC))
// \inst_muxPCScr|Add0~25  = CARRY((\inst_programCounter|outAddy [12] & !\inst_muxPCScr|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~23 ),
	.combout(\inst_muxPCScr|Add0~24_combout ),
	.cout(\inst_muxPCScr|Add0~25 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y22_N11
dffeas \inst_programCounter|outAddy[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[13] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N10
cycloneive_lcell_comb \inst_muxPCScr|Add0~26 (
// Equation(s):
// \inst_muxPCScr|Add0~26_combout  = (\inst_programCounter|outAddy [13] & (!\inst_muxPCScr|Add0~25 )) # (!\inst_programCounter|outAddy [13] & ((\inst_muxPCScr|Add0~25 ) # (GND)))
// \inst_muxPCScr|Add0~27  = CARRY((!\inst_muxPCScr|Add0~25 ) # (!\inst_programCounter|outAddy [13]))

	.dataa(\inst_programCounter|outAddy [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~25 ),
	.combout(\inst_muxPCScr|Add0~26_combout ),
	.cout(\inst_muxPCScr|Add0~27 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y22_N13
dffeas \inst_programCounter|outAddy[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[14] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneive_lcell_comb \inst_muxPCScr|Add0~28 (
// Equation(s):
// \inst_muxPCScr|Add0~28_combout  = (\inst_programCounter|outAddy [14] & (\inst_muxPCScr|Add0~27  $ (GND))) # (!\inst_programCounter|outAddy [14] & (!\inst_muxPCScr|Add0~27  & VCC))
// \inst_muxPCScr|Add0~29  = CARRY((\inst_programCounter|outAddy [14] & !\inst_muxPCScr|Add0~27 ))

	.dataa(\inst_programCounter|outAddy [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~27 ),
	.combout(\inst_muxPCScr|Add0~28_combout ),
	.cout(\inst_muxPCScr|Add0~29 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_muxPCScr|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y22_N15
dffeas \inst_programCounter|outAddy[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[15] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneive_lcell_comb \inst_muxPCScr|Add0~30 (
// Equation(s):
// \inst_muxPCScr|Add0~30_combout  = (\inst_programCounter|outAddy [15] & (!\inst_muxPCScr|Add0~29 )) # (!\inst_programCounter|outAddy [15] & ((\inst_muxPCScr|Add0~29 ) # (GND)))
// \inst_muxPCScr|Add0~31  = CARRY((!\inst_muxPCScr|Add0~29 ) # (!\inst_programCounter|outAddy [15]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~29 ),
	.combout(\inst_muxPCScr|Add0~30_combout ),
	.cout(\inst_muxPCScr|Add0~31 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneive_lcell_comb \inst_muxPCScr|Add0~32 (
// Equation(s):
// \inst_muxPCScr|Add0~32_combout  = !\inst_muxPCScr|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_muxPCScr|Add0~31 ),
	.combout(\inst_muxPCScr|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxPCScr|Add0~32 .lut_mask = 16'h0F0F;
defparam \inst_muxPCScr|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N20
cycloneive_lcell_comb \inst_ALU|Add0~27 (
// Equation(s):
// \inst_ALU|Add0~27_combout  = (\inst_ALU|Add0~25  & (((!\inst_registerBench|regBench[2][10]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))) # (!\inst_ALU|Add0~25  & (((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][10]~q )) # 
// (GND)))
// \inst_ALU|Add0~28  = CARRY(((!\inst_ALU|Add0~25 ) # (!\inst_registerBench|regBench[2][10]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~25 ),
	.combout(\inst_ALU|Add0~27_combout ),
	.cout(\inst_ALU|Add0~28 ));
// synopsys translate_off
defparam \inst_ALU|Add0~27 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N14
cycloneive_lcell_comb \inst_muxMemtoReg|out[10]~12 (
// Equation(s):
// \inst_muxMemtoReg|out[10]~12_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][10]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~27_combout ))))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][10]~q ),
	.datad(\inst_ALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[10]~12 .lut_mask = 16'hD580;
defparam \inst_muxMemtoReg|out[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N15
dffeas \inst_registerBench|regBench[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[10]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][10] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N28
cycloneive_lcell_comb \inst_ALU|Add0~29 (
// Equation(s):
// \inst_ALU|Add0~29_combout  = (\inst_instructionMemory|Mux9~4_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][10]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~27_combout ))))) # 
// (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~27_combout ))))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_registerBench|regBench[2][10]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_ALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~29 .lut_mask = 16'hDF80;
defparam \inst_ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N22
cycloneive_lcell_comb \inst_ALU|Add0~30 (
// Equation(s):
// \inst_ALU|Add0~30_combout  = (\inst_ALU|Add0~28  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][11]~q  & VCC))) # (!\inst_ALU|Add0~28  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][11]~q 
// )))))
// \inst_ALU|Add0~31  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][11]~q  & !\inst_ALU|Add0~28 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~28 ),
	.combout(\inst_ALU|Add0~30_combout ),
	.cout(\inst_ALU|Add0~31 ));
// synopsys translate_off
defparam \inst_ALU|Add0~30 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N26
cycloneive_lcell_comb \inst_muxMemtoReg|out[11]~13 (
// Equation(s):
// \inst_muxMemtoReg|out[11]~13_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][11]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~30_combout ))))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][11]~q ),
	.datad(\inst_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[11]~13 .lut_mask = 16'hD580;
defparam \inst_muxMemtoReg|out[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N27
dffeas \inst_registerBench|regBench[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[11]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][11] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N12
cycloneive_lcell_comb \inst_ALU|Add0~32 (
// Equation(s):
// \inst_ALU|Add0~32_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][11]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~30_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~30_combout ))))

	.dataa(\inst_registerBench|regBench[2][11]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~32 .lut_mask = 16'hBF80;
defparam \inst_ALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N24
cycloneive_lcell_comb \inst_ALU|Add0~33 (
// Equation(s):
// \inst_ALU|Add0~33_combout  = (\inst_ALU|Add0~31  & (((!\inst_registerBench|regBench[2][12]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))) # (!\inst_ALU|Add0~31  & (((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][12]~q )) # 
// (GND)))
// \inst_ALU|Add0~34  = CARRY(((!\inst_ALU|Add0~31 ) # (!\inst_registerBench|regBench[2][12]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~31 ),
	.combout(\inst_ALU|Add0~33_combout ),
	.cout(\inst_ALU|Add0~34 ));
// synopsys translate_off
defparam \inst_ALU|Add0~33 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N16
cycloneive_lcell_comb \inst_muxMemtoReg|out[12]~14 (
// Equation(s):
// \inst_muxMemtoReg|out[12]~14_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][12]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~33_combout ))))

	.dataa(\inst_registerBench|regBench[2][12]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~33_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[12]~14 .lut_mask = 16'h8F80;
defparam \inst_muxMemtoReg|out[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N22
cycloneive_lcell_comb \inst_registerBench|regBench[2][12]~feeder (
// Equation(s):
// \inst_registerBench|regBench[2][12]~feeder_combout  = \inst_muxMemtoReg|out[12]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_muxMemtoReg|out[12]~14_combout ),
	.cin(gnd),
	.combout(\inst_registerBench|regBench[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_registerBench|regBench[2][12]~feeder .lut_mask = 16'hFF00;
defparam \inst_registerBench|regBench[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N23
dffeas \inst_registerBench|regBench[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_registerBench|regBench[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][12] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N8
cycloneive_lcell_comb \inst_ALU|Add0~35 (
// Equation(s):
// \inst_ALU|Add0~35_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][12]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~33_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~33_combout ))))

	.dataa(\inst_registerBench|regBench[2][12]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~33_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~35 .lut_mask = 16'hBF80;
defparam \inst_ALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N26
cycloneive_lcell_comb \inst_muxMemtoReg|out[13]~15 (
// Equation(s):
// \inst_muxMemtoReg|out[13]~15_combout  = (\inst_instructionMemory|Mux9~4_combout  & (((\inst_programCounter|outAddy [0] & \inst_registerBench|regBench[2][13]~q )))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~36_combout ))

	.dataa(\inst_ALU|Add0~36_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_registerBench|regBench[2][13]~q ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[13]~15 .lut_mask = 16'hCA0A;
defparam \inst_muxMemtoReg|out[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N29
dffeas \inst_registerBench|regBench[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[13]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][13] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N26
cycloneive_lcell_comb \inst_ALU|Add0~36 (
// Equation(s):
// \inst_ALU|Add0~36_combout  = (\inst_ALU|Add0~34  & (\inst_registerBench|regBench[2][13]~q  & (\inst_instructionMemory|Mux9~2_combout  & VCC))) # (!\inst_ALU|Add0~34  & ((((\inst_registerBench|regBench[2][13]~q  & \inst_instructionMemory|Mux9~2_combout 
// )))))
// \inst_ALU|Add0~37  = CARRY((\inst_registerBench|regBench[2][13]~q  & (\inst_instructionMemory|Mux9~2_combout  & !\inst_ALU|Add0~34 )))

	.dataa(\inst_registerBench|regBench[2][13]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~34 ),
	.combout(\inst_ALU|Add0~36_combout ),
	.cout(\inst_ALU|Add0~37 ));
// synopsys translate_off
defparam \inst_ALU|Add0~36 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N28
cycloneive_lcell_comb \inst_ALU|Add0~38 (
// Equation(s):
// \inst_ALU|Add0~38_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][13]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~36_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~36_combout ))

	.dataa(\inst_ALU|Add0~36_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][13]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~38 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N8
cycloneive_lcell_comb \inst_muxMemtoReg|out[14]~16 (
// Equation(s):
// \inst_muxMemtoReg|out[14]~16_combout  = (\inst_instructionMemory|Mux9~4_combout  & (((\inst_registerBench|regBench[2][14]~q  & \inst_programCounter|outAddy [0])))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~39_combout ))

	.dataa(\inst_ALU|Add0~39_combout ),
	.datab(\inst_registerBench|regBench[2][14]~q ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[14]~16 .lut_mask = 16'hC0AA;
defparam \inst_muxMemtoReg|out[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N3
dffeas \inst_registerBench|regBench[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[14]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][14] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N28
cycloneive_lcell_comb \inst_ALU|Add0~39 (
// Equation(s):
// \inst_ALU|Add0~39_combout  = (\inst_ALU|Add0~37  & (((!\inst_registerBench|regBench[2][14]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))) # (!\inst_ALU|Add0~37  & (((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][14]~q )) # 
// (GND)))
// \inst_ALU|Add0~40  = CARRY(((!\inst_ALU|Add0~37 ) # (!\inst_registerBench|regBench[2][14]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~37 ),
	.combout(\inst_ALU|Add0~39_combout ),
	.cout(\inst_ALU|Add0~40 ));
// synopsys translate_off
defparam \inst_ALU|Add0~39 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N2
cycloneive_lcell_comb \inst_ALU|Add0~41 (
// Equation(s):
// \inst_ALU|Add0~41_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][14]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~39_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~39_combout ))

	.dataa(\inst_ALU|Add0~39_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][14]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~41 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N22
cycloneive_lcell_comb \inst_muxMemtoReg|out[15]~17 (
// Equation(s):
// \inst_muxMemtoReg|out[15]~17_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][15]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~42_combout ))))

	.dataa(\inst_registerBench|regBench[2][15]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_ALU|Add0~42_combout ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[15]~17 .lut_mask = 16'h88F0;
defparam \inst_muxMemtoReg|out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N25
dffeas \inst_registerBench|regBench[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][15] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N30
cycloneive_lcell_comb \inst_ALU|Add0~42 (
// Equation(s):
// \inst_ALU|Add0~42_combout  = (\inst_ALU|Add0~40  & (\inst_registerBench|regBench[2][15]~q  & (\inst_instructionMemory|Mux9~2_combout  & VCC))) # (!\inst_ALU|Add0~40  & ((((\inst_registerBench|regBench[2][15]~q  & \inst_instructionMemory|Mux9~2_combout 
// )))))
// \inst_ALU|Add0~43  = CARRY((\inst_registerBench|regBench[2][15]~q  & (\inst_instructionMemory|Mux9~2_combout  & !\inst_ALU|Add0~40 )))

	.dataa(\inst_registerBench|regBench[2][15]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~40 ),
	.combout(\inst_ALU|Add0~42_combout ),
	.cout(\inst_ALU|Add0~43 ));
// synopsys translate_off
defparam \inst_ALU|Add0~42 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N24
cycloneive_lcell_comb \inst_ALU|Add0~44 (
// Equation(s):
// \inst_ALU|Add0~44_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][15]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~42_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~42_combout ))

	.dataa(\inst_ALU|Add0~42_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][15]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~44 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N4
cycloneive_lcell_comb \inst_muxMemtoReg|out[16]~18 (
// Equation(s):
// \inst_muxMemtoReg|out[16]~18_combout  = (\inst_instructionMemory|Mux9~4_combout  & (((\inst_programCounter|outAddy [0] & \inst_registerBench|regBench[2][16]~q )))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~45_combout ))

	.dataa(\inst_ALU|Add0~45_combout ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_registerBench|regBench[2][16]~q ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[16]~18 .lut_mask = 16'hE222;
defparam \inst_muxMemtoReg|out[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N7
dffeas \inst_registerBench|regBench[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[16]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][16] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneive_lcell_comb \inst_ALU|Add0~45 (
// Equation(s):
// \inst_ALU|Add0~45_combout  = (\inst_ALU|Add0~43  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][16]~q ))) # (!\inst_ALU|Add0~43  & (((\inst_registerBench|regBench[2][16]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~46  = CARRY(((!\inst_ALU|Add0~43 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][16]~q ))

	.dataa(\inst_registerBench|regBench[2][16]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~43 ),
	.combout(\inst_ALU|Add0~45_combout ),
	.cout(\inst_ALU|Add0~46 ));
// synopsys translate_off
defparam \inst_ALU|Add0~45 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N6
cycloneive_lcell_comb \inst_ALU|Add0~47 (
// Equation(s):
// \inst_ALU|Add0~47_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][16]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~45_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~45_combout ))

	.dataa(\inst_ALU|Add0~45_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][16]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~47 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N30
cycloneive_lcell_comb \inst_muxMemtoReg|out[17]~19 (
// Equation(s):
// \inst_muxMemtoReg|out[17]~19_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][17]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~48_combout ))))

	.dataa(\inst_registerBench|regBench[2][17]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[17]~19 .lut_mask = 16'h8F80;
defparam \inst_muxMemtoReg|out[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N21
dffeas \inst_registerBench|regBench[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[17]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][17] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneive_lcell_comb \inst_ALU|Add0~48 (
// Equation(s):
// \inst_ALU|Add0~48_combout  = (\inst_ALU|Add0~46  & (\inst_registerBench|regBench[2][17]~q  & (\inst_instructionMemory|Mux9~2_combout  & VCC))) # (!\inst_ALU|Add0~46  & ((((\inst_registerBench|regBench[2][17]~q  & \inst_instructionMemory|Mux9~2_combout 
// )))))
// \inst_ALU|Add0~49  = CARRY((\inst_registerBench|regBench[2][17]~q  & (\inst_instructionMemory|Mux9~2_combout  & !\inst_ALU|Add0~46 )))

	.dataa(\inst_registerBench|regBench[2][17]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~46 ),
	.combout(\inst_ALU|Add0~48_combout ),
	.cout(\inst_ALU|Add0~49 ));
// synopsys translate_off
defparam \inst_ALU|Add0~48 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N20
cycloneive_lcell_comb \inst_ALU|Add0~50 (
// Equation(s):
// \inst_ALU|Add0~50_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][17]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~48_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~48_combout ))

	.dataa(\inst_ALU|Add0~48_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][17]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~50 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N16
cycloneive_lcell_comb \inst_muxMemtoReg|out[18]~20 (
// Equation(s):
// \inst_muxMemtoReg|out[18]~20_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][18]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~51_combout ))))

	.dataa(\inst_registerBench|regBench[2][18]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~51_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[18]~20 .lut_mask = 16'h8F80;
defparam \inst_muxMemtoReg|out[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N11
dffeas \inst_registerBench|regBench[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[18]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][18] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N4
cycloneive_lcell_comb \inst_ALU|Add0~51 (
// Equation(s):
// \inst_ALU|Add0~51_combout  = (\inst_ALU|Add0~49  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][18]~q ))) # (!\inst_ALU|Add0~49  & (((\inst_registerBench|regBench[2][18]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~52  = CARRY(((!\inst_ALU|Add0~49 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][18]~q ))

	.dataa(\inst_registerBench|regBench[2][18]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~49 ),
	.combout(\inst_ALU|Add0~51_combout ),
	.cout(\inst_ALU|Add0~52 ));
// synopsys translate_off
defparam \inst_ALU|Add0~51 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N10
cycloneive_lcell_comb \inst_ALU|Add0~53 (
// Equation(s):
// \inst_ALU|Add0~53_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][18]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~51_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~51_combout ))

	.dataa(\inst_ALU|Add0~51_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][18]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~53 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N14
cycloneive_lcell_comb \inst_muxMemtoReg|out[19]~21 (
// Equation(s):
// \inst_muxMemtoReg|out[19]~21_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][19]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~54_combout ))))

	.dataa(\inst_registerBench|regBench[2][19]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[19]~21 .lut_mask = 16'h8F80;
defparam \inst_muxMemtoReg|out[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N13
dffeas \inst_registerBench|regBench[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[19]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][19] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N6
cycloneive_lcell_comb \inst_ALU|Add0~54 (
// Equation(s):
// \inst_ALU|Add0~54_combout  = (\inst_ALU|Add0~52  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][19]~q  & VCC))) # (!\inst_ALU|Add0~52  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][19]~q 
// )))))
// \inst_ALU|Add0~55  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][19]~q  & !\inst_ALU|Add0~52 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~52 ),
	.combout(\inst_ALU|Add0~54_combout ),
	.cout(\inst_ALU|Add0~55 ));
// synopsys translate_off
defparam \inst_ALU|Add0~54 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N12
cycloneive_lcell_comb \inst_ALU|Add0~56 (
// Equation(s):
// \inst_ALU|Add0~56_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][19]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~54_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~54_combout ))

	.dataa(\inst_ALU|Add0~54_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][19]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~56 .lut_mask = 16'hE2AA;
defparam \inst_ALU|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N8
cycloneive_lcell_comb \inst_ALU|Add0~57 (
// Equation(s):
// \inst_ALU|Add0~57_combout  = (\inst_ALU|Add0~55  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][20]~q ))) # (!\inst_ALU|Add0~55  & (((\inst_registerBench|regBench[2][20]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~58  = CARRY(((!\inst_ALU|Add0~55 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][20]~q ))

	.dataa(\inst_registerBench|regBench[2][20]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~55 ),
	.combout(\inst_ALU|Add0~57_combout ),
	.cout(\inst_ALU|Add0~58 ));
// synopsys translate_off
defparam \inst_ALU|Add0~57 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N8
cycloneive_lcell_comb \inst_muxMemtoReg|out[20]~22 (
// Equation(s):
// \inst_muxMemtoReg|out[20]~22_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & ((\inst_registerBench|regBench[2][20]~q )))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~57_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_ALU|Add0~57_combout ),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_registerBench|regBench[2][20]~q ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[20]~22 .lut_mask = 16'hAC0C;
defparam \inst_muxMemtoReg|out[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N5
dffeas \inst_registerBench|regBench[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[20]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][20] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N4
cycloneive_lcell_comb \inst_ALU|Add0~59 (
// Equation(s):
// \inst_ALU|Add0~59_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][20]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~57_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~57_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][20]~q ),
	.datad(\inst_ALU|Add0~57_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~59 .lut_mask = 16'hF780;
defparam \inst_ALU|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N2
cycloneive_lcell_comb \inst_muxMemtoReg|out[21]~23 (
// Equation(s):
// \inst_muxMemtoReg|out[21]~23_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][21]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~60_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][21]~q ),
	.datad(\inst_ALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[21]~23 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N3
dffeas \inst_registerBench|regBench[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[21]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][21] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N10
cycloneive_lcell_comb \inst_ALU|Add0~60 (
// Equation(s):
// \inst_ALU|Add0~60_combout  = (\inst_ALU|Add0~58  & (\inst_registerBench|regBench[2][21]~q  & (\inst_instructionMemory|Mux9~2_combout  & VCC))) # (!\inst_ALU|Add0~58  & ((((\inst_registerBench|regBench[2][21]~q  & \inst_instructionMemory|Mux9~2_combout 
// )))))
// \inst_ALU|Add0~61  = CARRY((\inst_registerBench|regBench[2][21]~q  & (\inst_instructionMemory|Mux9~2_combout  & !\inst_ALU|Add0~58 )))

	.dataa(\inst_registerBench|regBench[2][21]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~58 ),
	.combout(\inst_ALU|Add0~60_combout ),
	.cout(\inst_ALU|Add0~61 ));
// synopsys translate_off
defparam \inst_ALU|Add0~60 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N0
cycloneive_lcell_comb \inst_ALU|Add0~62 (
// Equation(s):
// \inst_ALU|Add0~62_combout  = (\inst_instructionMemory|Mux9~4_combout  & ((\inst_programCounter|outAddy [0] & ((\inst_registerBench|regBench[2][21]~q ))) # (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~60_combout )))) # 
// (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~60_combout ))

	.dataa(\inst_ALU|Add0~60_combout ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_registerBench|regBench[2][21]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~62 .lut_mask = 16'hEA2A;
defparam \inst_ALU|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneive_lcell_comb \inst_ALU|Add0~63 (
// Equation(s):
// \inst_ALU|Add0~63_combout  = (\inst_ALU|Add0~61  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][22]~q ))) # (!\inst_ALU|Add0~61  & (((\inst_registerBench|regBench[2][22]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~64  = CARRY(((!\inst_ALU|Add0~61 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][22]~q ))

	.dataa(\inst_registerBench|regBench[2][22]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~61 ),
	.combout(\inst_ALU|Add0~63_combout ),
	.cout(\inst_ALU|Add0~64 ));
// synopsys translate_off
defparam \inst_ALU|Add0~63 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N14
cycloneive_lcell_comb \inst_muxMemtoReg|out[22]~24 (
// Equation(s):
// \inst_muxMemtoReg|out[22]~24_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][22]~q  & (\inst_programCounter|outAddy [0]))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~63_combout ))))

	.dataa(\inst_registerBench|regBench[2][22]~q ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_ALU|Add0~63_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[22]~24 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N7
dffeas \inst_registerBench|regBench[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxMemtoReg|out[22]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][22] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N6
cycloneive_lcell_comb \inst_ALU|Add0~65 (
// Equation(s):
// \inst_ALU|Add0~65_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][22]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~63_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~63_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][22]~q ),
	.datad(\inst_ALU|Add0~63_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~65 .lut_mask = 16'hF780;
defparam \inst_ALU|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneive_lcell_comb \inst_ALU|Add0~66 (
// Equation(s):
// \inst_ALU|Add0~66_combout  = (\inst_ALU|Add0~64  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][23]~q  & VCC))) # (!\inst_ALU|Add0~64  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][23]~q 
// )))))
// \inst_ALU|Add0~67  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][23]~q  & !\inst_ALU|Add0~64 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~64 ),
	.combout(\inst_ALU|Add0~66_combout ),
	.cout(\inst_ALU|Add0~67 ));
// synopsys translate_off
defparam \inst_ALU|Add0~66 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N24
cycloneive_lcell_comb \inst_muxMemtoReg|out[23]~25 (
// Equation(s):
// \inst_muxMemtoReg|out[23]~25_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][23]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~66_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][23]~q ),
	.datad(\inst_ALU|Add0~66_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[23]~25 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N25
dffeas \inst_registerBench|regBench[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[23]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][23] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N18
cycloneive_lcell_comb \inst_ALU|Add0~68 (
// Equation(s):
// \inst_ALU|Add0~68_combout  = (\inst_instructionMemory|Mux9~4_combout  & ((\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][23]~q )) # (!\inst_programCounter|outAddy [0] & ((\inst_ALU|Add0~66_combout ))))) # 
// (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~66_combout ))))

	.dataa(\inst_registerBench|regBench[2][23]~q ),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_ALU|Add0~66_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~68 .lut_mask = 16'hBF80;
defparam \inst_ALU|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N16
cycloneive_lcell_comb \inst_ALU|Add0~69 (
// Equation(s):
// \inst_ALU|Add0~69_combout  = (\inst_ALU|Add0~67  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][24]~q ))) # (!\inst_ALU|Add0~67  & (((\inst_registerBench|regBench[2][24]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~70  = CARRY(((!\inst_ALU|Add0~67 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][24]~q ))

	.dataa(\inst_registerBench|regBench[2][24]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~67 ),
	.combout(\inst_ALU|Add0~69_combout ),
	.cout(\inst_ALU|Add0~70 ));
// synopsys translate_off
defparam \inst_ALU|Add0~69 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N16
cycloneive_lcell_comb \inst_muxMemtoReg|out[24]~26 (
// Equation(s):
// \inst_muxMemtoReg|out[24]~26_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][24]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~69_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][24]~q ),
	.datad(\inst_ALU|Add0~69_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[24]~26 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N17
dffeas \inst_registerBench|regBench[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[24]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][24] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N22
cycloneive_lcell_comb \inst_ALU|Add0~71 (
// Equation(s):
// \inst_ALU|Add0~71_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][24]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~69_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~69_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[2][24]~q ),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~69_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~71 .lut_mask = 16'hDF80;
defparam \inst_ALU|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneive_lcell_comb \inst_ALU|Add0~72 (
// Equation(s):
// \inst_ALU|Add0~72_combout  = (\inst_ALU|Add0~70  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][25]~q  & VCC))) # (!\inst_ALU|Add0~70  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][25]~q 
// )))))
// \inst_ALU|Add0~73  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][25]~q  & !\inst_ALU|Add0~70 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~70 ),
	.combout(\inst_ALU|Add0~72_combout ),
	.cout(\inst_ALU|Add0~73 ));
// synopsys translate_off
defparam \inst_ALU|Add0~72 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N28
cycloneive_lcell_comb \inst_muxMemtoReg|out[25]~27 (
// Equation(s):
// \inst_muxMemtoReg|out[25]~27_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][25]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~72_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][25]~q ),
	.datad(\inst_ALU|Add0~72_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[25]~27 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N29
dffeas \inst_registerBench|regBench[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[25]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][25] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N26
cycloneive_lcell_comb \inst_ALU|Add0~74 (
// Equation(s):
// \inst_ALU|Add0~74_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][25]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~72_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~72_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[2][25]~q ),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~72_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~74 .lut_mask = 16'hDF80;
defparam \inst_ALU|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N20
cycloneive_lcell_comb \inst_ALU|Add0~75 (
// Equation(s):
// \inst_ALU|Add0~75_combout  = (\inst_ALU|Add0~73  & (((!\inst_registerBench|regBench[2][26]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))) # (!\inst_ALU|Add0~73  & (((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][26]~q )) # 
// (GND)))
// \inst_ALU|Add0~76  = CARRY(((!\inst_ALU|Add0~73 ) # (!\inst_registerBench|regBench[2][26]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~73 ),
	.combout(\inst_ALU|Add0~75_combout ),
	.cout(\inst_ALU|Add0~76 ));
// synopsys translate_off
defparam \inst_ALU|Add0~75 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N12
cycloneive_lcell_comb \inst_muxMemtoReg|out[26]~28 (
// Equation(s):
// \inst_muxMemtoReg|out[26]~28_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][26]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~75_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][26]~q ),
	.datad(\inst_ALU|Add0~75_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[26]~28 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N13
dffeas \inst_registerBench|regBench[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[26]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][26] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N30
cycloneive_lcell_comb \inst_ALU|Add0~77 (
// Equation(s):
// \inst_ALU|Add0~77_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][26]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~75_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~75_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_registerBench|regBench[2][26]~q ),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~75_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~77 .lut_mask = 16'hDF80;
defparam \inst_ALU|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N22
cycloneive_lcell_comb \inst_ALU|Add0~78 (
// Equation(s):
// \inst_ALU|Add0~78_combout  = (\inst_ALU|Add0~76  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][27]~q  & VCC))) # (!\inst_ALU|Add0~76  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][27]~q 
// )))))
// \inst_ALU|Add0~79  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][27]~q  & !\inst_ALU|Add0~76 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~76 ),
	.combout(\inst_ALU|Add0~78_combout ),
	.cout(\inst_ALU|Add0~79 ));
// synopsys translate_off
defparam \inst_ALU|Add0~78 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N30
cycloneive_lcell_comb \inst_muxMemtoReg|out[27]~29 (
// Equation(s):
// \inst_muxMemtoReg|out[27]~29_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][27]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~78_combout ))))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][27]~q ),
	.datad(\inst_ALU|Add0~78_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[27]~29 .lut_mask = 16'hD580;
defparam \inst_muxMemtoReg|out[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y23_N31
dffeas \inst_registerBench|regBench[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[27]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][27] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y23_N0
cycloneive_lcell_comb \inst_ALU|Add0~80 (
// Equation(s):
// \inst_ALU|Add0~80_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][27]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~78_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~78_combout ))))

	.dataa(\inst_registerBench|regBench[2][27]~q ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_ALU|Add0~78_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~80 .lut_mask = 16'hBF80;
defparam \inst_ALU|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \inst_ALU|Add0~81 (
// Equation(s):
// \inst_ALU|Add0~81_combout  = (\inst_ALU|Add0~79  & (((!\inst_registerBench|regBench[2][28]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))) # (!\inst_ALU|Add0~79  & (((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][28]~q )) # 
// (GND)))
// \inst_ALU|Add0~82  = CARRY(((!\inst_ALU|Add0~79 ) # (!\inst_registerBench|regBench[2][28]~q )) # (!\inst_instructionMemory|Mux9~2_combout ))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~79 ),
	.combout(\inst_ALU|Add0~81_combout ),
	.cout(\inst_ALU|Add0~82 ));
// synopsys translate_off
defparam \inst_ALU|Add0~81 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N24
cycloneive_lcell_comb \inst_muxMemtoReg|out[28]~30 (
// Equation(s):
// \inst_muxMemtoReg|out[28]~30_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][28]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~81_combout ))))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][28]~q ),
	.datad(\inst_ALU|Add0~81_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[28]~30 .lut_mask = 16'hD580;
defparam \inst_muxMemtoReg|out[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N25
dffeas \inst_registerBench|regBench[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[28]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][28] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneive_lcell_comb \inst_ALU|Add0~83 (
// Equation(s):
// \inst_ALU|Add0~83_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & (\inst_registerBench|regBench[2][28]~q )) # (!\inst_instructionMemory|Mux9~4_combout  & ((\inst_ALU|Add0~81_combout ))))) # 
// (!\inst_programCounter|outAddy [0] & (((\inst_ALU|Add0~81_combout ))))

	.dataa(\inst_registerBench|regBench[2][28]~q ),
	.datab(\inst_ALU|Add0~81_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~83 .lut_mask = 16'hACCC;
defparam \inst_ALU|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N20
cycloneive_lcell_comb \inst_muxMemtoReg|out[29]~31 (
// Equation(s):
// \inst_muxMemtoReg|out[29]~31_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][29]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~84_combout ))))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_instructionMemory|Mux9~4_combout ),
	.datac(\inst_registerBench|regBench[2][29]~q ),
	.datad(\inst_ALU|Add0~84_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[29]~31 .lut_mask = 16'hB380;
defparam \inst_muxMemtoReg|out[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N21
dffeas \inst_registerBench|regBench[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[29]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][29] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N26
cycloneive_lcell_comb \inst_ALU|Add0~84 (
// Equation(s):
// \inst_ALU|Add0~84_combout  = (\inst_ALU|Add0~82  & (\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][29]~q  & VCC))) # (!\inst_ALU|Add0~82  & ((((\inst_instructionMemory|Mux9~2_combout  & \inst_registerBench|regBench[2][29]~q 
// )))))
// \inst_ALU|Add0~85  = CARRY((\inst_instructionMemory|Mux9~2_combout  & (\inst_registerBench|regBench[2][29]~q  & !\inst_ALU|Add0~82 )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(\inst_registerBench|regBench[2][29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~82 ),
	.combout(\inst_ALU|Add0~84_combout ),
	.cout(\inst_ALU|Add0~85 ));
// synopsys translate_off
defparam \inst_ALU|Add0~84 .lut_mask = 16'h8708;
defparam \inst_ALU|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N10
cycloneive_lcell_comb \inst_ALU|Add0~86 (
// Equation(s):
// \inst_ALU|Add0~86_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][29]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~84_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~84_combout ))

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(\inst_ALU|Add0~84_combout ),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_registerBench|regBench[2][29]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~86 .lut_mask = 16'hEC4C;
defparam \inst_ALU|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N18
cycloneive_lcell_comb \inst_muxMemtoReg|out[30]~32 (
// Equation(s):
// \inst_muxMemtoReg|out[30]~32_combout  = (\inst_instructionMemory|Mux9~4_combout  & (((\inst_programCounter|outAddy [0] & \inst_registerBench|regBench[2][30]~q )))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~87_combout ))

	.dataa(\inst_ALU|Add0~87_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][30]~q ),
	.datad(\inst_instructionMemory|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[30]~32 .lut_mask = 16'hC0AA;
defparam \inst_muxMemtoReg|out[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y25_N19
dffeas \inst_registerBench|regBench[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[30]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][30] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N28
cycloneive_lcell_comb \inst_ALU|Add0~87 (
// Equation(s):
// \inst_ALU|Add0~87_combout  = (\inst_ALU|Add0~85  & (((!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][30]~q ))) # (!\inst_ALU|Add0~85  & (((\inst_registerBench|regBench[2][30]~q  & \inst_instructionMemory|Mux9~2_combout )) # 
// (GND)))
// \inst_ALU|Add0~88  = CARRY(((!\inst_ALU|Add0~85 ) # (!\inst_instructionMemory|Mux9~2_combout )) # (!\inst_registerBench|regBench[2][30]~q ))

	.dataa(\inst_registerBench|regBench[2][30]~q ),
	.datab(\inst_instructionMemory|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_ALU|Add0~85 ),
	.combout(\inst_ALU|Add0~87_combout ),
	.cout(\inst_ALU|Add0~88 ));
// synopsys translate_off
defparam \inst_ALU|Add0~87 .lut_mask = 16'h787F;
defparam \inst_ALU|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y25_N0
cycloneive_lcell_comb \inst_ALU|Add0~89 (
// Equation(s):
// \inst_ALU|Add0~89_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][30]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~87_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~87_combout ))

	.dataa(\inst_ALU|Add0~87_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_registerBench|regBench[2][30]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~89 .lut_mask = 16'hEA2A;
defparam \inst_ALU|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N28
cycloneive_lcell_comb \inst_muxMemtoReg|out[31]~33 (
// Equation(s):
// \inst_muxMemtoReg|out[31]~33_combout  = (\inst_instructionMemory|Mux9~4_combout  & (\inst_programCounter|outAddy [0] & (\inst_registerBench|regBench[2][31]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (((\inst_ALU|Add0~90_combout ))))

	.dataa(\inst_instructionMemory|Mux9~4_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_registerBench|regBench[2][31]~q ),
	.datad(\inst_ALU|Add0~90_combout ),
	.cin(gnd),
	.combout(\inst_muxMemtoReg|out[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxMemtoReg|out[31]~33 .lut_mask = 16'hD580;
defparam \inst_muxMemtoReg|out[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N29
dffeas \inst_registerBench|regBench[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxMemtoReg|out[31]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instructionMemory|Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_registerBench|regBench[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_registerBench|regBench[2][31] .is_wysiwyg = "true";
defparam \inst_registerBench|regBench[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N30
cycloneive_lcell_comb \inst_ALU|Add0~90 (
// Equation(s):
// \inst_ALU|Add0~90_combout  = \inst_ALU|Add0~88  $ (((!\inst_registerBench|regBench[2][31]~q ) # (!\inst_instructionMemory|Mux9~2_combout )))

	.dataa(\inst_instructionMemory|Mux9~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_registerBench|regBench[2][31]~q ),
	.cin(\inst_ALU|Add0~88 ),
	.combout(\inst_ALU|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~90 .lut_mask = 16'hA50F;
defparam \inst_ALU|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N14
cycloneive_lcell_comb \inst_ALU|Add0~92 (
// Equation(s):
// \inst_ALU|Add0~92_combout  = (\inst_programCounter|outAddy [0] & ((\inst_instructionMemory|Mux9~4_combout  & ((\inst_registerBench|regBench[2][31]~q ))) # (!\inst_instructionMemory|Mux9~4_combout  & (\inst_ALU|Add0~90_combout )))) # 
// (!\inst_programCounter|outAddy [0] & (\inst_ALU|Add0~90_combout ))

	.dataa(\inst_ALU|Add0~90_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux9~4_combout ),
	.datad(\inst_registerBench|regBench[2][31]~q ),
	.cin(gnd),
	.combout(\inst_ALU|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Add0~92 .lut_mask = 16'hEA2A;
defparam \inst_ALU|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N8
cycloneive_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N15
cycloneive_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneive_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \switches[9]~input (
	.i(switches[9]),
	.ibar(gnd),
	.o(\switches[9]~input_o ));
// synopsys translate_off
defparam \switches[9]~input .bus_hold = "false";
defparam \switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \switches[10]~input (
	.i(switches[10]),
	.ibar(gnd),
	.o(\switches[10]~input_o ));
// synopsys translate_off
defparam \switches[10]~input .bus_hold = "false";
defparam \switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \switches[11]~input (
	.i(switches[11]),
	.ibar(gnd),
	.o(\switches[11]~input_o ));
// synopsys translate_off
defparam \switches[11]~input .bus_hold = "false";
defparam \switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N29
cycloneive_io_ibuf \switches[12]~input (
	.i(switches[12]),
	.ibar(gnd),
	.o(\switches[12]~input_o ));
// synopsys translate_off
defparam \switches[12]~input .bus_hold = "false";
defparam \switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneive_io_ibuf \switches[13]~input (
	.i(switches[13]),
	.ibar(gnd),
	.o(\switches[13]~input_o ));
// synopsys translate_off
defparam \switches[13]~input .bus_hold = "false";
defparam \switches[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \switches[14]~input (
	.i(switches[14]),
	.ibar(gnd),
	.o(\switches[14]~input_o ));
// synopsys translate_off
defparam \switches[14]~input .bus_hold = "false";
defparam \switches[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneive_io_ibuf \switches[15]~input (
	.i(switches[15]),
	.ibar(gnd),
	.o(\switches[15]~input_o ));
// synopsys translate_off
defparam \switches[15]~input .bus_hold = "false";
defparam \switches[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign wire_out1[0] = \wire_out1[0]~output_o ;

assign wire_out1[1] = \wire_out1[1]~output_o ;

assign wire_out1[2] = \wire_out1[2]~output_o ;

assign wire_out1[3] = \wire_out1[3]~output_o ;

assign wire_out1[4] = \wire_out1[4]~output_o ;

assign wire_out1[5] = \wire_out1[5]~output_o ;

assign wire_out1[6] = \wire_out1[6]~output_o ;

assign wire_out2[0] = \wire_out2[0]~output_o ;

assign wire_out2[1] = \wire_out2[1]~output_o ;

assign wire_out2[2] = \wire_out2[2]~output_o ;

assign wire_out2[3] = \wire_out2[3]~output_o ;

assign wire_out2[4] = \wire_out2[4]~output_o ;

assign wire_out2[5] = \wire_out2[5]~output_o ;

assign wire_out2[6] = \wire_out2[6]~output_o ;

assign wire_out3[0] = \wire_out3[0]~output_o ;

assign wire_out3[1] = \wire_out3[1]~output_o ;

assign wire_out3[2] = \wire_out3[2]~output_o ;

assign wire_out3[3] = \wire_out3[3]~output_o ;

assign wire_out3[4] = \wire_out3[4]~output_o ;

assign wire_out3[5] = \wire_out3[5]~output_o ;

assign wire_out3[6] = \wire_out3[6]~output_o ;

assign wire_negative = \wire_negative~output_o ;

assign wire_out_pcsrc[0] = \wire_out_pcsrc[0]~output_o ;

assign wire_out_pcsrc[1] = \wire_out_pcsrc[1]~output_o ;

assign wire_out_pcsrc[2] = \wire_out_pcsrc[2]~output_o ;

assign wire_out_pcsrc[3] = \wire_out_pcsrc[3]~output_o ;

assign wire_out_pcsrc[4] = \wire_out_pcsrc[4]~output_o ;

assign wire_out_pcsrc[5] = \wire_out_pcsrc[5]~output_o ;

assign wire_out_pcsrc[6] = \wire_out_pcsrc[6]~output_o ;

assign wire_out_pcsrc[7] = \wire_out_pcsrc[7]~output_o ;

assign wire_out_pcsrc[8] = \wire_out_pcsrc[8]~output_o ;

assign wire_out_pcsrc[9] = \wire_out_pcsrc[9]~output_o ;

assign wire_out_pcsrc[10] = \wire_out_pcsrc[10]~output_o ;

assign wire_out_pcsrc[11] = \wire_out_pcsrc[11]~output_o ;

assign wire_out_pcsrc[12] = \wire_out_pcsrc[12]~output_o ;

assign wire_out_pcsrc[13] = \wire_out_pcsrc[13]~output_o ;

assign wire_out_pcsrc[14] = \wire_out_pcsrc[14]~output_o ;

assign wire_out_pcsrc[15] = \wire_out_pcsrc[15]~output_o ;

assign wire_out_pcsrc[16] = \wire_out_pcsrc[16]~output_o ;

assign wire_out_pcsrc[17] = \wire_out_pcsrc[17]~output_o ;

assign wire_out_pcsrc[18] = \wire_out_pcsrc[18]~output_o ;

assign wire_out_pcsrc[19] = \wire_out_pcsrc[19]~output_o ;

assign wire_out_pcsrc[20] = \wire_out_pcsrc[20]~output_o ;

assign wire_out_pcsrc[21] = \wire_out_pcsrc[21]~output_o ;

assign wire_out_pcsrc[22] = \wire_out_pcsrc[22]~output_o ;

assign wire_out_pcsrc[23] = \wire_out_pcsrc[23]~output_o ;

assign wire_out_pcsrc[24] = \wire_out_pcsrc[24]~output_o ;

assign wire_out_pcsrc[25] = \wire_out_pcsrc[25]~output_o ;

assign wire_out_pcsrc[26] = \wire_out_pcsrc[26]~output_o ;

assign wire_out_pcsrc[27] = \wire_out_pcsrc[27]~output_o ;

assign wire_out_pcsrc[28] = \wire_out_pcsrc[28]~output_o ;

assign wire_out_pcsrc[29] = \wire_out_pcsrc[29]~output_o ;

assign wire_out_pcsrc[30] = \wire_out_pcsrc[30]~output_o ;

assign wire_out_pcsrc[31] = \wire_out_pcsrc[31]~output_o ;

assign wire_aluOut[0] = \wire_aluOut[0]~output_o ;

assign wire_aluOut[1] = \wire_aluOut[1]~output_o ;

assign wire_aluOut[2] = \wire_aluOut[2]~output_o ;

assign wire_aluOut[3] = \wire_aluOut[3]~output_o ;

assign wire_aluOut[4] = \wire_aluOut[4]~output_o ;

assign wire_aluOut[5] = \wire_aluOut[5]~output_o ;

assign wire_aluOut[6] = \wire_aluOut[6]~output_o ;

assign wire_aluOut[7] = \wire_aluOut[7]~output_o ;

assign wire_aluOut[8] = \wire_aluOut[8]~output_o ;

assign wire_aluOut[9] = \wire_aluOut[9]~output_o ;

assign wire_aluOut[10] = \wire_aluOut[10]~output_o ;

assign wire_aluOut[11] = \wire_aluOut[11]~output_o ;

assign wire_aluOut[12] = \wire_aluOut[12]~output_o ;

assign wire_aluOut[13] = \wire_aluOut[13]~output_o ;

assign wire_aluOut[14] = \wire_aluOut[14]~output_o ;

assign wire_aluOut[15] = \wire_aluOut[15]~output_o ;

assign wire_aluOut[16] = \wire_aluOut[16]~output_o ;

assign wire_aluOut[17] = \wire_aluOut[17]~output_o ;

assign wire_aluOut[18] = \wire_aluOut[18]~output_o ;

assign wire_aluOut[19] = \wire_aluOut[19]~output_o ;

assign wire_aluOut[20] = \wire_aluOut[20]~output_o ;

assign wire_aluOut[21] = \wire_aluOut[21]~output_o ;

assign wire_aluOut[22] = \wire_aluOut[22]~output_o ;

assign wire_aluOut[23] = \wire_aluOut[23]~output_o ;

assign wire_aluOut[24] = \wire_aluOut[24]~output_o ;

assign wire_aluOut[25] = \wire_aluOut[25]~output_o ;

assign wire_aluOut[26] = \wire_aluOut[26]~output_o ;

assign wire_aluOut[27] = \wire_aluOut[27]~output_o ;

assign wire_aluOut[28] = \wire_aluOut[28]~output_o ;

assign wire_aluOut[29] = \wire_aluOut[29]~output_o ;

assign wire_aluOut[30] = \wire_aluOut[30]~output_o ;

assign wire_aluOut[31] = \wire_aluOut[31]~output_o ;

assign wire_RAMOutput[0] = \wire_RAMOutput[0]~output_o ;

assign wire_RAMOutput[1] = \wire_RAMOutput[1]~output_o ;

assign wire_RAMOutput[2] = \wire_RAMOutput[2]~output_o ;

assign wire_RAMOutput[3] = \wire_RAMOutput[3]~output_o ;

assign wire_RAMOutput[4] = \wire_RAMOutput[4]~output_o ;

assign wire_RAMOutput[5] = \wire_RAMOutput[5]~output_o ;

assign wire_RAMOutput[6] = \wire_RAMOutput[6]~output_o ;

assign wire_RAMOutput[7] = \wire_RAMOutput[7]~output_o ;

assign wire_RAMOutput[8] = \wire_RAMOutput[8]~output_o ;

assign wire_RAMOutput[9] = \wire_RAMOutput[9]~output_o ;

assign wire_RAMOutput[10] = \wire_RAMOutput[10]~output_o ;

assign wire_RAMOutput[11] = \wire_RAMOutput[11]~output_o ;

assign wire_RAMOutput[12] = \wire_RAMOutput[12]~output_o ;

assign wire_RAMOutput[13] = \wire_RAMOutput[13]~output_o ;

assign wire_RAMOutput[14] = \wire_RAMOutput[14]~output_o ;

assign wire_RAMOutput[15] = \wire_RAMOutput[15]~output_o ;

assign wire_RAMOutput[16] = \wire_RAMOutput[16]~output_o ;

assign wire_RAMOutput[17] = \wire_RAMOutput[17]~output_o ;

assign wire_RAMOutput[18] = \wire_RAMOutput[18]~output_o ;

assign wire_RAMOutput[19] = \wire_RAMOutput[19]~output_o ;

assign wire_RAMOutput[20] = \wire_RAMOutput[20]~output_o ;

assign wire_RAMOutput[21] = \wire_RAMOutput[21]~output_o ;

assign wire_RAMOutput[22] = \wire_RAMOutput[22]~output_o ;

assign wire_RAMOutput[23] = \wire_RAMOutput[23]~output_o ;

assign wire_RAMOutput[24] = \wire_RAMOutput[24]~output_o ;

assign wire_RAMOutput[25] = \wire_RAMOutput[25]~output_o ;

assign wire_RAMOutput[26] = \wire_RAMOutput[26]~output_o ;

assign wire_RAMOutput[27] = \wire_RAMOutput[27]~output_o ;

assign wire_RAMOutput[28] = \wire_RAMOutput[28]~output_o ;

assign wire_RAMOutput[29] = \wire_RAMOutput[29]~output_o ;

assign wire_RAMOutput[30] = \wire_RAMOutput[30]~output_o ;

assign wire_RAMOutput[31] = \wire_RAMOutput[31]~output_o ;

assign wire_out_memtoreg[0] = \wire_out_memtoreg[0]~output_o ;

assign wire_out_memtoreg[1] = \wire_out_memtoreg[1]~output_o ;

assign wire_out_memtoreg[2] = \wire_out_memtoreg[2]~output_o ;

assign wire_out_memtoreg[3] = \wire_out_memtoreg[3]~output_o ;

assign wire_out_memtoreg[4] = \wire_out_memtoreg[4]~output_o ;

assign wire_out_memtoreg[5] = \wire_out_memtoreg[5]~output_o ;

assign wire_out_memtoreg[6] = \wire_out_memtoreg[6]~output_o ;

assign wire_out_memtoreg[7] = \wire_out_memtoreg[7]~output_o ;

assign wire_out_memtoreg[8] = \wire_out_memtoreg[8]~output_o ;

assign wire_out_memtoreg[9] = \wire_out_memtoreg[9]~output_o ;

assign wire_out_memtoreg[10] = \wire_out_memtoreg[10]~output_o ;

assign wire_out_memtoreg[11] = \wire_out_memtoreg[11]~output_o ;

assign wire_out_memtoreg[12] = \wire_out_memtoreg[12]~output_o ;

assign wire_out_memtoreg[13] = \wire_out_memtoreg[13]~output_o ;

assign wire_out_memtoreg[14] = \wire_out_memtoreg[14]~output_o ;

assign wire_out_memtoreg[15] = \wire_out_memtoreg[15]~output_o ;

assign wire_out_memtoreg[16] = \wire_out_memtoreg[16]~output_o ;

assign wire_out_memtoreg[17] = \wire_out_memtoreg[17]~output_o ;

assign wire_out_memtoreg[18] = \wire_out_memtoreg[18]~output_o ;

assign wire_out_memtoreg[19] = \wire_out_memtoreg[19]~output_o ;

assign wire_out_memtoreg[20] = \wire_out_memtoreg[20]~output_o ;

assign wire_out_memtoreg[21] = \wire_out_memtoreg[21]~output_o ;

assign wire_out_memtoreg[22] = \wire_out_memtoreg[22]~output_o ;

assign wire_out_memtoreg[23] = \wire_out_memtoreg[23]~output_o ;

assign wire_out_memtoreg[24] = \wire_out_memtoreg[24]~output_o ;

assign wire_out_memtoreg[25] = \wire_out_memtoreg[25]~output_o ;

assign wire_out_memtoreg[26] = \wire_out_memtoreg[26]~output_o ;

assign wire_out_memtoreg[27] = \wire_out_memtoreg[27]~output_o ;

assign wire_out_memtoreg[28] = \wire_out_memtoreg[28]~output_o ;

assign wire_out_memtoreg[29] = \wire_out_memtoreg[29]~output_o ;

assign wire_out_memtoreg[30] = \wire_out_memtoreg[30]~output_o ;

assign wire_out_memtoreg[31] = \wire_out_memtoreg[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
