# Hi there, I'm [Your Name] ğŸ‘‹

I am a **B.Tech Electronics Engineering** student at **VIT Chennai**, specializing in **VLSI Design & Technology** (Class of 2028). I am passionate about the intersection of high-performance hardware architecture and intelligent software systems.

---

### ğŸš€ Current Focus & Projects
- **VLSI & Architecture:** Architecting a RISC-V based System-on-Chip (SoC) for the **1-TOPS initiative**.
- **Automation:** Developing **Perl-based automation** scripts for Verilog generation of FIR filters and arithmetic units.
- **Generative AI:** Implementing **SGMSE+** (Generative Speech Enhancement) using PyTorch and diffusion models.
- **Cybersecurity:** Developing an **Agentic Honey-Pot** for automated scam detection and data extraction.

### ğŸ› ï¸ Technical Toolkit
- **Hardware:** Verilog, RTL Design, Vivado, RISC-V Toolchain
- **Software:** Python (PyTorch, AI/ML), C++, Perl, Bash
- **Specializations:** Signal Processing (DOA Estimation), Adaptive Power Management, VLSI Design

### ğŸ† Recent Highlights
- **Summit Representative:** Represented the startup **Oorva** at the **Tamil Nadu Global Tourism Summit (TNGTS 2026)**.
- **Academic Standing:** Currently maintaining a **8.69 CGPA**.
- **Leadership:** Co-organized the **RAG (Retrieval-Augmented Generation) Workshop** for the AI Club and BIS Standards Club.
- **Open Source:** Active contributor to the hardware ecosystem; gearing up for **GSoC 2026** (FOSSi Foundation).

### ğŸ“Š GitHub Stats
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=RKNAGA18&show_icons=true&theme=dracula)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=RKNAGA18&layout=compact&theme=dracula)

---

### ğŸ“« Connect with Me
- **LinkedIn:** [linkedin.com/in/rnagaarjun18](https://linkedin.com/in/rnagaarjun18)
- **Portfolio:** [https://rknaga18.github.io/personeweb/]
- **Email:** rknarjun396@gmail.com

*"Building the future of silicon, one gate at a time."*
