---
area: ucla
quarter: Y3Q1
created: 2024-01-30 17:23
updated: Tuesday 30th January 2024 17:23:58
course: CS M151B
ðŸ“• courses:
parent: CS M151B

title: 7 - RISC-V Circuitry

layout: note

---
## Instructions
- Reduced ISA ![[Pasted image 20240125174945.png]]
- Implementation
	- ![[Pasted image 20240125175002.png]]
## Datapath
- basic datapath ![[Pasted image 20240130172907.png]]
### Next PC Calc
- ![[Pasted image 20240130172931.png]]
### Reg File
- ![[Pasted image 20240130172955.png]]
### Branching
- ![[Pasted image 20240130173024.png]]
## Memory Path
- ![[Pasted image 20240130173046.png]]
## CPU Path
- opcodes sent to control logic -> output to mux select and reg select![[Pasted image 20240130173101.png]]
### OP Decoding
- ![[Pasted image 20240130173237.png]]
- ALU ops ![[Pasted image 20240130173256.png]]
