// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/19/2024 09:36:48"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CLK_MISC (
	clk,
	clk_1hz,
	clk_05hz,
	clk_2hz);
input 	clk;
inout 	clk_1hz;
inout 	clk_05hz;
inout 	clk_2hz;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \Add0~50_combout ;
wire \Add0~52 ;
wire \Add0~52COUT1_148 ;
wire \Add0~55_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_149 ;
wire \Add0~40_combout ;
wire \Add0~0_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_141 ;
wire \Add0~5_combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_142 ;
wire \Add0~10_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_143 ;
wire \Add0~15_combout ;
wire \Add0~17 ;
wire \Add0~25_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_144 ;
wire \Add0~30_combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_145 ;
wire \Add0~20_combout ;
wire \Add0~22 ;
wire \Add0~22COUT1_146 ;
wire \Add0~35_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_147 ;
wire \Add0~45_combout ;
wire \Add0~47 ;
wire \Add0~42 ;
wire \Add0~42COUT1_150 ;
wire \Add0~60_combout ;
wire \Add0~62 ;
wire \Add0~62COUT1_151 ;
wire \Add0~65_combout ;
wire \Add0~67 ;
wire \Add0~70_combout ;
wire \Add0~72 ;
wire \Add0~72COUT1_152 ;
wire \Add0~75_combout ;
wire \Add0~77 ;
wire \Add0~77COUT1_153 ;
wire \Add0~80_combout ;
wire \Add0~82 ;
wire \Add0~82COUT1_154 ;
wire \Add0~97COUT1_155 ;
wire \Add0~87 ;
wire \Add0~90_combout ;
wire \Add0~95_combout ;
wire \Add0~97 ;
wire \Add0~85_combout ;
wire \Equal0~5 ;
wire \Add0~92 ;
wire \Add0~92COUT1_156 ;
wire \Add0~100_combout ;
wire \Add0~102 ;
wire \Add0~102COUT1_157 ;
wire \Add0~105_combout ;
wire \Add0~107 ;
wire \Add0~107COUT1_158 ;
wire \Add0~110_combout ;
wire \Add0~112 ;
wire \Add0~112COUT1_159 ;
wire \Add0~115_combout ;
wire \Equal0~6 ;
wire \Add0~117 ;
wire \Add0~120_combout ;
wire \Add0~122 ;
wire \Add0~122COUT1_160 ;
wire \Add0~125_combout ;
wire \Add0~127 ;
wire \Add0~127COUT1_161 ;
wire \Add0~130_combout ;
wire \Add0~132 ;
wire \Add0~132COUT1_162 ;
wire \Add0~135_combout ;
wire \Equal0~7 ;
wire \Equal0~3 ;
wire \Equal0~0 ;
wire \Equal0~2 ;
wire \Equal0~1 ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \clk_1hz~reg0_regout ;
wire \Add1~45_combout ;
wire \Add1~47 ;
wire \Add1~47COUT1_148 ;
wire \Add1~50_combout ;
wire \Add1~52 ;
wire \Add1~52COUT1_149 ;
wire \Add1~55_combout ;
wire \Add1~0_combout ;
wire \Add1~2 ;
wire \Add1~2COUT1_141 ;
wire \Add1~5_combout ;
wire \Add1~7 ;
wire \Add1~7COUT1_142 ;
wire \Add1~10_combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_143 ;
wire \Add1~15_combout ;
wire \Add1~17 ;
wire \Add1~25_combout ;
wire \Add1~27 ;
wire \Add1~27COUT1_144 ;
wire \Add1~30_combout ;
wire \Add1~32 ;
wire \Add1~32COUT1_145 ;
wire \Add1~35_combout ;
wire \Add1~37 ;
wire \Add1~37COUT1_146 ;
wire \Add1~20_combout ;
wire \Add1~22 ;
wire \Add1~22COUT1_147 ;
wire \Add1~40_combout ;
wire \Add1~42 ;
wire \Add1~57 ;
wire \Add1~57COUT1_150 ;
wire \Add1~60_combout ;
wire \Add1~62 ;
wire \Add1~62COUT1_151 ;
wire \Add1~65_combout ;
wire \Add1~67 ;
wire \Add1~70_combout ;
wire \Add1~72 ;
wire \Add1~72COUT1_152 ;
wire \Add1~75_combout ;
wire \Add1~77 ;
wire \Add1~77COUT1_153 ;
wire \Add1~92COUT1_154 ;
wire \Add1~82COUT1_155 ;
wire \Add1~97 ;
wire \Add1~85_combout ;
wire \Add1~90_combout ;
wire \Add1~92 ;
wire \Add1~80_combout ;
wire \Add1~82 ;
wire \Add1~95_combout ;
wire \Equal1~5 ;
wire \Add1~87 ;
wire \Add1~87COUT1_156 ;
wire \Add1~100_combout ;
wire \Add1~102 ;
wire \Add1~102COUT1_157 ;
wire \Add1~105_combout ;
wire \Add1~107 ;
wire \Add1~107COUT1_158 ;
wire \Add1~110_combout ;
wire \Add1~112 ;
wire \Add1~112COUT1_159 ;
wire \Add1~115_combout ;
wire \Add1~117 ;
wire \Add1~127COUT1_160 ;
wire \Add1~122 ;
wire \Add1~122COUT1_161 ;
wire \Add1~130_combout ;
wire \Add1~132 ;
wire \Add1~132COUT1_162 ;
wire \Add1~135_combout ;
wire \Add1~125_combout ;
wire \Add1~127 ;
wire \Add1~120_combout ;
wire \Equal1~7 ;
wire \Equal1~6_combout ;
wire \Equal1~3_combout ;
wire \Equal1~1 ;
wire \Equal1~2 ;
wire \Equal1~0 ;
wire \Equal1~4_combout ;
wire \Equal1~8_combout ;
wire \clk_05hz~reg0_regout ;
wire \Add2~135_combout ;
wire \Add2~137 ;
wire \Add2~137COUT1_141 ;
wire \Add2~130_combout ;
wire \Add2~132 ;
wire \Add2~132COUT1_142 ;
wire \Add2~125_combout ;
wire \Add2~127 ;
wire \Add2~127COUT1_143 ;
wire \Add2~120_combout ;
wire \Add2~122 ;
wire \Add2~115_combout ;
wire \Add2~117 ;
wire \Add2~117COUT1_144 ;
wire \Add2~100_combout ;
wire \Add2~102 ;
wire \Add2~102COUT1_145 ;
wire \Add2~110_combout ;
wire \Add2~112 ;
wire \Add2~112COUT1_146 ;
wire \Add2~105_combout ;
wire \Add2~107 ;
wire \Add2~107COUT1_147 ;
wire \Add2~95_combout ;
wire \Add2~97 ;
wire \Add2~90_combout ;
wire \Add2~92 ;
wire \Add2~92COUT1_148 ;
wire \Add2~85_combout ;
wire \Add2~87 ;
wire \Add2~87COUT1_149 ;
wire \Add2~80_combout ;
wire \Equal2~5 ;
wire \Equal2~6 ;
wire \Equal2~7 ;
wire \Add2~82 ;
wire \Add2~82COUT1_150 ;
wire \Add2~70_combout ;
wire \Add2~72 ;
wire \Add2~72COUT1_151 ;
wire \Add2~65_combout ;
wire \Add2~67 ;
wire \Add2~75_combout ;
wire \Add2~77 ;
wire \Add2~77COUT1_152 ;
wire \Add2~60_combout ;
wire \Add2~62 ;
wire \Add2~62COUT1_153 ;
wire \Add2~57COUT1_154 ;
wire \Add2~52 ;
wire \Add2~52COUT1_155 ;
wire \Add2~45_combout ;
wire \Add2~47 ;
wire \Add2~40_combout ;
wire \Add2~55_combout ;
wire \Add2~57 ;
wire \Add2~50_combout ;
wire \Equal2~2 ;
wire \Equal2~3 ;
wire \Add2~42 ;
wire \Add2~42COUT1_156 ;
wire \Add2~30_combout ;
wire \Add2~32 ;
wire \Add2~32COUT1_157 ;
wire \Add2~25_combout ;
wire \Add2~27 ;
wire \Add2~27COUT1_158 ;
wire \Add2~37 ;
wire \Add2~37COUT1_159 ;
wire \Add2~20_combout ;
wire \Add2~35_combout ;
wire \Equal2~1 ;
wire \Add2~22 ;
wire \Add2~15_combout ;
wire \Add2~17 ;
wire \Add2~17COUT1_160 ;
wire \Add2~10_combout ;
wire \Add2~12 ;
wire \Add2~12COUT1_161 ;
wire \Add2~5_combout ;
wire \Add2~7 ;
wire \Add2~7COUT1_162 ;
wire \Add2~0_combout ;
wire \Equal2~0 ;
wire \Equal2~4_combout ;
wire \Equal2~8_combout ;
wire \clk_2hz~reg0_regout ;
wire [27:0] contador_1hz;
wire [27:0] contador_05hz;
wire [27:0] contador_2hz;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (contador_1hz[9] $ ((\Add0~47 )))
// \Add0~52  = CARRY(((!\Add0~47 ) # (!contador_1hz[9])))
// \Add0~52COUT1_148  = CARRY(((!\Add0~47 ) # (!contador_1hz[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_148 ));
// synopsys translate_off
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "3c3f";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \contador_1hz[9] (
// Equation(s):
// contador_1hz[9] = DFFEAS((((\Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[9] .lut_mask = "ff00";
defparam \contador_1hz[9] .operation_mode = "normal";
defparam \contador_1hz[9] .output_mode = "reg_only";
defparam \contador_1hz[9] .register_cascade_mode = "off";
defparam \contador_1hz[9] .sum_lutc_input = "datac";
defparam \contador_1hz[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = (contador_1hz[10] $ ((!(!\Add0~47  & \Add0~52 ) # (\Add0~47  & \Add0~52COUT1_148 ))))
// \Add0~57  = CARRY(((contador_1hz[10] & !\Add0~52 )))
// \Add0~57COUT1_149  = CARRY(((contador_1hz[10] & !\Add0~52COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_149 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "c30c";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \contador_1hz[10] (
// Equation(s):
// contador_1hz[10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[10] .lut_mask = "0000";
defparam \contador_1hz[10] .operation_mode = "normal";
defparam \contador_1hz[10] .output_mode = "reg_only";
defparam \contador_1hz[10] .register_cascade_mode = "off";
defparam \contador_1hz[10] .sum_lutc_input = "datac";
defparam \contador_1hz[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = contador_1hz[11] $ (((((!\Add0~47  & \Add0~57 ) # (\Add0~47  & \Add0~57COUT1_149 )))))
// \Add0~42  = CARRY(((!\Add0~57 )) # (!contador_1hz[11]))
// \Add0~42COUT1_150  = CARRY(((!\Add0~57COUT1_149 )) # (!contador_1hz[11]))

	.clk(gnd),
	.dataa(contador_1hz[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_150 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "5a5f";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \contador_1hz[11] (
// Equation(s):
// contador_1hz[11] = DFFEAS((((\Add0~40_combout  & !\Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~40_combout ),
	.datad(\Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[11] .lut_mask = "00f0";
defparam \contador_1hz[11] .operation_mode = "normal";
defparam \contador_1hz[11] .output_mode = "reg_only";
defparam \contador_1hz[11] .register_cascade_mode = "off";
defparam \contador_1hz[11] .sum_lutc_input = "datac";
defparam \contador_1hz[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ((!contador_1hz[0]))
// \Add0~2  = CARRY(((contador_1hz[0])))
// \Add0~2COUT1_141  = CARRY(((contador_1hz[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_141 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = "33cc";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \contador_1hz[0] (
// Equation(s):
// contador_1hz[0] = DFFEAS((\Add0~0_combout  & (((!\Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~0_combout ),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[0] .lut_mask = "0a0a";
defparam \contador_1hz[0] .operation_mode = "normal";
defparam \contador_1hz[0] .output_mode = "reg_only";
defparam \contador_1hz[0] .register_cascade_mode = "off";
defparam \contador_1hz[0] .sum_lutc_input = "datac";
defparam \contador_1hz[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (contador_1hz[1] $ ((\Add0~2 )))
// \Add0~7  = CARRY(((!\Add0~2 ) # (!contador_1hz[1])))
// \Add0~7COUT1_142  = CARRY(((!\Add0~2COUT1_141 ) # (!contador_1hz[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_142 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "3c3f";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \contador_1hz[1] (
// Equation(s):
// \Equal0~0  = (!contador_1hz[3] & (!contador_1hz[0] & (!contador_1hz[1] & !contador_1hz[2])))
// contador_1hz[1] = DFFEAS(\Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[3]),
	.datab(contador_1hz[0]),
	.datac(\Add0~5_combout ),
	.datad(contador_1hz[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(contador_1hz[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[1] .lut_mask = "0001";
defparam \contador_1hz[1] .operation_mode = "normal";
defparam \contador_1hz[1] .output_mode = "reg_and_comb";
defparam \contador_1hz[1] .register_cascade_mode = "off";
defparam \contador_1hz[1] .sum_lutc_input = "qfbk";
defparam \contador_1hz[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = contador_1hz[2] $ ((((!\Add0~7 ))))
// \Add0~12  = CARRY((contador_1hz[2] & ((!\Add0~7 ))))
// \Add0~12COUT1_143  = CARRY((contador_1hz[2] & ((!\Add0~7COUT1_142 ))))

	.clk(gnd),
	.dataa(contador_1hz[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_143 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .lut_mask = "a50a";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \contador_1hz[2] (
// Equation(s):
// contador_1hz[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[2] .lut_mask = "0000";
defparam \contador_1hz[2] .operation_mode = "normal";
defparam \contador_1hz[2] .output_mode = "reg_only";
defparam \contador_1hz[2] .register_cascade_mode = "off";
defparam \contador_1hz[2] .sum_lutc_input = "datac";
defparam \contador_1hz[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (contador_1hz[3] $ ((\Add0~12 )))
// \Add0~17  = CARRY(((!\Add0~12COUT1_143 ) # (!contador_1hz[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(\Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .lut_mask = "3c3f";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \contador_1hz[3] (
// Equation(s):
// contador_1hz[3] = DFFEAS((((\Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[3] .lut_mask = "ff00";
defparam \contador_1hz[3] .operation_mode = "normal";
defparam \contador_1hz[3] .output_mode = "reg_only";
defparam \contador_1hz[3] .register_cascade_mode = "off";
defparam \contador_1hz[3] .sum_lutc_input = "datac";
defparam \contador_1hz[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (contador_1hz[4] $ ((!\Add0~17 )))
// \Add0~27  = CARRY(((contador_1hz[4] & !\Add0~17 )))
// \Add0~27COUT1_144  = CARRY(((contador_1hz[4] & !\Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_144 ));
// synopsys translate_off
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "c30c";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \contador_1hz[4] (
// Equation(s):
// \Equal0~1  = (contador_1hz[6] & (!contador_1hz[7] & (!contador_1hz[4] & !contador_1hz[5])))
// contador_1hz[4] = DFFEAS(\Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[6]),
	.datab(contador_1hz[7]),
	.datac(\Add0~25_combout ),
	.datad(contador_1hz[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(contador_1hz[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[4] .lut_mask = "0002";
defparam \contador_1hz[4] .operation_mode = "normal";
defparam \contador_1hz[4] .output_mode = "reg_and_comb";
defparam \contador_1hz[4] .register_cascade_mode = "off";
defparam \contador_1hz[4] .sum_lutc_input = "qfbk";
defparam \contador_1hz[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = contador_1hz[5] $ (((((!\Add0~17  & \Add0~27 ) # (\Add0~17  & \Add0~27COUT1_144 )))))
// \Add0~32  = CARRY(((!\Add0~27 )) # (!contador_1hz[5]))
// \Add0~32COUT1_145  = CARRY(((!\Add0~27COUT1_144 )) # (!contador_1hz[5]))

	.clk(gnd),
	.dataa(contador_1hz[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_145 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "5a5f";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \contador_1hz[5] (
// Equation(s):
// contador_1hz[5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[5] .lut_mask = "0000";
defparam \contador_1hz[5] .operation_mode = "normal";
defparam \contador_1hz[5] .output_mode = "reg_only";
defparam \contador_1hz[5] .register_cascade_mode = "off";
defparam \contador_1hz[5] .sum_lutc_input = "datac";
defparam \contador_1hz[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (contador_1hz[6] $ ((!(!\Add0~17  & \Add0~32 ) # (\Add0~17  & \Add0~32COUT1_145 ))))
// \Add0~22  = CARRY(((contador_1hz[6] & !\Add0~32 )))
// \Add0~22COUT1_146  = CARRY(((contador_1hz[6] & !\Add0~32COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_146 ));
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "c30c";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \contador_1hz[6] (
// Equation(s):
// contador_1hz[6] = DFFEAS((((\Add0~20_combout  & !\Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~20_combout ),
	.datad(\Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[6] .lut_mask = "00f0";
defparam \contador_1hz[6] .operation_mode = "normal";
defparam \contador_1hz[6] .output_mode = "reg_only";
defparam \contador_1hz[6] .register_cascade_mode = "off";
defparam \contador_1hz[6] .sum_lutc_input = "datac";
defparam \contador_1hz[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (contador_1hz[7] $ (((!\Add0~17  & \Add0~22 ) # (\Add0~17  & \Add0~22COUT1_146 ))))
// \Add0~37  = CARRY(((!\Add0~22 ) # (!contador_1hz[7])))
// \Add0~37COUT1_147  = CARRY(((!\Add0~22COUT1_146 ) # (!contador_1hz[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_147 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "3c3f";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \contador_1hz[7] (
// Equation(s):
// contador_1hz[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[7] .lut_mask = "0000";
defparam \contador_1hz[7] .operation_mode = "normal";
defparam \contador_1hz[7] .output_mode = "reg_only";
defparam \contador_1hz[7] .register_cascade_mode = "off";
defparam \contador_1hz[7] .sum_lutc_input = "datac";
defparam \contador_1hz[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = contador_1hz[8] $ ((((!(!\Add0~17  & \Add0~37 ) # (\Add0~17  & \Add0~37COUT1_147 )))))
// \Add0~47  = CARRY((contador_1hz[8] & ((!\Add0~37COUT1_147 ))))

	.clk(gnd),
	.dataa(contador_1hz[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(\Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "a50a";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \contador_1hz[8] (
// Equation(s):
// \Equal0~2  = (contador_1hz[11] & (!contador_1hz[10] & (!contador_1hz[8] & !contador_1hz[9])))
// contador_1hz[8] = DFFEAS(\Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[11]),
	.datab(contador_1hz[10]),
	.datac(\Add0~45_combout ),
	.datad(contador_1hz[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(contador_1hz[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[8] .lut_mask = "0002";
defparam \contador_1hz[8] .operation_mode = "normal";
defparam \contador_1hz[8] .output_mode = "reg_and_comb";
defparam \contador_1hz[8] .register_cascade_mode = "off";
defparam \contador_1hz[8] .sum_lutc_input = "qfbk";
defparam \contador_1hz[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = contador_1hz[12] $ ((((!(!\Add0~47  & \Add0~42 ) # (\Add0~47  & \Add0~42COUT1_150 )))))
// \Add0~62  = CARRY((contador_1hz[12] & ((!\Add0~42 ))))
// \Add0~62COUT1_151  = CARRY((contador_1hz[12] & ((!\Add0~42COUT1_150 ))))

	.clk(gnd),
	.dataa(contador_1hz[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~62 ),
	.cout1(\Add0~62COUT1_151 ));
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "a50a";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \contador_1hz[12] (
// Equation(s):
// contador_1hz[12] = DFFEAS((((\Add0~60_combout  & !\Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~60_combout ),
	.datad(\Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[12] .lut_mask = "00f0";
defparam \contador_1hz[12] .operation_mode = "normal";
defparam \contador_1hz[12] .output_mode = "reg_only";
defparam \contador_1hz[12] .register_cascade_mode = "off";
defparam \contador_1hz[12] .sum_lutc_input = "datac";
defparam \contador_1hz[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = (contador_1hz[13] $ (((!\Add0~47  & \Add0~62 ) # (\Add0~47  & \Add0~62COUT1_151 ))))
// \Add0~67  = CARRY(((!\Add0~62COUT1_151 ) # (!contador_1hz[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~62 ),
	.cin1(\Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(\Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~65 .cin0_used = "true";
defparam \Add0~65 .cin1_used = "true";
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "3c3f";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \contador_1hz[13] (
// Equation(s):
// contador_1hz[13] = DFFEAS((((!\Equal0~8_combout  & \Add0~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[13] .lut_mask = "0f00";
defparam \contador_1hz[13] .operation_mode = "normal";
defparam \contador_1hz[13] .output_mode = "reg_only";
defparam \contador_1hz[13] .register_cascade_mode = "off";
defparam \contador_1hz[13] .sum_lutc_input = "datac";
defparam \contador_1hz[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = contador_1hz[14] $ ((((!\Add0~67 ))))
// \Add0~72  = CARRY((contador_1hz[14] & ((!\Add0~67 ))))
// \Add0~72COUT1_152  = CARRY((contador_1hz[14] & ((!\Add0~67 ))))

	.clk(gnd),
	.dataa(contador_1hz[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~72 ),
	.cout1(\Add0~72COUT1_152 ));
// synopsys translate_off
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "a50a";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \contador_1hz[14] (
// Equation(s):
// contador_1hz[14] = DFFEAS((((!\Equal0~8_combout  & \Add0~70_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[14] .lut_mask = "0f00";
defparam \contador_1hz[14] .operation_mode = "normal";
defparam \contador_1hz[14] .output_mode = "reg_only";
defparam \contador_1hz[14] .register_cascade_mode = "off";
defparam \contador_1hz[14] .sum_lutc_input = "datac";
defparam \contador_1hz[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (contador_1hz[15] $ (((!\Add0~67  & \Add0~72 ) # (\Add0~67  & \Add0~72COUT1_152 ))))
// \Add0~77  = CARRY(((!\Add0~72 ) # (!contador_1hz[15])))
// \Add0~77COUT1_153  = CARRY(((!\Add0~72COUT1_152 ) # (!contador_1hz[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~67 ),
	.cin0(\Add0~72 ),
	.cin1(\Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_153 ));
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "3c3f";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \contador_1hz[15] (
// Equation(s):
// \Equal0~3  = (contador_1hz[14] & (contador_1hz[12] & (!contador_1hz[15] & contador_1hz[13])))
// contador_1hz[15] = DFFEAS(\Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[14]),
	.datab(contador_1hz[12]),
	.datac(\Add0~75_combout ),
	.datad(contador_1hz[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3 ),
	.regout(contador_1hz[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[15] .lut_mask = "0800";
defparam \contador_1hz[15] .operation_mode = "normal";
defparam \contador_1hz[15] .output_mode = "reg_and_comb";
defparam \contador_1hz[15] .register_cascade_mode = "off";
defparam \contador_1hz[15] .sum_lutc_input = "qfbk";
defparam \contador_1hz[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (contador_1hz[16] $ ((!(!\Add0~67  & \Add0~77 ) # (\Add0~67  & \Add0~77COUT1_153 ))))
// \Add0~82  = CARRY(((contador_1hz[16] & !\Add0~77 )))
// \Add0~82COUT1_154  = CARRY(((contador_1hz[16] & !\Add0~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~67 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_154 ));
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "c30c";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \contador_1hz[16] (
// Equation(s):
// contador_1hz[16] = DFFEAS((((!\Equal0~8_combout  & \Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[16] .lut_mask = "0f00";
defparam \contador_1hz[16] .operation_mode = "normal";
defparam \contador_1hz[16] .output_mode = "reg_only";
defparam \contador_1hz[16] .register_cascade_mode = "off";
defparam \contador_1hz[16] .sum_lutc_input = "datac";
defparam \contador_1hz[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = contador_1hz[17] $ (((((!\Add0~67  & \Add0~82 ) # (\Add0~67  & \Add0~82COUT1_154 )))))
// \Add0~97  = CARRY(((!\Add0~82 )) # (!contador_1hz[17]))
// \Add0~97COUT1_155  = CARRY(((!\Add0~82COUT1_154 )) # (!contador_1hz[17]))

	.clk(gnd),
	.dataa(contador_1hz[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~67 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~97 ),
	.cout1(\Add0~97COUT1_155 ));
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "5a5f";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = (contador_1hz[18] $ ((!(!\Add0~67  & \Add0~97 ) # (\Add0~67  & \Add0~97COUT1_155 ))))
// \Add0~87  = CARRY(((contador_1hz[18] & !\Add0~97COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~67 ),
	.cin0(\Add0~97 ),
	.cin1(\Add0~97COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(\Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~85 .cin0_used = "true";
defparam \Add0~85 .cin1_used = "true";
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "c30c";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
maxii_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = (contador_1hz[19] $ ((\Add0~87 )))
// \Add0~92  = CARRY(((!\Add0~87 ) # (!contador_1hz[19])))
// \Add0~92COUT1_156  = CARRY(((!\Add0~87 ) # (!contador_1hz[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_156 ));
// synopsys translate_off
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "3c3f";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \contador_1hz[19] (
// Equation(s):
// contador_1hz[19] = DFFEAS((((!\Equal0~8_combout  & \Add0~90_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[19] .lut_mask = "0f00";
defparam \contador_1hz[19] .operation_mode = "normal";
defparam \contador_1hz[19] .output_mode = "reg_only";
defparam \contador_1hz[19] .register_cascade_mode = "off";
defparam \contador_1hz[19] .sum_lutc_input = "datac";
defparam \contador_1hz[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \contador_1hz[17] (
// Equation(s):
// \Equal0~5  = (contador_1hz[18] & (contador_1hz[19] & (!contador_1hz[17] & contador_1hz[16])))
// contador_1hz[17] = DFFEAS(\Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[18]),
	.datab(contador_1hz[19]),
	.datac(\Add0~95_combout ),
	.datad(contador_1hz[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5 ),
	.regout(contador_1hz[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[17] .lut_mask = "0800";
defparam \contador_1hz[17] .operation_mode = "normal";
defparam \contador_1hz[17] .output_mode = "reg_and_comb";
defparam \contador_1hz[17] .register_cascade_mode = "off";
defparam \contador_1hz[17] .sum_lutc_input = "qfbk";
defparam \contador_1hz[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \contador_1hz[18] (
// Equation(s):
// contador_1hz[18] = DFFEAS((((!\Equal0~8_combout  & \Add0~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[18] .lut_mask = "0f00";
defparam \contador_1hz[18] .operation_mode = "normal";
defparam \contador_1hz[18] .output_mode = "reg_only";
defparam \contador_1hz[18] .register_cascade_mode = "off";
defparam \contador_1hz[18] .sum_lutc_input = "datac";
defparam \contador_1hz[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N1
maxii_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = (contador_1hz[20] $ ((!(!\Add0~87  & \Add0~92 ) # (\Add0~87  & \Add0~92COUT1_156 ))))
// \Add0~102  = CARRY(((contador_1hz[20] & !\Add0~92 )))
// \Add0~102COUT1_157  = CARRY(((contador_1hz[20] & !\Add0~92COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_157 ));
// synopsys translate_off
defparam \Add0~100 .cin0_used = "true";
defparam \Add0~100 .cin1_used = "true";
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "c30c";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \contador_1hz[20] (
// Equation(s):
// contador_1hz[20] = DFFEAS((!\Equal0~8_combout  & (((\Add0~100_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~8_combout ),
	.datab(vcc),
	.datac(\Add0~100_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[20] .lut_mask = "5050";
defparam \contador_1hz[20] .operation_mode = "normal";
defparam \contador_1hz[20] .output_mode = "reg_only";
defparam \contador_1hz[20] .register_cascade_mode = "off";
defparam \contador_1hz[20] .sum_lutc_input = "datac";
defparam \contador_1hz[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxii_lcell \Add0~105 (
// Equation(s):
// \Add0~105_combout  = (contador_1hz[21] $ (((!\Add0~87  & \Add0~102 ) # (\Add0~87  & \Add0~102COUT1_157 ))))
// \Add0~107  = CARRY(((!\Add0~102 ) # (!contador_1hz[21])))
// \Add0~107COUT1_158  = CARRY(((!\Add0~102COUT1_157 ) # (!contador_1hz[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~107 ),
	.cout1(\Add0~107COUT1_158 ));
// synopsys translate_off
defparam \Add0~105 .cin0_used = "true";
defparam \Add0~105 .cin1_used = "true";
defparam \Add0~105 .cin_used = "true";
defparam \Add0~105 .lut_mask = "3c3f";
defparam \Add0~105 .operation_mode = "arithmetic";
defparam \Add0~105 .output_mode = "comb_only";
defparam \Add0~105 .register_cascade_mode = "off";
defparam \Add0~105 .sum_lutc_input = "cin";
defparam \Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \contador_1hz[21] (
// Equation(s):
// contador_1hz[21] = DFFEAS((((!\Equal0~8_combout  & \Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[21] .lut_mask = "0f00";
defparam \contador_1hz[21] .operation_mode = "normal";
defparam \contador_1hz[21] .output_mode = "reg_only";
defparam \contador_1hz[21] .register_cascade_mode = "off";
defparam \contador_1hz[21] .sum_lutc_input = "datac";
defparam \contador_1hz[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N3
maxii_lcell \Add0~110 (
// Equation(s):
// \Add0~110_combout  = (contador_1hz[22] $ ((!(!\Add0~87  & \Add0~107 ) # (\Add0~87  & \Add0~107COUT1_158 ))))
// \Add0~112  = CARRY(((contador_1hz[22] & !\Add0~107 )))
// \Add0~112COUT1_159  = CARRY(((contador_1hz[22] & !\Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~107 ),
	.cin1(\Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~112 ),
	.cout1(\Add0~112COUT1_159 ));
// synopsys translate_off
defparam \Add0~110 .cin0_used = "true";
defparam \Add0~110 .cin1_used = "true";
defparam \Add0~110 .cin_used = "true";
defparam \Add0~110 .lut_mask = "c30c";
defparam \Add0~110 .operation_mode = "arithmetic";
defparam \Add0~110 .output_mode = "comb_only";
defparam \Add0~110 .register_cascade_mode = "off";
defparam \Add0~110 .sum_lutc_input = "cin";
defparam \Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \contador_1hz[22] (
// Equation(s):
// contador_1hz[22] = DFFEAS((((!\Equal0~8_combout  & \Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[22] .lut_mask = "0f00";
defparam \contador_1hz[22] .operation_mode = "normal";
defparam \contador_1hz[22] .output_mode = "reg_only";
defparam \contador_1hz[22] .register_cascade_mode = "off";
defparam \contador_1hz[22] .sum_lutc_input = "datac";
defparam \contador_1hz[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \contador_1hz[23] (
// Equation(s):
// \Equal0~6  = (contador_1hz[21] & (contador_1hz[20] & (!contador_1hz[23] & contador_1hz[22])))
// contador_1hz[23] = DFFEAS(\Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[21]),
	.datab(contador_1hz[20]),
	.datac(\Add0~115_combout ),
	.datad(contador_1hz[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6 ),
	.regout(contador_1hz[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[23] .lut_mask = "0800";
defparam \contador_1hz[23] .operation_mode = "normal";
defparam \contador_1hz[23] .output_mode = "reg_and_comb";
defparam \contador_1hz[23] .register_cascade_mode = "off";
defparam \contador_1hz[23] .sum_lutc_input = "qfbk";
defparam \contador_1hz[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxii_lcell \Add0~115 (
// Equation(s):
// \Add0~115_combout  = (contador_1hz[23] $ (((!\Add0~87  & \Add0~112 ) # (\Add0~87  & \Add0~112COUT1_159 ))))
// \Add0~117  = CARRY(((!\Add0~112COUT1_159 ) # (!contador_1hz[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~112 ),
	.cin1(\Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~115_combout ),
	.regout(),
	.cout(\Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~115 .cin0_used = "true";
defparam \Add0~115 .cin1_used = "true";
defparam \Add0~115 .cin_used = "true";
defparam \Add0~115 .lut_mask = "3c3f";
defparam \Add0~115 .operation_mode = "arithmetic";
defparam \Add0~115 .output_mode = "comb_only";
defparam \Add0~115 .register_cascade_mode = "off";
defparam \Add0~115 .sum_lutc_input = "cin";
defparam \Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N5
maxii_lcell \Add0~120 (
// Equation(s):
// \Add0~120_combout  = contador_1hz[24] $ ((((!\Add0~117 ))))
// \Add0~122  = CARRY((contador_1hz[24] & ((!\Add0~117 ))))
// \Add0~122COUT1_160  = CARRY((contador_1hz[24] & ((!\Add0~117 ))))

	.clk(gnd),
	.dataa(contador_1hz[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~122 ),
	.cout1(\Add0~122COUT1_160 ));
// synopsys translate_off
defparam \Add0~120 .cin_used = "true";
defparam \Add0~120 .lut_mask = "a50a";
defparam \Add0~120 .operation_mode = "arithmetic";
defparam \Add0~120 .output_mode = "comb_only";
defparam \Add0~120 .register_cascade_mode = "off";
defparam \Add0~120 .sum_lutc_input = "cin";
defparam \Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \contador_1hz[24] (
// Equation(s):
// contador_1hz[24] = DFFEAS((((!\Equal0~8_combout  & \Add0~120_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[24] .lut_mask = "0f00";
defparam \contador_1hz[24] .operation_mode = "normal";
defparam \contador_1hz[24] .output_mode = "reg_only";
defparam \contador_1hz[24] .register_cascade_mode = "off";
defparam \contador_1hz[24] .sum_lutc_input = "datac";
defparam \contador_1hz[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N6
maxii_lcell \Add0~125 (
// Equation(s):
// \Add0~125_combout  = contador_1hz[25] $ (((((!\Add0~117  & \Add0~122 ) # (\Add0~117  & \Add0~122COUT1_160 )))))
// \Add0~127  = CARRY(((!\Add0~122 )) # (!contador_1hz[25]))
// \Add0~127COUT1_161  = CARRY(((!\Add0~122COUT1_160 )) # (!contador_1hz[25]))

	.clk(gnd),
	.dataa(contador_1hz[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~122 ),
	.cin1(\Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~127 ),
	.cout1(\Add0~127COUT1_161 ));
// synopsys translate_off
defparam \Add0~125 .cin0_used = "true";
defparam \Add0~125 .cin1_used = "true";
defparam \Add0~125 .cin_used = "true";
defparam \Add0~125 .lut_mask = "5a5f";
defparam \Add0~125 .operation_mode = "arithmetic";
defparam \Add0~125 .output_mode = "comb_only";
defparam \Add0~125 .register_cascade_mode = "off";
defparam \Add0~125 .sum_lutc_input = "cin";
defparam \Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \contador_1hz[25] (
// Equation(s):
// \Equal0~7  = (contador_1hz[24] & (!contador_1hz[27] & (!contador_1hz[25] & !contador_1hz[26])))
// contador_1hz[25] = DFFEAS(\Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_1hz[24]),
	.datab(contador_1hz[27]),
	.datac(\Add0~125_combout ),
	.datad(contador_1hz[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7 ),
	.regout(contador_1hz[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[25] .lut_mask = "0002";
defparam \contador_1hz[25] .operation_mode = "normal";
defparam \contador_1hz[25] .output_mode = "reg_and_comb";
defparam \contador_1hz[25] .register_cascade_mode = "off";
defparam \contador_1hz[25] .sum_lutc_input = "qfbk";
defparam \contador_1hz[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxii_lcell \Add0~130 (
// Equation(s):
// \Add0~130_combout  = (contador_1hz[26] $ ((!(!\Add0~117  & \Add0~127 ) # (\Add0~117  & \Add0~127COUT1_161 ))))
// \Add0~132  = CARRY(((contador_1hz[26] & !\Add0~127 )))
// \Add0~132COUT1_162  = CARRY(((contador_1hz[26] & !\Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_1hz[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~127 ),
	.cin1(\Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~132 ),
	.cout1(\Add0~132COUT1_162 ));
// synopsys translate_off
defparam \Add0~130 .cin0_used = "true";
defparam \Add0~130 .cin1_used = "true";
defparam \Add0~130 .cin_used = "true";
defparam \Add0~130 .lut_mask = "c30c";
defparam \Add0~130 .operation_mode = "arithmetic";
defparam \Add0~130 .output_mode = "comb_only";
defparam \Add0~130 .register_cascade_mode = "off";
defparam \Add0~130 .sum_lutc_input = "cin";
defparam \Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxii_lcell \contador_1hz[26] (
// Equation(s):
// contador_1hz[26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[26] .lut_mask = "0000";
defparam \contador_1hz[26] .operation_mode = "normal";
defparam \contador_1hz[26] .output_mode = "reg_only";
defparam \contador_1hz[26] .register_cascade_mode = "off";
defparam \contador_1hz[26] .sum_lutc_input = "datac";
defparam \contador_1hz[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N8
maxii_lcell \Add0~135 (
// Equation(s):
// \Add0~135_combout  = (((!\Add0~117  & \Add0~132 ) # (\Add0~117  & \Add0~132COUT1_162 ) $ (contador_1hz[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(contador_1hz[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~132 ),
	.cin1(\Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~135 .cin0_used = "true";
defparam \Add0~135 .cin1_used = "true";
defparam \Add0~135 .cin_used = "true";
defparam \Add0~135 .lut_mask = "0ff0";
defparam \Add0~135 .operation_mode = "normal";
defparam \Add0~135 .output_mode = "comb_only";
defparam \Add0~135 .register_cascade_mode = "off";
defparam \Add0~135 .sum_lutc_input = "cin";
defparam \Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \contador_1hz[27] (
// Equation(s):
// contador_1hz[27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_1hz[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1hz[27] .lut_mask = "0000";
defparam \contador_1hz[27] .operation_mode = "normal";
defparam \contador_1hz[27] .output_mode = "reg_only";
defparam \contador_1hz[27] .register_cascade_mode = "off";
defparam \contador_1hz[27] .sum_lutc_input = "datac";
defparam \contador_1hz[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3  & (\Equal0~0  & (\Equal0~2  & \Equal0~1 )))

	.clk(gnd),
	.dataa(\Equal0~3 ),
	.datab(\Equal0~0 ),
	.datac(\Equal0~2 ),
	.datad(\Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~5  & (\Equal0~6  & (\Equal0~7  & \Equal0~4_combout )))

	.clk(gnd),
	.dataa(\Equal0~5 ),
	.datab(\Equal0~6 ),
	.datac(\Equal0~7 ),
	.datad(\Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = "8000";
defparam \Equal0~8 .operation_mode = "normal";
defparam \Equal0~8 .output_mode = "comb_only";
defparam \Equal0~8 .register_cascade_mode = "off";
defparam \Equal0~8 .sum_lutc_input = "datac";
defparam \Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \clk_1hz~reg0 (
// Equation(s):
// \clk_1hz~reg0_regout  = DFFEAS(\Equal0~8_combout  $ ((((\clk_1hz~reg0_regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal0~8_combout ),
	.datab(vcc),
	.datac(\clk_1hz~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_1hz~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_1hz~reg0 .lut_mask = "5a5a";
defparam \clk_1hz~reg0 .operation_mode = "normal";
defparam \clk_1hz~reg0 .output_mode = "reg_only";
defparam \clk_1hz~reg0 .register_cascade_mode = "off";
defparam \clk_1hz~reg0 .sum_lutc_input = "datac";
defparam \clk_1hz~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \Add1~45 (
// Equation(s):
// \Add1~45_combout  = (contador_05hz[9] $ ((\Add1~42 )))
// \Add1~47  = CARRY(((!\Add1~42 ) # (!contador_05hz[9])))
// \Add1~47COUT1_148  = CARRY(((!\Add1~42 ) # (!contador_05hz[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~47 ),
	.cout1(\Add1~47COUT1_148 ));
// synopsys translate_off
defparam \Add1~45 .cin_used = "true";
defparam \Add1~45 .lut_mask = "3c3f";
defparam \Add1~45 .operation_mode = "arithmetic";
defparam \Add1~45 .output_mode = "comb_only";
defparam \Add1~45 .register_cascade_mode = "off";
defparam \Add1~45 .sum_lutc_input = "cin";
defparam \Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \contador_05hz[9] (
// Equation(s):
// contador_05hz[9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[9] .lut_mask = "0000";
defparam \contador_05hz[9] .operation_mode = "normal";
defparam \contador_05hz[9] .output_mode = "reg_only";
defparam \contador_05hz[9] .register_cascade_mode = "off";
defparam \contador_05hz[9] .sum_lutc_input = "datac";
defparam \contador_05hz[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (contador_05hz[10] $ ((!(!\Add1~42  & \Add1~47 ) # (\Add1~42  & \Add1~47COUT1_148 ))))
// \Add1~52  = CARRY(((contador_05hz[10] & !\Add1~47 )))
// \Add1~52COUT1_149  = CARRY(((contador_05hz[10] & !\Add1~47COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~42 ),
	.cin0(\Add1~47 ),
	.cin1(\Add1~47COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~52 ),
	.cout1(\Add1~52COUT1_149 ));
// synopsys translate_off
defparam \Add1~50 .cin0_used = "true";
defparam \Add1~50 .cin1_used = "true";
defparam \Add1~50 .cin_used = "true";
defparam \Add1~50 .lut_mask = "c30c";
defparam \Add1~50 .operation_mode = "arithmetic";
defparam \Add1~50 .output_mode = "comb_only";
defparam \Add1~50 .register_cascade_mode = "off";
defparam \Add1~50 .sum_lutc_input = "cin";
defparam \Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \contador_05hz[10] (
// Equation(s):
// contador_05hz[10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[10] .lut_mask = "0000";
defparam \contador_05hz[10] .operation_mode = "normal";
defparam \contador_05hz[10] .output_mode = "reg_only";
defparam \contador_05hz[10] .register_cascade_mode = "off";
defparam \contador_05hz[10] .sum_lutc_input = "datac";
defparam \contador_05hz[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \Add1~55 (
// Equation(s):
// \Add1~55_combout  = (contador_05hz[11] $ (((!\Add1~42  & \Add1~52 ) # (\Add1~42  & \Add1~52COUT1_149 ))))
// \Add1~57  = CARRY(((!\Add1~52 ) # (!contador_05hz[11])))
// \Add1~57COUT1_150  = CARRY(((!\Add1~52COUT1_149 ) # (!contador_05hz[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~42 ),
	.cin0(\Add1~52 ),
	.cin1(\Add1~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~57 ),
	.cout1(\Add1~57COUT1_150 ));
// synopsys translate_off
defparam \Add1~55 .cin0_used = "true";
defparam \Add1~55 .cin1_used = "true";
defparam \Add1~55 .cin_used = "true";
defparam \Add1~55 .lut_mask = "3c3f";
defparam \Add1~55 .operation_mode = "arithmetic";
defparam \Add1~55 .output_mode = "comb_only";
defparam \Add1~55 .register_cascade_mode = "off";
defparam \Add1~55 .sum_lutc_input = "cin";
defparam \Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \contador_05hz[11] (
// Equation(s):
// contador_05hz[11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[11] .lut_mask = "0000";
defparam \contador_05hz[11] .operation_mode = "normal";
defparam \contador_05hz[11] .output_mode = "reg_only";
defparam \contador_05hz[11] .register_cascade_mode = "off";
defparam \contador_05hz[11] .sum_lutc_input = "datac";
defparam \contador_05hz[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ((!contador_05hz[0]))
// \Add1~2  = CARRY(((contador_05hz[0])))
// \Add1~2COUT1_141  = CARRY(((contador_05hz[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~2 ),
	.cout1(\Add1~2COUT1_141 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = "33cc";
defparam \Add1~0 .operation_mode = "arithmetic";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "datac";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \contador_05hz[0] (
// Equation(s):
// contador_05hz[0] = DFFEAS((((\Add1~0_combout  & !\Equal1~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~0_combout ),
	.datad(\Equal1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[0] .lut_mask = "00f0";
defparam \contador_05hz[0] .operation_mode = "normal";
defparam \contador_05hz[0] .output_mode = "reg_only";
defparam \contador_05hz[0] .register_cascade_mode = "off";
defparam \contador_05hz[0] .sum_lutc_input = "datac";
defparam \contador_05hz[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (contador_05hz[1] $ ((\Add1~2 )))
// \Add1~7  = CARRY(((!\Add1~2 ) # (!contador_05hz[1])))
// \Add1~7COUT1_142  = CARRY(((!\Add1~2COUT1_141 ) # (!contador_05hz[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~2 ),
	.cin1(\Add1~2COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~7 ),
	.cout1(\Add1~7COUT1_142 ));
// synopsys translate_off
defparam \Add1~5 .cin0_used = "true";
defparam \Add1~5 .cin1_used = "true";
defparam \Add1~5 .lut_mask = "3c3f";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "cin";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \contador_05hz[1] (
// Equation(s):
// \Equal1~0  = (!contador_05hz[2] & (!contador_05hz[3] & (!contador_05hz[1] & !contador_05hz[0])))
// contador_05hz[1] = DFFEAS(\Equal1~0 , GLOBAL(\clk~combout ), VCC, , , \Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_05hz[2]),
	.datab(contador_05hz[3]),
	.datac(\Add1~5_combout ),
	.datad(contador_05hz[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(contador_05hz[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[1] .lut_mask = "0001";
defparam \contador_05hz[1] .operation_mode = "normal";
defparam \contador_05hz[1] .output_mode = "reg_and_comb";
defparam \contador_05hz[1] .register_cascade_mode = "off";
defparam \contador_05hz[1] .sum_lutc_input = "qfbk";
defparam \contador_05hz[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = contador_05hz[2] $ ((((!\Add1~7 ))))
// \Add1~12  = CARRY((contador_05hz[2] & ((!\Add1~7 ))))
// \Add1~12COUT1_143  = CARRY((contador_05hz[2] & ((!\Add1~7COUT1_142 ))))

	.clk(gnd),
	.dataa(contador_05hz[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~7 ),
	.cin1(\Add1~7COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_143 ));
// synopsys translate_off
defparam \Add1~10 .cin0_used = "true";
defparam \Add1~10 .cin1_used = "true";
defparam \Add1~10 .lut_mask = "a50a";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "cin";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \contador_05hz[2] (
// Equation(s):
// contador_05hz[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[2] .lut_mask = "0000";
defparam \contador_05hz[2] .operation_mode = "normal";
defparam \contador_05hz[2] .output_mode = "reg_only";
defparam \contador_05hz[2] .register_cascade_mode = "off";
defparam \contador_05hz[2] .sum_lutc_input = "datac";
defparam \contador_05hz[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (contador_05hz[3] $ ((\Add1~12 )))
// \Add1~17  = CARRY(((!\Add1~12COUT1_143 ) # (!contador_05hz[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(\Add1~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~15 .cin0_used = "true";
defparam \Add1~15 .cin1_used = "true";
defparam \Add1~15 .lut_mask = "3c3f";
defparam \Add1~15 .operation_mode = "arithmetic";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \contador_05hz[3] (
// Equation(s):
// contador_05hz[3] = DFFEAS((((\Add1~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[3] .lut_mask = "ff00";
defparam \contador_05hz[3] .operation_mode = "normal";
defparam \contador_05hz[3] .output_mode = "reg_only";
defparam \contador_05hz[3] .register_cascade_mode = "off";
defparam \contador_05hz[3] .sum_lutc_input = "datac";
defparam \contador_05hz[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = (contador_05hz[4] $ ((!\Add1~17 )))
// \Add1~27  = CARRY(((contador_05hz[4] & !\Add1~17 )))
// \Add1~27COUT1_144  = CARRY(((contador_05hz[4] & !\Add1~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~27 ),
	.cout1(\Add1~27COUT1_144 ));
// synopsys translate_off
defparam \Add1~25 .cin_used = "true";
defparam \Add1~25 .lut_mask = "c30c";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \contador_05hz[4] (
// Equation(s):
// \Equal1~1  = (!contador_05hz[5] & (contador_05hz[7] & (!contador_05hz[4] & !contador_05hz[6])))
// contador_05hz[4] = DFFEAS(\Equal1~1 , GLOBAL(\clk~combout ), VCC, , , \Add1~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_05hz[5]),
	.datab(contador_05hz[7]),
	.datac(\Add1~25_combout ),
	.datad(contador_05hz[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~1 ),
	.regout(contador_05hz[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[4] .lut_mask = "0004";
defparam \contador_05hz[4] .operation_mode = "normal";
defparam \contador_05hz[4] .output_mode = "reg_and_comb";
defparam \contador_05hz[4] .register_cascade_mode = "off";
defparam \contador_05hz[4] .sum_lutc_input = "qfbk";
defparam \contador_05hz[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \Add1~30 (
// Equation(s):
// \Add1~30_combout  = contador_05hz[5] $ (((((!\Add1~17  & \Add1~27 ) # (\Add1~17  & \Add1~27COUT1_144 )))))
// \Add1~32  = CARRY(((!\Add1~27 )) # (!contador_05hz[5]))
// \Add1~32COUT1_145  = CARRY(((!\Add1~27COUT1_144 )) # (!contador_05hz[5]))

	.clk(gnd),
	.dataa(contador_05hz[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(\Add1~27 ),
	.cin1(\Add1~27COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~32 ),
	.cout1(\Add1~32COUT1_145 ));
// synopsys translate_off
defparam \Add1~30 .cin0_used = "true";
defparam \Add1~30 .cin1_used = "true";
defparam \Add1~30 .cin_used = "true";
defparam \Add1~30 .lut_mask = "5a5f";
defparam \Add1~30 .operation_mode = "arithmetic";
defparam \Add1~30 .output_mode = "comb_only";
defparam \Add1~30 .register_cascade_mode = "off";
defparam \Add1~30 .sum_lutc_input = "cin";
defparam \Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \contador_05hz[5] (
// Equation(s):
// contador_05hz[5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[5] .lut_mask = "0000";
defparam \contador_05hz[5] .operation_mode = "normal";
defparam \contador_05hz[5] .output_mode = "reg_only";
defparam \contador_05hz[5] .register_cascade_mode = "off";
defparam \contador_05hz[5] .sum_lutc_input = "datac";
defparam \contador_05hz[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (contador_05hz[6] $ ((!(!\Add1~17  & \Add1~32 ) # (\Add1~17  & \Add1~32COUT1_145 ))))
// \Add1~37  = CARRY(((contador_05hz[6] & !\Add1~32 )))
// \Add1~37COUT1_146  = CARRY(((contador_05hz[6] & !\Add1~32COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(\Add1~32 ),
	.cin1(\Add1~32COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~37 ),
	.cout1(\Add1~37COUT1_146 ));
// synopsys translate_off
defparam \Add1~35 .cin0_used = "true";
defparam \Add1~35 .cin1_used = "true";
defparam \Add1~35 .cin_used = "true";
defparam \Add1~35 .lut_mask = "c30c";
defparam \Add1~35 .operation_mode = "arithmetic";
defparam \Add1~35 .output_mode = "comb_only";
defparam \Add1~35 .register_cascade_mode = "off";
defparam \Add1~35 .sum_lutc_input = "cin";
defparam \Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \contador_05hz[6] (
// Equation(s):
// contador_05hz[6] = DFFEAS((((\Add1~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[6] .lut_mask = "ff00";
defparam \contador_05hz[6] .operation_mode = "normal";
defparam \contador_05hz[6] .output_mode = "reg_only";
defparam \contador_05hz[6] .register_cascade_mode = "off";
defparam \contador_05hz[6] .sum_lutc_input = "datac";
defparam \contador_05hz[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = contador_05hz[7] $ (((((!\Add1~17  & \Add1~37 ) # (\Add1~17  & \Add1~37COUT1_146 )))))
// \Add1~22  = CARRY(((!\Add1~37 )) # (!contador_05hz[7]))
// \Add1~22COUT1_147  = CARRY(((!\Add1~37COUT1_146 )) # (!contador_05hz[7]))

	.clk(gnd),
	.dataa(contador_05hz[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(\Add1~37 ),
	.cin1(\Add1~37COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_147 ));
// synopsys translate_off
defparam \Add1~20 .cin0_used = "true";
defparam \Add1~20 .cin1_used = "true";
defparam \Add1~20 .cin_used = "true";
defparam \Add1~20 .lut_mask = "5a5f";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \contador_05hz[7] (
// Equation(s):
// contador_05hz[7] = DFFEAS(((!\Equal1~8_combout  & ((\Add1~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal1~8_combout ),
	.datac(vcc),
	.datad(\Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[7] .lut_mask = "3300";
defparam \contador_05hz[7] .operation_mode = "normal";
defparam \contador_05hz[7] .output_mode = "reg_only";
defparam \contador_05hz[7] .register_cascade_mode = "off";
defparam \contador_05hz[7] .sum_lutc_input = "datac";
defparam \contador_05hz[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (contador_05hz[8] $ ((!(!\Add1~17  & \Add1~22 ) # (\Add1~17  & \Add1~22COUT1_147 ))))
// \Add1~42  = CARRY(((contador_05hz[8] & !\Add1~22COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~40_combout ),
	.regout(),
	.cout(\Add1~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~40 .cin0_used = "true";
defparam \Add1~40 .cin1_used = "true";
defparam \Add1~40 .cin_used = "true";
defparam \Add1~40 .lut_mask = "c30c";
defparam \Add1~40 .operation_mode = "arithmetic";
defparam \Add1~40 .output_mode = "comb_only";
defparam \Add1~40 .register_cascade_mode = "off";
defparam \Add1~40 .sum_lutc_input = "cin";
defparam \Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \contador_05hz[8] (
// Equation(s):
// \Equal1~2  = (!contador_05hz[10] & (!contador_05hz[11] & (!contador_05hz[8] & !contador_05hz[9])))
// contador_05hz[8] = DFFEAS(\Equal1~2 , GLOBAL(\clk~combout ), VCC, , , \Add1~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_05hz[10]),
	.datab(contador_05hz[11]),
	.datac(\Add1~40_combout ),
	.datad(contador_05hz[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~2 ),
	.regout(contador_05hz[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[8] .lut_mask = "0001";
defparam \contador_05hz[8] .operation_mode = "normal";
defparam \contador_05hz[8] .output_mode = "reg_and_comb";
defparam \contador_05hz[8] .register_cascade_mode = "off";
defparam \contador_05hz[8] .sum_lutc_input = "qfbk";
defparam \contador_05hz[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \Add1~60 (
// Equation(s):
// \Add1~60_combout  = contador_05hz[12] $ ((((!(!\Add1~42  & \Add1~57 ) # (\Add1~42  & \Add1~57COUT1_150 )))))
// \Add1~62  = CARRY((contador_05hz[12] & ((!\Add1~57 ))))
// \Add1~62COUT1_151  = CARRY((contador_05hz[12] & ((!\Add1~57COUT1_150 ))))

	.clk(gnd),
	.dataa(contador_05hz[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~42 ),
	.cin0(\Add1~57 ),
	.cin1(\Add1~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~62 ),
	.cout1(\Add1~62COUT1_151 ));
// synopsys translate_off
defparam \Add1~60 .cin0_used = "true";
defparam \Add1~60 .cin1_used = "true";
defparam \Add1~60 .cin_used = "true";
defparam \Add1~60 .lut_mask = "a50a";
defparam \Add1~60 .operation_mode = "arithmetic";
defparam \Add1~60 .output_mode = "comb_only";
defparam \Add1~60 .register_cascade_mode = "off";
defparam \Add1~60 .sum_lutc_input = "cin";
defparam \Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \contador_05hz[12] (
// Equation(s):
// contador_05hz[12] = DFFEAS((((\Add1~60_combout  & !\Equal1~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~60_combout ),
	.datad(\Equal1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[12] .lut_mask = "00f0";
defparam \contador_05hz[12] .operation_mode = "normal";
defparam \contador_05hz[12] .output_mode = "reg_only";
defparam \contador_05hz[12] .register_cascade_mode = "off";
defparam \contador_05hz[12] .sum_lutc_input = "datac";
defparam \contador_05hz[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \Add1~65 (
// Equation(s):
// \Add1~65_combout  = (contador_05hz[13] $ (((!\Add1~42  & \Add1~62 ) # (\Add1~42  & \Add1~62COUT1_151 ))))
// \Add1~67  = CARRY(((!\Add1~62COUT1_151 ) # (!contador_05hz[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~42 ),
	.cin0(\Add1~62 ),
	.cin1(\Add1~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~65_combout ),
	.regout(),
	.cout(\Add1~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~65 .cin0_used = "true";
defparam \Add1~65 .cin1_used = "true";
defparam \Add1~65 .cin_used = "true";
defparam \Add1~65 .lut_mask = "3c3f";
defparam \Add1~65 .operation_mode = "arithmetic";
defparam \Add1~65 .output_mode = "comb_only";
defparam \Add1~65 .register_cascade_mode = "off";
defparam \Add1~65 .sum_lutc_input = "cin";
defparam \Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \contador_05hz[13] (
// Equation(s):
// contador_05hz[13] = DFFEAS(((!\Equal1~8_combout  & ((\Add1~65_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal1~8_combout ),
	.datac(vcc),
	.datad(\Add1~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[13] .lut_mask = "3300";
defparam \contador_05hz[13] .operation_mode = "normal";
defparam \contador_05hz[13] .output_mode = "reg_only";
defparam \contador_05hz[13] .register_cascade_mode = "off";
defparam \contador_05hz[13] .sum_lutc_input = "datac";
defparam \contador_05hz[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \Add1~70 (
// Equation(s):
// \Add1~70_combout  = (contador_05hz[14] $ ((!\Add1~67 )))
// \Add1~72  = CARRY(((contador_05hz[14] & !\Add1~67 )))
// \Add1~72COUT1_152  = CARRY(((contador_05hz[14] & !\Add1~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~72 ),
	.cout1(\Add1~72COUT1_152 ));
// synopsys translate_off
defparam \Add1~70 .cin_used = "true";
defparam \Add1~70 .lut_mask = "c30c";
defparam \Add1~70 .operation_mode = "arithmetic";
defparam \Add1~70 .output_mode = "comb_only";
defparam \Add1~70 .register_cascade_mode = "off";
defparam \Add1~70 .sum_lutc_input = "cin";
defparam \Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \contador_05hz[14] (
// Equation(s):
// contador_05hz[14] = DFFEAS((((\Add1~70_combout  & !\Equal1~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~70_combout ),
	.datad(\Equal1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[14] .lut_mask = "00f0";
defparam \contador_05hz[14] .operation_mode = "normal";
defparam \contador_05hz[14] .output_mode = "reg_only";
defparam \contador_05hz[14] .register_cascade_mode = "off";
defparam \contador_05hz[14] .sum_lutc_input = "datac";
defparam \contador_05hz[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (contador_05hz[15] $ (((!\Add1~67  & \Add1~72 ) # (\Add1~67  & \Add1~72COUT1_152 ))))
// \Add1~77  = CARRY(((!\Add1~72 ) # (!contador_05hz[15])))
// \Add1~77COUT1_153  = CARRY(((!\Add1~72COUT1_152 ) # (!contador_05hz[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~67 ),
	.cin0(\Add1~72 ),
	.cin1(\Add1~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~77 ),
	.cout1(\Add1~77COUT1_153 ));
// synopsys translate_off
defparam \Add1~75 .cin0_used = "true";
defparam \Add1~75 .cin1_used = "true";
defparam \Add1~75 .cin_used = "true";
defparam \Add1~75 .lut_mask = "3c3f";
defparam \Add1~75 .operation_mode = "arithmetic";
defparam \Add1~75 .output_mode = "comb_only";
defparam \Add1~75 .register_cascade_mode = "off";
defparam \Add1~75 .sum_lutc_input = "cin";
defparam \Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \contador_05hz[15] (
// Equation(s):
// contador_05hz[15] = DFFEAS(((!\Equal1~8_combout  & ((\Add1~75_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal1~8_combout ),
	.datac(vcc),
	.datad(\Add1~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[15] .lut_mask = "3300";
defparam \contador_05hz[15] .operation_mode = "normal";
defparam \contador_05hz[15] .output_mode = "reg_only";
defparam \contador_05hz[15] .register_cascade_mode = "off";
defparam \contador_05hz[15] .sum_lutc_input = "datac";
defparam \contador_05hz[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (contador_05hz[16] $ ((!(!\Add1~67  & \Add1~77 ) # (\Add1~67  & \Add1~77COUT1_153 ))))
// \Add1~92  = CARRY(((contador_05hz[16] & !\Add1~77 )))
// \Add1~92COUT1_154  = CARRY(((contador_05hz[16] & !\Add1~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~67 ),
	.cin0(\Add1~77 ),
	.cin1(\Add1~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~92 ),
	.cout1(\Add1~92COUT1_154 ));
// synopsys translate_off
defparam \Add1~90 .cin0_used = "true";
defparam \Add1~90 .cin1_used = "true";
defparam \Add1~90 .cin_used = "true";
defparam \Add1~90 .lut_mask = "c30c";
defparam \Add1~90 .operation_mode = "arithmetic";
defparam \Add1~90 .output_mode = "comb_only";
defparam \Add1~90 .register_cascade_mode = "off";
defparam \Add1~90 .sum_lutc_input = "cin";
defparam \Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \Add1~80 (
// Equation(s):
// \Add1~80_combout  = (contador_05hz[17] $ (((!\Add1~67  & \Add1~92 ) # (\Add1~67  & \Add1~92COUT1_154 ))))
// \Add1~82  = CARRY(((!\Add1~92 ) # (!contador_05hz[17])))
// \Add1~82COUT1_155  = CARRY(((!\Add1~92COUT1_154 ) # (!contador_05hz[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~67 ),
	.cin0(\Add1~92 ),
	.cin1(\Add1~92COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~82 ),
	.cout1(\Add1~82COUT1_155 ));
// synopsys translate_off
defparam \Add1~80 .cin0_used = "true";
defparam \Add1~80 .cin1_used = "true";
defparam \Add1~80 .cin_used = "true";
defparam \Add1~80 .lut_mask = "3c3f";
defparam \Add1~80 .operation_mode = "arithmetic";
defparam \Add1~80 .output_mode = "comb_only";
defparam \Add1~80 .register_cascade_mode = "off";
defparam \Add1~80 .sum_lutc_input = "cin";
defparam \Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \Add1~95 (
// Equation(s):
// \Add1~95_combout  = (contador_05hz[18] $ ((!(!\Add1~67  & \Add1~82 ) # (\Add1~67  & \Add1~82COUT1_155 ))))
// \Add1~97  = CARRY(((contador_05hz[18] & !\Add1~82COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~67 ),
	.cin0(\Add1~82 ),
	.cin1(\Add1~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~95_combout ),
	.regout(),
	.cout(\Add1~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~95 .cin0_used = "true";
defparam \Add1~95 .cin1_used = "true";
defparam \Add1~95 .cin_used = "true";
defparam \Add1~95 .lut_mask = "c30c";
defparam \Add1~95 .operation_mode = "arithmetic";
defparam \Add1~95 .output_mode = "comb_only";
defparam \Add1~95 .register_cascade_mode = "off";
defparam \Add1~95 .sum_lutc_input = "cin";
defparam \Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \Add1~85 (
// Equation(s):
// \Add1~85_combout  = (contador_05hz[19] $ ((\Add1~97 )))
// \Add1~87  = CARRY(((!\Add1~97 ) # (!contador_05hz[19])))
// \Add1~87COUT1_156  = CARRY(((!\Add1~97 ) # (!contador_05hz[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~87 ),
	.cout1(\Add1~87COUT1_156 ));
// synopsys translate_off
defparam \Add1~85 .cin_used = "true";
defparam \Add1~85 .lut_mask = "3c3f";
defparam \Add1~85 .operation_mode = "arithmetic";
defparam \Add1~85 .output_mode = "comb_only";
defparam \Add1~85 .register_cascade_mode = "off";
defparam \Add1~85 .sum_lutc_input = "cin";
defparam \Add1~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \contador_05hz[19] (
// Equation(s):
// contador_05hz[19] = DFFEAS((((!\Equal1~8_combout  & \Add1~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(\Add1~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[19] .lut_mask = "0f00";
defparam \contador_05hz[19] .operation_mode = "normal";
defparam \contador_05hz[19] .output_mode = "reg_only";
defparam \contador_05hz[19] .register_cascade_mode = "off";
defparam \contador_05hz[19] .sum_lutc_input = "datac";
defparam \contador_05hz[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \contador_05hz[16] (
// Equation(s):
// \Equal1~5  = (!contador_05hz[18] & (contador_05hz[19] & (!contador_05hz[16] & contador_05hz[17])))
// contador_05hz[16] = DFFEAS(\Equal1~5 , GLOBAL(\clk~combout ), VCC, , , \Add1~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_05hz[18]),
	.datab(contador_05hz[19]),
	.datac(\Add1~90_combout ),
	.datad(contador_05hz[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~5 ),
	.regout(contador_05hz[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[16] .lut_mask = "0400";
defparam \contador_05hz[16] .operation_mode = "normal";
defparam \contador_05hz[16] .output_mode = "reg_and_comb";
defparam \contador_05hz[16] .register_cascade_mode = "off";
defparam \contador_05hz[16] .sum_lutc_input = "qfbk";
defparam \contador_05hz[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \contador_05hz[17] (
// Equation(s):
// contador_05hz[17] = DFFEAS((((!\Equal1~8_combout  & \Add1~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(\Add1~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[17] .lut_mask = "0f00";
defparam \contador_05hz[17] .operation_mode = "normal";
defparam \contador_05hz[17] .output_mode = "reg_only";
defparam \contador_05hz[17] .register_cascade_mode = "off";
defparam \contador_05hz[17] .sum_lutc_input = "datac";
defparam \contador_05hz[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \contador_05hz[18] (
// Equation(s):
// contador_05hz[18] = DFFEAS((((\Add1~95_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[18] .lut_mask = "ff00";
defparam \contador_05hz[18] .operation_mode = "normal";
defparam \contador_05hz[18] .output_mode = "reg_only";
defparam \contador_05hz[18] .register_cascade_mode = "off";
defparam \contador_05hz[18] .sum_lutc_input = "datac";
defparam \contador_05hz[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \Add1~100 (
// Equation(s):
// \Add1~100_combout  = (contador_05hz[20] $ ((!(!\Add1~97  & \Add1~87 ) # (\Add1~97  & \Add1~87COUT1_156 ))))
// \Add1~102  = CARRY(((contador_05hz[20] & !\Add1~87 )))
// \Add1~102COUT1_157  = CARRY(((contador_05hz[20] & !\Add1~87COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~97 ),
	.cin0(\Add1~87 ),
	.cin1(\Add1~87COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~102 ),
	.cout1(\Add1~102COUT1_157 ));
// synopsys translate_off
defparam \Add1~100 .cin0_used = "true";
defparam \Add1~100 .cin1_used = "true";
defparam \Add1~100 .cin_used = "true";
defparam \Add1~100 .lut_mask = "c30c";
defparam \Add1~100 .operation_mode = "arithmetic";
defparam \Add1~100 .output_mode = "comb_only";
defparam \Add1~100 .register_cascade_mode = "off";
defparam \Add1~100 .sum_lutc_input = "cin";
defparam \Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \contador_05hz[20] (
// Equation(s):
// contador_05hz[20] = DFFEAS((((!\Equal1~8_combout  & \Add1~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(\Add1~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[20] .lut_mask = "0f00";
defparam \contador_05hz[20] .operation_mode = "normal";
defparam \contador_05hz[20] .output_mode = "reg_only";
defparam \contador_05hz[20] .register_cascade_mode = "off";
defparam \contador_05hz[20] .sum_lutc_input = "datac";
defparam \contador_05hz[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \Add1~105 (
// Equation(s):
// \Add1~105_combout  = (contador_05hz[21] $ (((!\Add1~97  & \Add1~102 ) # (\Add1~97  & \Add1~102COUT1_157 ))))
// \Add1~107  = CARRY(((!\Add1~102 ) # (!contador_05hz[21])))
// \Add1~107COUT1_158  = CARRY(((!\Add1~102COUT1_157 ) # (!contador_05hz[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~97 ),
	.cin0(\Add1~102 ),
	.cin1(\Add1~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~107 ),
	.cout1(\Add1~107COUT1_158 ));
// synopsys translate_off
defparam \Add1~105 .cin0_used = "true";
defparam \Add1~105 .cin1_used = "true";
defparam \Add1~105 .cin_used = "true";
defparam \Add1~105 .lut_mask = "3c3f";
defparam \Add1~105 .operation_mode = "arithmetic";
defparam \Add1~105 .output_mode = "comb_only";
defparam \Add1~105 .register_cascade_mode = "off";
defparam \Add1~105 .sum_lutc_input = "cin";
defparam \Add1~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \contador_05hz[21] (
// Equation(s):
// contador_05hz[21] = DFFEAS((((!\Equal1~8_combout  & \Add1~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(\Add1~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[21] .lut_mask = "0f00";
defparam \contador_05hz[21] .operation_mode = "normal";
defparam \contador_05hz[21] .output_mode = "reg_only";
defparam \contador_05hz[21] .register_cascade_mode = "off";
defparam \contador_05hz[21] .sum_lutc_input = "datac";
defparam \contador_05hz[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \Add1~110 (
// Equation(s):
// \Add1~110_combout  = contador_05hz[22] $ ((((!(!\Add1~97  & \Add1~107 ) # (\Add1~97  & \Add1~107COUT1_158 )))))
// \Add1~112  = CARRY((contador_05hz[22] & ((!\Add1~107 ))))
// \Add1~112COUT1_159  = CARRY((contador_05hz[22] & ((!\Add1~107COUT1_158 ))))

	.clk(gnd),
	.dataa(contador_05hz[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~97 ),
	.cin0(\Add1~107 ),
	.cin1(\Add1~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~112 ),
	.cout1(\Add1~112COUT1_159 ));
// synopsys translate_off
defparam \Add1~110 .cin0_used = "true";
defparam \Add1~110 .cin1_used = "true";
defparam \Add1~110 .cin_used = "true";
defparam \Add1~110 .lut_mask = "a50a";
defparam \Add1~110 .operation_mode = "arithmetic";
defparam \Add1~110 .output_mode = "comb_only";
defparam \Add1~110 .register_cascade_mode = "off";
defparam \Add1~110 .sum_lutc_input = "cin";
defparam \Add1~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \contador_05hz[22] (
// Equation(s):
// contador_05hz[22] = DFFEAS(((\Add1~110_combout  & (!\Equal1~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add1~110_combout ),
	.datac(\Equal1~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[22] .lut_mask = "0c0c";
defparam \contador_05hz[22] .operation_mode = "normal";
defparam \contador_05hz[22] .output_mode = "reg_only";
defparam \contador_05hz[22] .register_cascade_mode = "off";
defparam \contador_05hz[22] .sum_lutc_input = "datac";
defparam \contador_05hz[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \Add1~115 (
// Equation(s):
// \Add1~115_combout  = (contador_05hz[23] $ (((!\Add1~97  & \Add1~112 ) # (\Add1~97  & \Add1~112COUT1_159 ))))
// \Add1~117  = CARRY(((!\Add1~112COUT1_159 ) # (!contador_05hz[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~97 ),
	.cin0(\Add1~112 ),
	.cin1(\Add1~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~115_combout ),
	.regout(),
	.cout(\Add1~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~115 .cin0_used = "true";
defparam \Add1~115 .cin1_used = "true";
defparam \Add1~115 .cin_used = "true";
defparam \Add1~115 .lut_mask = "3c3f";
defparam \Add1~115 .operation_mode = "arithmetic";
defparam \Add1~115 .output_mode = "comb_only";
defparam \Add1~115 .register_cascade_mode = "off";
defparam \Add1~115 .sum_lutc_input = "cin";
defparam \Add1~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \contador_05hz[23] (
// Equation(s):
// contador_05hz[23] = DFFEAS((((!\Equal1~8_combout  & \Add1~115_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(\Add1~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[23] .lut_mask = "0f00";
defparam \contador_05hz[23] .operation_mode = "normal";
defparam \contador_05hz[23] .output_mode = "reg_only";
defparam \contador_05hz[23] .register_cascade_mode = "off";
defparam \contador_05hz[23] .sum_lutc_input = "datac";
defparam \contador_05hz[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \Add1~125 (
// Equation(s):
// \Add1~125_combout  = (contador_05hz[24] $ ((!\Add1~117 )))
// \Add1~127  = CARRY(((contador_05hz[24] & !\Add1~117 )))
// \Add1~127COUT1_160  = CARRY(((contador_05hz[24] & !\Add1~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~127 ),
	.cout1(\Add1~127COUT1_160 ));
// synopsys translate_off
defparam \Add1~125 .cin_used = "true";
defparam \Add1~125 .lut_mask = "c30c";
defparam \Add1~125 .operation_mode = "arithmetic";
defparam \Add1~125 .output_mode = "comb_only";
defparam \Add1~125 .register_cascade_mode = "off";
defparam \Add1~125 .sum_lutc_input = "cin";
defparam \Add1~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \Add1~120 (
// Equation(s):
// \Add1~120_combout  = (contador_05hz[25] $ (((!\Add1~117  & \Add1~127 ) # (\Add1~117  & \Add1~127COUT1_160 ))))
// \Add1~122  = CARRY(((!\Add1~127 ) # (!contador_05hz[25])))
// \Add1~122COUT1_161  = CARRY(((!\Add1~127COUT1_160 ) # (!contador_05hz[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~117 ),
	.cin0(\Add1~127 ),
	.cin1(\Add1~127COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~122 ),
	.cout1(\Add1~122COUT1_161 ));
// synopsys translate_off
defparam \Add1~120 .cin0_used = "true";
defparam \Add1~120 .cin1_used = "true";
defparam \Add1~120 .cin_used = "true";
defparam \Add1~120 .lut_mask = "3c3f";
defparam \Add1~120 .operation_mode = "arithmetic";
defparam \Add1~120 .output_mode = "comb_only";
defparam \Add1~120 .register_cascade_mode = "off";
defparam \Add1~120 .sum_lutc_input = "cin";
defparam \Add1~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \Add1~130 (
// Equation(s):
// \Add1~130_combout  = (contador_05hz[26] $ ((!(!\Add1~117  & \Add1~122 ) # (\Add1~117  & \Add1~122COUT1_161 ))))
// \Add1~132  = CARRY(((contador_05hz[26] & !\Add1~122 )))
// \Add1~132COUT1_162  = CARRY(((contador_05hz[26] & !\Add1~122COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_05hz[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~117 ),
	.cin0(\Add1~122 ),
	.cin1(\Add1~122COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~132 ),
	.cout1(\Add1~132COUT1_162 ));
// synopsys translate_off
defparam \Add1~130 .cin0_used = "true";
defparam \Add1~130 .cin1_used = "true";
defparam \Add1~130 .cin_used = "true";
defparam \Add1~130 .lut_mask = "c30c";
defparam \Add1~130 .operation_mode = "arithmetic";
defparam \Add1~130 .output_mode = "comb_only";
defparam \Add1~130 .register_cascade_mode = "off";
defparam \Add1~130 .sum_lutc_input = "cin";
defparam \Add1~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \contador_05hz[26] (
// Equation(s):
// contador_05hz[26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[26] .lut_mask = "0000";
defparam \contador_05hz[26] .operation_mode = "normal";
defparam \contador_05hz[26] .output_mode = "reg_only";
defparam \contador_05hz[26] .register_cascade_mode = "off";
defparam \contador_05hz[26] .sum_lutc_input = "datac";
defparam \contador_05hz[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \Add1~135 (
// Equation(s):
// \Add1~135_combout  = (((!\Add1~117  & \Add1~132 ) # (\Add1~117  & \Add1~132COUT1_162 ) $ (contador_05hz[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(contador_05hz[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~117 ),
	.cin0(\Add1~132 ),
	.cin1(\Add1~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~135 .cin0_used = "true";
defparam \Add1~135 .cin1_used = "true";
defparam \Add1~135 .cin_used = "true";
defparam \Add1~135 .lut_mask = "0ff0";
defparam \Add1~135 .operation_mode = "normal";
defparam \Add1~135 .output_mode = "comb_only";
defparam \Add1~135 .register_cascade_mode = "off";
defparam \Add1~135 .sum_lutc_input = "cin";
defparam \Add1~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \contador_05hz[27] (
// Equation(s):
// contador_05hz[27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add1~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[27] .lut_mask = "0000";
defparam \contador_05hz[27] .operation_mode = "normal";
defparam \contador_05hz[27] .output_mode = "reg_only";
defparam \contador_05hz[27] .register_cascade_mode = "off";
defparam \contador_05hz[27] .sum_lutc_input = "datac";
defparam \contador_05hz[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \contador_05hz[24] (
// Equation(s):
// \Equal1~7  = (contador_05hz[25] & (!contador_05hz[27] & (!contador_05hz[24] & !contador_05hz[26])))
// contador_05hz[24] = DFFEAS(\Equal1~7 , GLOBAL(\clk~combout ), VCC, , , \Add1~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_05hz[25]),
	.datab(contador_05hz[27]),
	.datac(\Add1~125_combout ),
	.datad(contador_05hz[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~7 ),
	.regout(contador_05hz[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[24] .lut_mask = "0002";
defparam \contador_05hz[24] .operation_mode = "normal";
defparam \contador_05hz[24] .output_mode = "reg_and_comb";
defparam \contador_05hz[24] .register_cascade_mode = "off";
defparam \contador_05hz[24] .sum_lutc_input = "qfbk";
defparam \contador_05hz[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \contador_05hz[25] (
// Equation(s):
// contador_05hz[25] = DFFEAS((((!\Equal1~8_combout  & \Add1~120_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(\Add1~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_05hz[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_05hz[25] .lut_mask = "0f00";
defparam \contador_05hz[25] .operation_mode = "normal";
defparam \contador_05hz[25] .output_mode = "reg_only";
defparam \contador_05hz[25] .register_cascade_mode = "off";
defparam \contador_05hz[25] .sum_lutc_input = "datac";
defparam \contador_05hz[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (contador_05hz[22] & (contador_05hz[23] & (contador_05hz[21] & contador_05hz[20])))

	.clk(gnd),
	.dataa(contador_05hz[22]),
	.datab(contador_05hz[23]),
	.datac(contador_05hz[21]),
	.datad(contador_05hz[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = "8000";
defparam \Equal1~6 .operation_mode = "normal";
defparam \Equal1~6 .output_mode = "comb_only";
defparam \Equal1~6 .register_cascade_mode = "off";
defparam \Equal1~6 .sum_lutc_input = "datac";
defparam \Equal1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (contador_05hz[13] & (contador_05hz[14] & (contador_05hz[15] & contador_05hz[12])))

	.clk(gnd),
	.dataa(contador_05hz[13]),
	.datab(contador_05hz[14]),
	.datac(contador_05hz[15]),
	.datad(contador_05hz[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = "8000";
defparam \Equal1~3 .operation_mode = "normal";
defparam \Equal1~3 .output_mode = "comb_only";
defparam \Equal1~3 .register_cascade_mode = "off";
defparam \Equal1~3 .sum_lutc_input = "datac";
defparam \Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~3_combout  & (\Equal1~1  & (\Equal1~2  & \Equal1~0 )))

	.clk(gnd),
	.dataa(\Equal1~3_combout ),
	.datab(\Equal1~1 ),
	.datac(\Equal1~2 ),
	.datad(\Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = "8000";
defparam \Equal1~4 .operation_mode = "normal";
defparam \Equal1~4 .output_mode = "comb_only";
defparam \Equal1~4 .register_cascade_mode = "off";
defparam \Equal1~4 .sum_lutc_input = "datac";
defparam \Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (\Equal1~5  & (\Equal1~7  & (\Equal1~6_combout  & \Equal1~4_combout )))

	.clk(gnd),
	.dataa(\Equal1~5 ),
	.datab(\Equal1~7 ),
	.datac(\Equal1~6_combout ),
	.datad(\Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = "8000";
defparam \Equal1~8 .operation_mode = "normal";
defparam \Equal1~8 .output_mode = "comb_only";
defparam \Equal1~8 .register_cascade_mode = "off";
defparam \Equal1~8 .sum_lutc_input = "datac";
defparam \Equal1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \clk_05hz~reg0 (
// Equation(s):
// \clk_05hz~reg0_regout  = DFFEAS(\clk_05hz~reg0_regout  $ ((((\Equal1~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clk_05hz~reg0_regout ),
	.datab(vcc),
	.datac(\Equal1~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_05hz~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_05hz~reg0 .lut_mask = "5a5a";
defparam \clk_05hz~reg0 .operation_mode = "normal";
defparam \clk_05hz~reg0 .output_mode = "reg_only";
defparam \clk_05hz~reg0 .register_cascade_mode = "off";
defparam \clk_05hz~reg0 .sum_lutc_input = "datac";
defparam \clk_05hz~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Add2~135 (
// Equation(s):
// \Add2~135_combout  = ((!contador_2hz[0]))
// \Add2~137  = CARRY(((contador_2hz[0])))
// \Add2~137COUT1_141  = CARRY(((contador_2hz[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~137 ),
	.cout1(\Add2~137COUT1_141 ));
// synopsys translate_off
defparam \Add2~135 .lut_mask = "33cc";
defparam \Add2~135 .operation_mode = "arithmetic";
defparam \Add2~135 .output_mode = "comb_only";
defparam \Add2~135 .register_cascade_mode = "off";
defparam \Add2~135 .sum_lutc_input = "datac";
defparam \Add2~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \contador_2hz[0] (
// Equation(s):
// contador_2hz[0] = DFFEAS((\Add2~135_combout  & (((!\Equal2~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~135_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[0] .lut_mask = "00aa";
defparam \contador_2hz[0] .operation_mode = "normal";
defparam \contador_2hz[0] .output_mode = "reg_only";
defparam \contador_2hz[0] .register_cascade_mode = "off";
defparam \contador_2hz[0] .sum_lutc_input = "datac";
defparam \contador_2hz[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Add2~130 (
// Equation(s):
// \Add2~130_combout  = (contador_2hz[1] $ ((\Add2~137 )))
// \Add2~132  = CARRY(((!\Add2~137 ) # (!contador_2hz[1])))
// \Add2~132COUT1_142  = CARRY(((!\Add2~137COUT1_141 ) # (!contador_2hz[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~137 ),
	.cin1(\Add2~137COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~132 ),
	.cout1(\Add2~132COUT1_142 ));
// synopsys translate_off
defparam \Add2~130 .cin0_used = "true";
defparam \Add2~130 .cin1_used = "true";
defparam \Add2~130 .lut_mask = "3c3f";
defparam \Add2~130 .operation_mode = "arithmetic";
defparam \Add2~130 .output_mode = "comb_only";
defparam \Add2~130 .register_cascade_mode = "off";
defparam \Add2~130 .sum_lutc_input = "cin";
defparam \Add2~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \contador_2hz[1] (
// Equation(s):
// contador_2hz[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add2~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[1] .lut_mask = "0000";
defparam \contador_2hz[1] .operation_mode = "normal";
defparam \contador_2hz[1] .output_mode = "reg_only";
defparam \contador_2hz[1] .register_cascade_mode = "off";
defparam \contador_2hz[1] .sum_lutc_input = "datac";
defparam \contador_2hz[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Add2~125 (
// Equation(s):
// \Add2~125_combout  = (contador_2hz[2] $ ((!\Add2~132 )))
// \Add2~127  = CARRY(((contador_2hz[2] & !\Add2~132 )))
// \Add2~127COUT1_143  = CARRY(((contador_2hz[2] & !\Add2~132COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~132 ),
	.cin1(\Add2~132COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~127 ),
	.cout1(\Add2~127COUT1_143 ));
// synopsys translate_off
defparam \Add2~125 .cin0_used = "true";
defparam \Add2~125 .cin1_used = "true";
defparam \Add2~125 .lut_mask = "c30c";
defparam \Add2~125 .operation_mode = "arithmetic";
defparam \Add2~125 .output_mode = "comb_only";
defparam \Add2~125 .register_cascade_mode = "off";
defparam \Add2~125 .sum_lutc_input = "cin";
defparam \Add2~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \contador_2hz[2] (
// Equation(s):
// contador_2hz[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add2~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[2] .lut_mask = "0000";
defparam \contador_2hz[2] .operation_mode = "normal";
defparam \contador_2hz[2] .output_mode = "reg_only";
defparam \contador_2hz[2] .register_cascade_mode = "off";
defparam \contador_2hz[2] .sum_lutc_input = "datac";
defparam \contador_2hz[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \Add2~120 (
// Equation(s):
// \Add2~120_combout  = (contador_2hz[3] $ ((\Add2~127 )))
// \Add2~122  = CARRY(((!\Add2~127COUT1_143 ) # (!contador_2hz[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~127 ),
	.cin1(\Add2~127COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~120_combout ),
	.regout(),
	.cout(\Add2~122 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~120 .cin0_used = "true";
defparam \Add2~120 .cin1_used = "true";
defparam \Add2~120 .lut_mask = "3c3f";
defparam \Add2~120 .operation_mode = "arithmetic";
defparam \Add2~120 .output_mode = "comb_only";
defparam \Add2~120 .register_cascade_mode = "off";
defparam \Add2~120 .sum_lutc_input = "cin";
defparam \Add2~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \contador_2hz[3] (
// Equation(s):
// \Equal2~7  = (!contador_2hz[0] & (!contador_2hz[2] & (!contador_2hz[3] & !contador_2hz[1])))
// contador_2hz[3] = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), VCC, , , \Add2~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[0]),
	.datab(contador_2hz[2]),
	.datac(\Add2~120_combout ),
	.datad(contador_2hz[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(contador_2hz[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[3] .lut_mask = "0001";
defparam \contador_2hz[3] .operation_mode = "normal";
defparam \contador_2hz[3] .output_mode = "reg_and_comb";
defparam \contador_2hz[3] .register_cascade_mode = "off";
defparam \contador_2hz[3] .sum_lutc_input = "qfbk";
defparam \contador_2hz[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Add2~115 (
// Equation(s):
// \Add2~115_combout  = contador_2hz[4] $ ((((!\Add2~122 ))))
// \Add2~117  = CARRY((contador_2hz[4] & ((!\Add2~122 ))))
// \Add2~117COUT1_144  = CARRY((contador_2hz[4] & ((!\Add2~122 ))))

	.clk(gnd),
	.dataa(contador_2hz[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~122 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~117 ),
	.cout1(\Add2~117COUT1_144 ));
// synopsys translate_off
defparam \Add2~115 .cin_used = "true";
defparam \Add2~115 .lut_mask = "a50a";
defparam \Add2~115 .operation_mode = "arithmetic";
defparam \Add2~115 .output_mode = "comb_only";
defparam \Add2~115 .register_cascade_mode = "off";
defparam \Add2~115 .sum_lutc_input = "cin";
defparam \Add2~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \contador_2hz[4] (
// Equation(s):
// contador_2hz[4] = DFFEAS((((\Add2~115_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[4] .lut_mask = "ff00";
defparam \contador_2hz[4] .operation_mode = "normal";
defparam \contador_2hz[4] .output_mode = "reg_only";
defparam \contador_2hz[4] .register_cascade_mode = "off";
defparam \contador_2hz[4] .sum_lutc_input = "datac";
defparam \contador_2hz[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Add2~100 (
// Equation(s):
// \Add2~100_combout  = contador_2hz[5] $ (((((!\Add2~122  & \Add2~117 ) # (\Add2~122  & \Add2~117COUT1_144 )))))
// \Add2~102  = CARRY(((!\Add2~117 )) # (!contador_2hz[5]))
// \Add2~102COUT1_145  = CARRY(((!\Add2~117COUT1_144 )) # (!contador_2hz[5]))

	.clk(gnd),
	.dataa(contador_2hz[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~122 ),
	.cin0(\Add2~117 ),
	.cin1(\Add2~117COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~102 ),
	.cout1(\Add2~102COUT1_145 ));
// synopsys translate_off
defparam \Add2~100 .cin0_used = "true";
defparam \Add2~100 .cin1_used = "true";
defparam \Add2~100 .cin_used = "true";
defparam \Add2~100 .lut_mask = "5a5f";
defparam \Add2~100 .operation_mode = "arithmetic";
defparam \Add2~100 .output_mode = "comb_only";
defparam \Add2~100 .register_cascade_mode = "off";
defparam \Add2~100 .sum_lutc_input = "cin";
defparam \Add2~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \contador_2hz[5] (
// Equation(s):
// contador_2hz[5] = DFFEAS((((\Add2~100_combout  & !\Equal2~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~100_combout ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[5] .lut_mask = "00f0";
defparam \contador_2hz[5] .operation_mode = "normal";
defparam \contador_2hz[5] .output_mode = "reg_only";
defparam \contador_2hz[5] .register_cascade_mode = "off";
defparam \contador_2hz[5] .sum_lutc_input = "datac";
defparam \contador_2hz[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Add2~110 (
// Equation(s):
// \Add2~110_combout  = contador_2hz[6] $ ((((!(!\Add2~122  & \Add2~102 ) # (\Add2~122  & \Add2~102COUT1_145 )))))
// \Add2~112  = CARRY((contador_2hz[6] & ((!\Add2~102 ))))
// \Add2~112COUT1_146  = CARRY((contador_2hz[6] & ((!\Add2~102COUT1_145 ))))

	.clk(gnd),
	.dataa(contador_2hz[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~122 ),
	.cin0(\Add2~102 ),
	.cin1(\Add2~102COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~112 ),
	.cout1(\Add2~112COUT1_146 ));
// synopsys translate_off
defparam \Add2~110 .cin0_used = "true";
defparam \Add2~110 .cin1_used = "true";
defparam \Add2~110 .cin_used = "true";
defparam \Add2~110 .lut_mask = "a50a";
defparam \Add2~110 .operation_mode = "arithmetic";
defparam \Add2~110 .output_mode = "comb_only";
defparam \Add2~110 .register_cascade_mode = "off";
defparam \Add2~110 .sum_lutc_input = "cin";
defparam \Add2~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \contador_2hz[6] (
// Equation(s):
// contador_2hz[6] = DFFEAS((((\Add2~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[6] .lut_mask = "ff00";
defparam \contador_2hz[6] .operation_mode = "normal";
defparam \contador_2hz[6] .output_mode = "reg_only";
defparam \contador_2hz[6] .register_cascade_mode = "off";
defparam \contador_2hz[6] .sum_lutc_input = "datac";
defparam \contador_2hz[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Add2~105 (
// Equation(s):
// \Add2~105_combout  = (contador_2hz[7] $ (((!\Add2~122  & \Add2~112 ) # (\Add2~122  & \Add2~112COUT1_146 ))))
// \Add2~107  = CARRY(((!\Add2~112 ) # (!contador_2hz[7])))
// \Add2~107COUT1_147  = CARRY(((!\Add2~112COUT1_146 ) # (!contador_2hz[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~122 ),
	.cin0(\Add2~112 ),
	.cin1(\Add2~112COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~107 ),
	.cout1(\Add2~107COUT1_147 ));
// synopsys translate_off
defparam \Add2~105 .cin0_used = "true";
defparam \Add2~105 .cin1_used = "true";
defparam \Add2~105 .cin_used = "true";
defparam \Add2~105 .lut_mask = "3c3f";
defparam \Add2~105 .operation_mode = "arithmetic";
defparam \Add2~105 .output_mode = "comb_only";
defparam \Add2~105 .register_cascade_mode = "off";
defparam \Add2~105 .sum_lutc_input = "cin";
defparam \Add2~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \contador_2hz[7] (
// Equation(s):
// \Equal2~6  = (!contador_2hz[4] & (contador_2hz[5] & (!contador_2hz[7] & !contador_2hz[6])))
// contador_2hz[7] = DFFEAS(\Equal2~6 , GLOBAL(\clk~combout ), VCC, , , \Add2~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[4]),
	.datab(contador_2hz[5]),
	.datac(\Add2~105_combout ),
	.datad(contador_2hz[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(contador_2hz[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[7] .lut_mask = "0004";
defparam \contador_2hz[7] .operation_mode = "normal";
defparam \contador_2hz[7] .output_mode = "reg_and_comb";
defparam \contador_2hz[7] .register_cascade_mode = "off";
defparam \contador_2hz[7] .sum_lutc_input = "qfbk";
defparam \contador_2hz[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \Add2~95 (
// Equation(s):
// \Add2~95_combout  = contador_2hz[8] $ ((((!(!\Add2~122  & \Add2~107 ) # (\Add2~122  & \Add2~107COUT1_147 )))))
// \Add2~97  = CARRY((contador_2hz[8] & ((!\Add2~107COUT1_147 ))))

	.clk(gnd),
	.dataa(contador_2hz[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~122 ),
	.cin0(\Add2~107 ),
	.cin1(\Add2~107COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~95_combout ),
	.regout(),
	.cout(\Add2~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~95 .cin0_used = "true";
defparam \Add2~95 .cin1_used = "true";
defparam \Add2~95 .cin_used = "true";
defparam \Add2~95 .lut_mask = "a50a";
defparam \Add2~95 .operation_mode = "arithmetic";
defparam \Add2~95 .output_mode = "comb_only";
defparam \Add2~95 .register_cascade_mode = "off";
defparam \Add2~95 .sum_lutc_input = "cin";
defparam \Add2~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \contador_2hz[8] (
// Equation(s):
// contador_2hz[8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add2~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[8] .lut_mask = "0000";
defparam \contador_2hz[8] .operation_mode = "normal";
defparam \contador_2hz[8] .output_mode = "reg_only";
defparam \contador_2hz[8] .register_cascade_mode = "off";
defparam \contador_2hz[8] .sum_lutc_input = "datac";
defparam \contador_2hz[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \Add2~90 (
// Equation(s):
// \Add2~90_combout  = contador_2hz[9] $ ((((\Add2~97 ))))
// \Add2~92  = CARRY(((!\Add2~97 )) # (!contador_2hz[9]))
// \Add2~92COUT1_148  = CARRY(((!\Add2~97 )) # (!contador_2hz[9]))

	.clk(gnd),
	.dataa(contador_2hz[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~92 ),
	.cout1(\Add2~92COUT1_148 ));
// synopsys translate_off
defparam \Add2~90 .cin_used = "true";
defparam \Add2~90 .lut_mask = "5a5f";
defparam \Add2~90 .operation_mode = "arithmetic";
defparam \Add2~90 .output_mode = "comb_only";
defparam \Add2~90 .register_cascade_mode = "off";
defparam \Add2~90 .sum_lutc_input = "cin";
defparam \Add2~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \contador_2hz[9] (
// Equation(s):
// \Equal2~5  = (contador_2hz[11] & (contador_2hz[10] & (!contador_2hz[9] & !contador_2hz[8])))
// contador_2hz[9] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), VCC, , , \Add2~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[11]),
	.datab(contador_2hz[10]),
	.datac(\Add2~90_combout ),
	.datad(contador_2hz[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(contador_2hz[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[9] .lut_mask = "0008";
defparam \contador_2hz[9] .operation_mode = "normal";
defparam \contador_2hz[9] .output_mode = "reg_and_comb";
defparam \contador_2hz[9] .register_cascade_mode = "off";
defparam \contador_2hz[9] .sum_lutc_input = "qfbk";
defparam \contador_2hz[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \Add2~85 (
// Equation(s):
// \Add2~85_combout  = (contador_2hz[10] $ ((!(!\Add2~97  & \Add2~92 ) # (\Add2~97  & \Add2~92COUT1_148 ))))
// \Add2~87  = CARRY(((contador_2hz[10] & !\Add2~92 )))
// \Add2~87COUT1_149  = CARRY(((contador_2hz[10] & !\Add2~92COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~92 ),
	.cin1(\Add2~92COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~87 ),
	.cout1(\Add2~87COUT1_149 ));
// synopsys translate_off
defparam \Add2~85 .cin0_used = "true";
defparam \Add2~85 .cin1_used = "true";
defparam \Add2~85 .cin_used = "true";
defparam \Add2~85 .lut_mask = "c30c";
defparam \Add2~85 .operation_mode = "arithmetic";
defparam \Add2~85 .output_mode = "comb_only";
defparam \Add2~85 .register_cascade_mode = "off";
defparam \Add2~85 .sum_lutc_input = "cin";
defparam \Add2~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \contador_2hz[10] (
// Equation(s):
// contador_2hz[10] = DFFEAS((((!\Equal2~8_combout  & \Add2~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8_combout ),
	.datad(\Add2~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[10] .lut_mask = "0f00";
defparam \contador_2hz[10] .operation_mode = "normal";
defparam \contador_2hz[10] .output_mode = "reg_only";
defparam \contador_2hz[10] .register_cascade_mode = "off";
defparam \contador_2hz[10] .sum_lutc_input = "datac";
defparam \contador_2hz[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Add2~80 (
// Equation(s):
// \Add2~80_combout  = contador_2hz[11] $ (((((!\Add2~97  & \Add2~87 ) # (\Add2~97  & \Add2~87COUT1_149 )))))
// \Add2~82  = CARRY(((!\Add2~87 )) # (!contador_2hz[11]))
// \Add2~82COUT1_150  = CARRY(((!\Add2~87COUT1_149 )) # (!contador_2hz[11]))

	.clk(gnd),
	.dataa(contador_2hz[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~87 ),
	.cin1(\Add2~87COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~82 ),
	.cout1(\Add2~82COUT1_150 ));
// synopsys translate_off
defparam \Add2~80 .cin0_used = "true";
defparam \Add2~80 .cin1_used = "true";
defparam \Add2~80 .cin_used = "true";
defparam \Add2~80 .lut_mask = "5a5f";
defparam \Add2~80 .operation_mode = "arithmetic";
defparam \Add2~80 .output_mode = "comb_only";
defparam \Add2~80 .register_cascade_mode = "off";
defparam \Add2~80 .sum_lutc_input = "cin";
defparam \Add2~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \contador_2hz[11] (
// Equation(s):
// contador_2hz[11] = DFFEAS((((!\Equal2~8_combout  & \Add2~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8_combout ),
	.datad(\Add2~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[11] .lut_mask = "0f00";
defparam \contador_2hz[11] .operation_mode = "normal";
defparam \contador_2hz[11] .output_mode = "reg_only";
defparam \contador_2hz[11] .register_cascade_mode = "off";
defparam \contador_2hz[11] .sum_lutc_input = "datac";
defparam \contador_2hz[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Add2~70 (
// Equation(s):
// \Add2~70_combout  = (contador_2hz[12] $ ((!(!\Add2~97  & \Add2~82 ) # (\Add2~97  & \Add2~82COUT1_150 ))))
// \Add2~72  = CARRY(((contador_2hz[12] & !\Add2~82 )))
// \Add2~72COUT1_151  = CARRY(((contador_2hz[12] & !\Add2~82COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~82 ),
	.cin1(\Add2~82COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~72 ),
	.cout1(\Add2~72COUT1_151 ));
// synopsys translate_off
defparam \Add2~70 .cin0_used = "true";
defparam \Add2~70 .cin1_used = "true";
defparam \Add2~70 .cin_used = "true";
defparam \Add2~70 .lut_mask = "c30c";
defparam \Add2~70 .operation_mode = "arithmetic";
defparam \Add2~70 .output_mode = "comb_only";
defparam \Add2~70 .register_cascade_mode = "off";
defparam \Add2~70 .sum_lutc_input = "cin";
defparam \Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \contador_2hz[12] (
// Equation(s):
// contador_2hz[12] = DFFEAS((!\Equal2~8_combout  & (((\Add2~70_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8_combout ),
	.datab(vcc),
	.datac(\Add2~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[12] .lut_mask = "5050";
defparam \contador_2hz[12] .operation_mode = "normal";
defparam \contador_2hz[12] .output_mode = "reg_only";
defparam \contador_2hz[12] .register_cascade_mode = "off";
defparam \contador_2hz[12] .sum_lutc_input = "datac";
defparam \contador_2hz[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Add2~65 (
// Equation(s):
// \Add2~65_combout  = (contador_2hz[13] $ (((!\Add2~97  & \Add2~72 ) # (\Add2~97  & \Add2~72COUT1_151 ))))
// \Add2~67  = CARRY(((!\Add2~72COUT1_151 ) # (!contador_2hz[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~72 ),
	.cin1(\Add2~72COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~65_combout ),
	.regout(),
	.cout(\Add2~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~65 .cin0_used = "true";
defparam \Add2~65 .cin1_used = "true";
defparam \Add2~65 .cin_used = "true";
defparam \Add2~65 .lut_mask = "3c3f";
defparam \Add2~65 .operation_mode = "arithmetic";
defparam \Add2~65 .output_mode = "comb_only";
defparam \Add2~65 .register_cascade_mode = "off";
defparam \Add2~65 .sum_lutc_input = "cin";
defparam \Add2~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \contador_2hz[13] (
// Equation(s):
// contador_2hz[13] = DFFEAS((((!\Equal2~8_combout  & \Add2~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8_combout ),
	.datad(\Add2~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[13] .lut_mask = "0f00";
defparam \contador_2hz[13] .operation_mode = "normal";
defparam \contador_2hz[13] .output_mode = "reg_only";
defparam \contador_2hz[13] .register_cascade_mode = "off";
defparam \contador_2hz[13] .sum_lutc_input = "datac";
defparam \contador_2hz[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Add2~75 (
// Equation(s):
// \Add2~75_combout  = (contador_2hz[14] $ ((!\Add2~67 )))
// \Add2~77  = CARRY(((contador_2hz[14] & !\Add2~67 )))
// \Add2~77COUT1_152  = CARRY(((contador_2hz[14] & !\Add2~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~77 ),
	.cout1(\Add2~77COUT1_152 ));
// synopsys translate_off
defparam \Add2~75 .cin_used = "true";
defparam \Add2~75 .lut_mask = "c30c";
defparam \Add2~75 .operation_mode = "arithmetic";
defparam \Add2~75 .output_mode = "comb_only";
defparam \Add2~75 .register_cascade_mode = "off";
defparam \Add2~75 .sum_lutc_input = "cin";
defparam \Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \contador_2hz[14] (
// Equation(s):
// \Equal2~3  = (contador_2hz[13] & (contador_2hz[15] & (!contador_2hz[14] & contador_2hz[12])))
// contador_2hz[14] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), VCC, , , \Add2~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[13]),
	.datab(contador_2hz[15]),
	.datac(\Add2~75_combout ),
	.datad(contador_2hz[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(contador_2hz[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[14] .lut_mask = "0800";
defparam \contador_2hz[14] .operation_mode = "normal";
defparam \contador_2hz[14] .output_mode = "reg_and_comb";
defparam \contador_2hz[14] .register_cascade_mode = "off";
defparam \contador_2hz[14] .sum_lutc_input = "qfbk";
defparam \contador_2hz[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Add2~60 (
// Equation(s):
// \Add2~60_combout  = (contador_2hz[15] $ (((!\Add2~67  & \Add2~77 ) # (\Add2~67  & \Add2~77COUT1_152 ))))
// \Add2~62  = CARRY(((!\Add2~77 ) # (!contador_2hz[15])))
// \Add2~62COUT1_153  = CARRY(((!\Add2~77COUT1_152 ) # (!contador_2hz[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~77 ),
	.cin1(\Add2~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~62 ),
	.cout1(\Add2~62COUT1_153 ));
// synopsys translate_off
defparam \Add2~60 .cin0_used = "true";
defparam \Add2~60 .cin1_used = "true";
defparam \Add2~60 .cin_used = "true";
defparam \Add2~60 .lut_mask = "3c3f";
defparam \Add2~60 .operation_mode = "arithmetic";
defparam \Add2~60 .output_mode = "comb_only";
defparam \Add2~60 .register_cascade_mode = "off";
defparam \Add2~60 .sum_lutc_input = "cin";
defparam \Add2~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \contador_2hz[15] (
// Equation(s):
// contador_2hz[15] = DFFEAS((((!\Equal2~8_combout  & \Add2~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8_combout ),
	.datad(\Add2~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[15] .lut_mask = "0f00";
defparam \contador_2hz[15] .operation_mode = "normal";
defparam \contador_2hz[15] .output_mode = "reg_only";
defparam \contador_2hz[15] .register_cascade_mode = "off";
defparam \contador_2hz[15] .sum_lutc_input = "datac";
defparam \contador_2hz[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Add2~55 (
// Equation(s):
// \Add2~55_combout  = (contador_2hz[16] $ ((!(!\Add2~67  & \Add2~62 ) # (\Add2~67  & \Add2~62COUT1_153 ))))
// \Add2~57  = CARRY(((contador_2hz[16] & !\Add2~62 )))
// \Add2~57COUT1_154  = CARRY(((contador_2hz[16] & !\Add2~62COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~62 ),
	.cin1(\Add2~62COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~57 ),
	.cout1(\Add2~57COUT1_154 ));
// synopsys translate_off
defparam \Add2~55 .cin0_used = "true";
defparam \Add2~55 .cin1_used = "true";
defparam \Add2~55 .cin_used = "true";
defparam \Add2~55 .lut_mask = "c30c";
defparam \Add2~55 .operation_mode = "arithmetic";
defparam \Add2~55 .output_mode = "comb_only";
defparam \Add2~55 .register_cascade_mode = "off";
defparam \Add2~55 .sum_lutc_input = "cin";
defparam \Add2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (contador_2hz[17] $ (((!\Add2~67  & \Add2~57 ) # (\Add2~67  & \Add2~57COUT1_154 ))))
// \Add2~52  = CARRY(((!\Add2~57 ) # (!contador_2hz[17])))
// \Add2~52COUT1_155  = CARRY(((!\Add2~57COUT1_154 ) # (!contador_2hz[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~57 ),
	.cin1(\Add2~57COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~52 ),
	.cout1(\Add2~52COUT1_155 ));
// synopsys translate_off
defparam \Add2~50 .cin0_used = "true";
defparam \Add2~50 .cin1_used = "true";
defparam \Add2~50 .cin_used = "true";
defparam \Add2~50 .lut_mask = "3c3f";
defparam \Add2~50 .operation_mode = "arithmetic";
defparam \Add2~50 .output_mode = "comb_only";
defparam \Add2~50 .register_cascade_mode = "off";
defparam \Add2~50 .sum_lutc_input = "cin";
defparam \Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Add2~45 (
// Equation(s):
// \Add2~45_combout  = (contador_2hz[18] $ ((!(!\Add2~67  & \Add2~52 ) # (\Add2~67  & \Add2~52COUT1_155 ))))
// \Add2~47  = CARRY(((contador_2hz[18] & !\Add2~52COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~67 ),
	.cin0(\Add2~52 ),
	.cin1(\Add2~52COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~45_combout ),
	.regout(),
	.cout(\Add2~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~45 .cin0_used = "true";
defparam \Add2~45 .cin1_used = "true";
defparam \Add2~45 .cin_used = "true";
defparam \Add2~45 .lut_mask = "c30c";
defparam \Add2~45 .operation_mode = "arithmetic";
defparam \Add2~45 .output_mode = "comb_only";
defparam \Add2~45 .register_cascade_mode = "off";
defparam \Add2~45 .sum_lutc_input = "cin";
defparam \Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \contador_2hz[18] (
// Equation(s):
// contador_2hz[18] = DFFEAS((((\Add2~45_combout  & !\Equal2~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~45_combout ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[18] .lut_mask = "00f0";
defparam \contador_2hz[18] .operation_mode = "normal";
defparam \contador_2hz[18] .output_mode = "reg_only";
defparam \contador_2hz[18] .register_cascade_mode = "off";
defparam \contador_2hz[18] .sum_lutc_input = "datac";
defparam \contador_2hz[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (contador_2hz[19] $ ((\Add2~47 )))
// \Add2~42  = CARRY(((!\Add2~47 ) # (!contador_2hz[19])))
// \Add2~42COUT1_156  = CARRY(((!\Add2~47 ) # (!contador_2hz[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~42 ),
	.cout1(\Add2~42COUT1_156 ));
// synopsys translate_off
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "3c3f";
defparam \Add2~40 .operation_mode = "arithmetic";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \contador_2hz[19] (
// Equation(s):
// contador_2hz[19] = DFFEAS((!\Equal2~8_combout  & (((\Add2~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[19] .lut_mask = "5500";
defparam \contador_2hz[19] .operation_mode = "normal";
defparam \contador_2hz[19] .output_mode = "reg_only";
defparam \contador_2hz[19] .register_cascade_mode = "off";
defparam \contador_2hz[19] .sum_lutc_input = "datac";
defparam \contador_2hz[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \contador_2hz[16] (
// Equation(s):
// \Equal2~2  = (contador_2hz[17] & (contador_2hz[19] & (!contador_2hz[16] & contador_2hz[18])))
// contador_2hz[16] = DFFEAS(\Equal2~2 , GLOBAL(\clk~combout ), VCC, , , \Add2~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[17]),
	.datab(contador_2hz[19]),
	.datac(\Add2~55_combout ),
	.datad(contador_2hz[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(contador_2hz[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[16] .lut_mask = "0800";
defparam \contador_2hz[16] .operation_mode = "normal";
defparam \contador_2hz[16] .output_mode = "reg_and_comb";
defparam \contador_2hz[16] .register_cascade_mode = "off";
defparam \contador_2hz[16] .sum_lutc_input = "qfbk";
defparam \contador_2hz[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \contador_2hz[17] (
// Equation(s):
// contador_2hz[17] = DFFEAS((!\Equal2~8_combout  & (((\Add2~50_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[17] .lut_mask = "5500";
defparam \contador_2hz[17] .operation_mode = "normal";
defparam \contador_2hz[17] .output_mode = "reg_only";
defparam \contador_2hz[17] .register_cascade_mode = "off";
defparam \contador_2hz[17] .sum_lutc_input = "datac";
defparam \contador_2hz[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (contador_2hz[20] $ ((!(!\Add2~47  & \Add2~42 ) # (\Add2~47  & \Add2~42COUT1_156 ))))
// \Add2~32  = CARRY(((contador_2hz[20] & !\Add2~42 )))
// \Add2~32COUT1_157  = CARRY(((contador_2hz[20] & !\Add2~42COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~47 ),
	.cin0(\Add2~42 ),
	.cin1(\Add2~42COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~32 ),
	.cout1(\Add2~32COUT1_157 ));
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "c30c";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \contador_2hz[20] (
// Equation(s):
// contador_2hz[20] = DFFEAS((!\Equal2~8_combout  & (((\Add2~30_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8_combout ),
	.datab(vcc),
	.datac(\Add2~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[20] .lut_mask = "5050";
defparam \contador_2hz[20] .operation_mode = "normal";
defparam \contador_2hz[20] .output_mode = "reg_only";
defparam \contador_2hz[20] .register_cascade_mode = "off";
defparam \contador_2hz[20] .sum_lutc_input = "datac";
defparam \contador_2hz[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = (contador_2hz[21] $ (((!\Add2~47  & \Add2~32 ) # (\Add2~47  & \Add2~32COUT1_157 ))))
// \Add2~27  = CARRY(((!\Add2~32 ) # (!contador_2hz[21])))
// \Add2~27COUT1_158  = CARRY(((!\Add2~32COUT1_157 ) # (!contador_2hz[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~47 ),
	.cin0(\Add2~32 ),
	.cin1(\Add2~32COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_158 ));
// synopsys translate_off
defparam \Add2~25 .cin0_used = "true";
defparam \Add2~25 .cin1_used = "true";
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "3c3f";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \contador_2hz[21] (
// Equation(s):
// contador_2hz[21] = DFFEAS((((!\Equal2~8_combout  & \Add2~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8_combout ),
	.datad(\Add2~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[21] .lut_mask = "0f00";
defparam \contador_2hz[21] .operation_mode = "normal";
defparam \contador_2hz[21] .output_mode = "reg_only";
defparam \contador_2hz[21] .register_cascade_mode = "off";
defparam \contador_2hz[21] .sum_lutc_input = "datac";
defparam \contador_2hz[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (contador_2hz[22] $ ((!(!\Add2~47  & \Add2~27 ) # (\Add2~47  & \Add2~27COUT1_158 ))))
// \Add2~37  = CARRY(((contador_2hz[22] & !\Add2~27 )))
// \Add2~37COUT1_159  = CARRY(((contador_2hz[22] & !\Add2~27COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~47 ),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~37 ),
	.cout1(\Add2~37COUT1_159 ));
// synopsys translate_off
defparam \Add2~35 .cin0_used = "true";
defparam \Add2~35 .cin1_used = "true";
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "c30c";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (contador_2hz[23] $ (((!\Add2~47  & \Add2~37 ) # (\Add2~47  & \Add2~37COUT1_159 ))))
// \Add2~22  = CARRY(((!\Add2~37COUT1_159 ) # (!contador_2hz[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~47 ),
	.cin0(\Add2~37 ),
	.cin1(\Add2~37COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(\Add2~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~20 .cin0_used = "true";
defparam \Add2~20 .cin1_used = "true";
defparam \Add2~20 .cin_used = "true";
defparam \Add2~20 .lut_mask = "3c3f";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "cin";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \contador_2hz[23] (
// Equation(s):
// contador_2hz[23] = DFFEAS((((!\Equal2~8_combout  & \Add2~20_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8_combout ),
	.datad(\Add2~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[23] .lut_mask = "0f00";
defparam \contador_2hz[23] .operation_mode = "normal";
defparam \contador_2hz[23] .output_mode = "reg_only";
defparam \contador_2hz[23] .register_cascade_mode = "off";
defparam \contador_2hz[23] .sum_lutc_input = "datac";
defparam \contador_2hz[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \contador_2hz[22] (
// Equation(s):
// \Equal2~1  = (contador_2hz[20] & (contador_2hz[21] & (!contador_2hz[22] & contador_2hz[23])))
// contador_2hz[22] = DFFEAS(\Equal2~1 , GLOBAL(\clk~combout ), VCC, , , \Add2~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[20]),
	.datab(contador_2hz[21]),
	.datac(\Add2~35_combout ),
	.datad(contador_2hz[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(contador_2hz[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[22] .lut_mask = "0800";
defparam \contador_2hz[22] .operation_mode = "normal";
defparam \contador_2hz[22] .output_mode = "reg_and_comb";
defparam \contador_2hz[22] .register_cascade_mode = "off";
defparam \contador_2hz[22] .sum_lutc_input = "qfbk";
defparam \contador_2hz[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = contador_2hz[24] $ ((((!\Add2~22 ))))
// \Add2~17  = CARRY((contador_2hz[24] & ((!\Add2~22 ))))
// \Add2~17COUT1_160  = CARRY((contador_2hz[24] & ((!\Add2~22 ))))

	.clk(gnd),
	.dataa(contador_2hz[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_160 ));
// synopsys translate_off
defparam \Add2~15 .cin_used = "true";
defparam \Add2~15 .lut_mask = "a50a";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \contador_2hz[24] (
// Equation(s):
// contador_2hz[24] = DFFEAS((((\Add2~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[24] .lut_mask = "ff00";
defparam \contador_2hz[24] .operation_mode = "normal";
defparam \contador_2hz[24] .output_mode = "reg_only";
defparam \contador_2hz[24] .register_cascade_mode = "off";
defparam \contador_2hz[24] .sum_lutc_input = "datac";
defparam \contador_2hz[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (contador_2hz[25] $ (((!\Add2~22  & \Add2~17 ) # (\Add2~22  & \Add2~17COUT1_160 ))))
// \Add2~12  = CARRY(((!\Add2~17 ) # (!contador_2hz[25])))
// \Add2~12COUT1_161  = CARRY(((!\Add2~17COUT1_160 ) # (!contador_2hz[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~12 ),
	.cout1(\Add2~12COUT1_161 ));
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .cin_used = "true";
defparam \Add2~10 .lut_mask = "3c3f";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \contador_2hz[25] (
// Equation(s):
// contador_2hz[25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add2~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[25] .lut_mask = "0000";
defparam \contador_2hz[25] .operation_mode = "normal";
defparam \contador_2hz[25] .output_mode = "reg_only";
defparam \contador_2hz[25] .register_cascade_mode = "off";
defparam \contador_2hz[25] .sum_lutc_input = "datac";
defparam \contador_2hz[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (contador_2hz[26] $ ((!(!\Add2~22  & \Add2~12 ) # (\Add2~22  & \Add2~12COUT1_161 ))))
// \Add2~7  = CARRY(((contador_2hz[26] & !\Add2~12 )))
// \Add2~7COUT1_162  = CARRY(((contador_2hz[26] & !\Add2~12COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador_2hz[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~12 ),
	.cin1(\Add2~12COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~7 ),
	.cout1(\Add2~7COUT1_162 ));
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .cin_used = "true";
defparam \Add2~5 .lut_mask = "c30c";
defparam \Add2~5 .operation_mode = "arithmetic";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \contador_2hz[26] (
// Equation(s):
// contador_2hz[26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add2~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador_2hz[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[26] .lut_mask = "0000";
defparam \contador_2hz[26] .operation_mode = "normal";
defparam \contador_2hz[26] .output_mode = "reg_only";
defparam \contador_2hz[26] .register_cascade_mode = "off";
defparam \contador_2hz[26] .sum_lutc_input = "datac";
defparam \contador_2hz[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \contador_2hz[27] (
// Equation(s):
// \Equal2~0  = (!contador_2hz[25] & (!contador_2hz[24] & (!contador_2hz[27] & !contador_2hz[26])))
// contador_2hz[27] = DFFEAS(\Equal2~0 , GLOBAL(\clk~combout ), VCC, , , \Add2~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(contador_2hz[25]),
	.datab(contador_2hz[24]),
	.datac(\Add2~0_combout ),
	.datad(contador_2hz[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(contador_2hz[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2hz[27] .lut_mask = "0001";
defparam \contador_2hz[27] .operation_mode = "normal";
defparam \contador_2hz[27] .output_mode = "reg_and_comb";
defparam \contador_2hz[27] .register_cascade_mode = "off";
defparam \contador_2hz[27] .sum_lutc_input = "qfbk";
defparam \contador_2hz[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (((!\Add2~22  & \Add2~7 ) # (\Add2~22  & \Add2~7COUT1_162 ) $ (contador_2hz[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(contador_2hz[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~7 ),
	.cin1(\Add2~7COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~0 .cin0_used = "true";
defparam \Add2~0 .cin1_used = "true";
defparam \Add2~0 .cin_used = "true";
defparam \Add2~0 .lut_mask = "0ff0";
defparam \Add2~0 .operation_mode = "normal";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "cin";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~2  & (\Equal2~3  & (\Equal2~1  & \Equal2~0 )))

	.clk(gnd),
	.dataa(\Equal2~2 ),
	.datab(\Equal2~3 ),
	.datac(\Equal2~1 ),
	.datad(\Equal2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (\Equal2~5  & (\Equal2~6  & (\Equal2~7  & \Equal2~4_combout )))

	.clk(gnd),
	.dataa(\Equal2~5 ),
	.datab(\Equal2~6 ),
	.datac(\Equal2~7 ),
	.datad(\Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = "8000";
defparam \Equal2~8 .operation_mode = "normal";
defparam \Equal2~8 .output_mode = "comb_only";
defparam \Equal2~8 .register_cascade_mode = "off";
defparam \Equal2~8 .sum_lutc_input = "datac";
defparam \Equal2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \clk_2hz~reg0 (
// Equation(s):
// \clk_2hz~reg0_regout  = DFFEAS(((\clk_2hz~reg0_regout  $ (\Equal2~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_2hz~reg0_regout ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_2hz~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_2hz~reg0 .lut_mask = "0ff0";
defparam \clk_2hz~reg0 .operation_mode = "normal";
defparam \clk_2hz~reg0 .output_mode = "reg_only";
defparam \clk_2hz~reg0 .register_cascade_mode = "off";
defparam \clk_2hz~reg0 .sum_lutc_input = "datac";
defparam \clk_2hz~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \clk_1hz~I (
	.datain(\clk_1hz~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(clk_1hz));
// synopsys translate_off
defparam \clk_1hz~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \clk_05hz~I (
	.datain(\clk_05hz~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(clk_05hz));
// synopsys translate_off
defparam \clk_05hz~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \clk_2hz~I (
	.datain(\clk_2hz~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(clk_2hz));
// synopsys translate_off
defparam \clk_2hz~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
