xrun: 19.03-s010: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.03-s010: Started on Oct 29, 2021 at 02:09:45 EDT
xrun
	-f sim.args
		-clean
		-ieee1364
		-v93
		-nospecify
		-timescale 1ns/1ps
		-mess
		-access +rwc
		-sv
		../Src/unary_binary_mac.sv
		../Src/unary_binary_mxu.sv
		../Src/unary_binary_mxu_tb.sv
	-input vcd_dump.tcl
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ../Src/unary_binary_mac.sv
  (input  logic en, clear, clk, 
                 |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,6|17): Implicit net port (en) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
  (input  logic en, clear, clk, 
                        |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,6|24): Implicit net port (clear) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
  (input  logic en, clear, clk, 
                             |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,6|29): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.Counter:sv
		errors: 0, warnings: 3
    (input  logic [NUM_ELEMENTS-1:0] in,
                                      |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,20|38): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.adder_tree:sv
		errors: 0, warnings: 1
    (input  logic clk, 
                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,65|20): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic reset_n, 
                        |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,66|24): Implicit net port (reset_n) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic valid, // Start of when the input signal should be grabbed.
                      |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,67|22): Implicit net port (valid) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [SIZE-1:0] a, 
                             |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,68|29): Implicit net port (a) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [SIZE-1:0] b, 
                             |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,69|29): Implicit net port (b) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [SIZE:0]   counter_out, 
                                       |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,70|39): Implicit net port (counter_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.separate:sv
		errors: 0, warnings: 6
    (input  logic clk, 
                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,125|20): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic reset_n, 
                        |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,126|24): Implicit net port (reset_n) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic valid, // Start of when the input signal should be grabbed.
                      |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,127|22): Implicit net port (valid) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [(SETS*SIZE)-1:0] a, 
                                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,128|36): Implicit net port (a) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [(SETS*SIZE)-1:0] b, 
                                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mac.sv,129|36): Implicit net port (b) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.unary_binary_MAC:sv
		errors: 0, warnings: 5
file: ../Src/unary_binary_mxu.sv
    (input  logic clk,
                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,9|20): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic reset_n,
                        |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,10|24): Implicit net port (reset_n) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [DIM-1:0][BIT_WIDTH-1:0] A_row,
                                               |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,11|47): Implicit net port (A_row) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [DIM-1:0][DIM-1:0][BIT_WIDTH-1:0] B_trans,
                                                          |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,12|58): Implicit net port (B_trans) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic start,
                      |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,13|22): Implicit net port (start) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.row_mac:sv
		errors: 0, warnings: 5
    (input  logic clk,
                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,112|20): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic reset_n,
                        |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,113|24): Implicit net port (reset_n) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [DIM-1:0][DIM-1:0][BIT_WIDTH-1:0] A,
                                                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,114|52): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic [DIM-1:0][DIM-1:0][BIT_WIDTH-1:0] B,
                                                    |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,115|52): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
     input  logic start,
                      |
xmvlog: *W,NODNTW (../Src/unary_binary_mxu.sv,116|22): Implicit net port (start) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
        end: macs
                |
xmvlog: *W,LBLMAT (../Src/unary_binary_mxu.sv,152|16): Label/name mismatch: MACs - macs.
	module worklib.temporal_mxu:sv
		errors: 0, warnings: 6
file: ../Src/unary_binary_mxu_tb.sv
	module worklib.unary_binary_mxu_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		unary_binary_mxu_tb
		Caching library 'worklib' ....... Done
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
                        .out_row(mac_out[k]),
                                       |
xmelab: *W,CUVMPW (../Src/unary_binary_mxu.sv,142|39): port sizes differ in port connection (8/16).
                                                         .out(mac_out));
                                                                    |
xmelab: *W,CUVMPW (../Src/unary_binary_mxu.sv,36|68): port sizes differ in port connection (8/10).
                        .out_row(mac_out[k]),
                                       |
xmelab: *W,CUVMPW (../Src/unary_binary_mxu.sv,142|39): port sizes differ in port connection (8/16).
                                                         .out(mac_out));
                                                                    |
xmelab: *W,CUVMPW (../Src/unary_binary_mxu.sv,36|68): port sizes differ in port connection (8/10).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.adder_tree:sv <0x484e7487>
			streams:   1, words:   168
		worklib.adder_tree:sv <0x53fb8ea0>
			streams:   1, words:   149
		worklib.adder_tree:sv <0x2d2eb0e1>
			streams:   4, words:  1071
		worklib.adder_tree:sv <0x3b91c7c4>
			streams:   4, words:  1069
		worklib.adder_tree:sv <0x21855319>
			streams:   4, words:  1069
		worklib.adder_tree:sv <0x5e449bf5>
			streams:   1, words:   195
		worklib.adder_tree:sv <0x66cdd27e>
			streams:   4, words:  1069
		worklib.adder_tree:sv <0x16b45a3b>
			streams:   4, words:  1069
		worklib.adder_tree:sv <0x7b98b25b>
			streams:   4, words:  1097
		worklib.Counter:sv <0x0a630ee9>
			streams:   2, words:   425
		worklib.Counter:sv <0x70b1b53d>
			streams:   2, words:   439
		worklib.unary_binary_mxu_tb:sv <0x480e0a1a>
			streams:  14, words: 10306
		worklib.temporal_mxu:sv <0x27076a05>
			streams:   9, words:  2836
		worklib.unary_binary_MAC:sv <0x55b57016>
			streams:  20, words:  4978
		worklib.row_mac:sv <0x5f1bd484>
			streams:  14, words:  6071
		worklib.separate:sv <0x75afafda>
			streams:  10, words:  2798
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                48       7
		Registers:             161      44
		Scalar wires:          125       -
		Expanded wires:         80       3
		Vectored wires:        119       -
		Always blocks:          47      13
		Initial blocks:          3       3
		Cont. assignments:     108       9
		Pseudo assignments:     83      41
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.unary_binary_mxu_tb:sv
Loading snapshot worklib.unary_binary_mxu_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /afs/ece.cmu.edu/support/cds/share/image/usr/cds/xcelium-19.03.010/tools/xcelium/files/xmsimrc
xcelium> # file path to dump vcd
xcelium> database -open -vcd dump -into ./unary_binary.vcd
Created VCD database dump
xcelium> # change design.DUT name to top level name
xcelium> probe -create unary_binary_mxu_tb.dut -depth to_cells  -vcd -all -database dump -all -memories
Created probe 1
xcelium> run

Start Testing

                   0 
		     C[0][0]:       %b, C[0][1]:       %b 
		     C[1][0]:       %b, C[1][1]:       %b
		     out_valid:  %b  x  x  x  x0
Simulation complete via $finish(1) at time 1015 NS + 0
../Src/unary_binary_mxu_tb.sv:197         $finish; 
xcelium> exit
TOOL:	xrun	19.03-s010: Exiting on Oct 29, 2021 at 02:09:47 EDT  (total: 00:00:02)
