=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01 results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_test.sv dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_ref.sv
Return code: 11

--- stdout ---


--- stderr ---
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:14: syntax error
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:14: error: Invalid module instantiation
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:15: error: Invalid module instantiation
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:19: syntax error
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:19: error: Invalid module instantiation
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:20: error: Invalid module instantiation
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:24: syntax error
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:24: error: Invalid module instantiation
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:25: error: Invalid module instantiation
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:36: syntax error
results\mistral_7b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv:36: error: Invalid module instantiation
