<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_2_full_axi4_burst_wr_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.ID_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.AWUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.ARUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.RUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.BUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.CLK_DOMAIN">design_2_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.CLK_DOMAIN">design_2_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>full_axi4_burst_wr_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 16 09:35:59 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:88687a9a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:88687a9a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_2_full_axi4_burst_wr_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 16 09:35:59 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:88687a9a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>full_axi4_burst_wr_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 16 09:35:59 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5a4d1726</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_2_full_axi4_burst_wr_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 16 09:35:59 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5a4d1726</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 16 09:39:17 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:88687a9a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_wr_intr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wr_first_shift</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wr_next_shift</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wr_end</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result_packet_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0xFFFC0004</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/440a/hdl/full_axi4_burst_wr_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/440a/hdl/full_axi4_burst_wr_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_2_full_axi4_burst_wr_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/440a/hdl/full_axi4_burst_wr_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/440a/hdl/full_axi4_burst_wr_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_2_full_axi4_burst_wr_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_2_full_axi4_burst_wr_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_full_axi4_burst_wr_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_full_axi4_burst_wr_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_full_axi4_burst_wr_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_full_axi4_burst_wr_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A Full AXI4 Master which performs a  burst transfer of burst length of 4</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0xFFFC0004</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_2_full_axi4_burst_wr_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>full_axi4_burst_wr_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca2fc0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd72674_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463c5725_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b62b2e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f63438b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cc8180_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e6481f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657af8f5_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7fe91b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce1eb40_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48527215_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b79113e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582fa3e7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11682df8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33da1eed_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c129abe_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2f3dd0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396c7b1a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63867b2e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b9173_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5661a0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2c6d0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fda799_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168ee2db_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b85c44c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3367f959_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6734b372_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9d5389_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387fbf94_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5739ebe6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668da4c0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb9615_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7087d8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b695c0a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be5ad31_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed9beeb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d67b180_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35258dde_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534f7148_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d1745e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f646ffe_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216f351d_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef2f809_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22141b47_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1d3dc5_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723a1f4_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7576e2f2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dfabcd_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6978de49_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157dfe80_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1101a42f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5048f4b5_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac9c699_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ee2e5f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38645179_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9ee82_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c7397c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e91150_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b866ba4_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8f8f2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fdde4e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c05be4_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2909502e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363f6e7f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfd97a9_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12534092_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ce4ba8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629914f5_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fae5863_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b51d281_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bed08cd_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6655f1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63951071_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e201ea_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e78d15_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d662e84_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ca6127_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db43bbc_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cc6ed8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33935454_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9b784f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571e8a9f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e0cec_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699bbf1c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676cfbbb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa51709_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6056e68b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1916497a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158cb89b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404003b6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166c295e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1342e0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa43e4f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129391f2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573ba321_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1fa68f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245e93dd_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63502968_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349ca9b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20881edf_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a455b7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4f8cd1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a7c982_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b83049e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d64410_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e458cdb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de868b0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0ba17f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17895cd9_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c302be_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637f8b86_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f5431e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f07cc42_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fc892b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a468f3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8c4b3f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac13e4e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b0969d_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6325df79_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7317e0a7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a431cc7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f54aa7b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c5ffea_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbe1a7d_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623a6441_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b0c967_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15517479_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493ccfa3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfc56c7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310f65a7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7e4832_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f220911_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d20a013_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475d0e2b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207566a1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1f06ed_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249ecefc_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353a9ef7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d39950d_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47de2a02_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5e94e3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724790cf_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d439b90_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380199c1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57062c75_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2526a1ac_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689d83f9_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f1e85c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7d0558_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ec7a06_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ecd85a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b7f91_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2805e4c6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470b1746_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d80edc_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413587cf_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73593922_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f3015b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781fbf14_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11341333_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d569c2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdbe2e8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b05c342_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1444ee40_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184bc6a8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66331421_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5111872a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd2aeb4_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2985dbb0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebc67f0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f64dd9_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b372c7c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b21d42_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6488465_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c5246_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715dc92c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2132a853_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d2f1bc_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40eb6973_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca1c8c8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b02e659_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7590542a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5263eb2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29164437_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b61db2c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf4ccd3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b819d38_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3ad25e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c7206e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791cd80c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2762bda6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421fe4bf_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2194f4fd_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4c026b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf307a5_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec77645_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442cd08e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164ce19a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10414d21_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ccdf13_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4771b425_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59578b60_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6847b860_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377b063d_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6846d3b9_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543f0b11_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca132eb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7870ef78_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f611575_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a30daee_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e344ede_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783eecd7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e982cdc_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb2d8fb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702ddb08_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce332ac_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b313dee_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1436de_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a35608_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557a4efe_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c06e539_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a84f3a0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71997b9f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7294a8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5722c1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf037ed_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16816bb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55eeac14_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d87d97_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30abde34_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f5ddf3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0ce896_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f91bbf7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5353d8ee_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206e937c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecade39_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626277c5_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b21b4a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105a6c55_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7961e38d_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466b4aac_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c203ce_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f78b338_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a71209f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f63da67_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c738c18_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc0327b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcc66a1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139516ff_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb41fac_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5126f295_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399e151_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c30ba79_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c27c76_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb2cb41_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb502ae_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c38a61_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d4c267_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7e148a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520c3cb4_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2817aa57_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de50a94_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5754ecb3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518bb928_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9fefe0_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625ca6f9_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b74985c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f73739e_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2b7df6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61af7e38_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e928e7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2084c352_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de603f3_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bfcbf8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d74b2c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3455d566_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358beab6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133a1908_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4379da6_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba41aa1_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c7ee5f_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359b2139_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec3e20c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740d302_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471ba9c2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7582fb0c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b54f602_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a46b6b_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab988fb_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c23eb63_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa5937a_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5757c753_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cec5840_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d158942_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b64183_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3ed310_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457e82b2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/full_axi4_burst_wr/full_axi4_burst_wr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505fb873_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3b2a60_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314d0712_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609f57b2_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cacdec8_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f034f8c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228c2a4_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2b27fd_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6e425c_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32de6234_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcb6085_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bda2cfa_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e384da7_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78622753_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362d1b23_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3245591_ARCHIVE_LOCATION">/home/s1820419/Xilinx/Vivado/project/ip_repo/axis_pl2ps_fifo/full_axi4_burst_wr_1</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.ARUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.AWUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.BUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.ID_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.RUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.WUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_M00_AXI_BURST_LEN" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="372f74e8"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="565e9002"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cdf7416a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cc772683"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8e9cf786"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
