Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb 14 15:50:27 2023
| Host         : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu5evsfvc784-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 105506 |     0 |    117120 | 90.08 |
|   LUT as Logic             |  95101 |     0 |    117120 | 81.20 |
|   LUT as Memory            |  10405 |     0 |     57600 | 18.06 |
|     LUT as Distributed RAM |   2610 |     0 |           |       |
|     LUT as Shift Register  |   7795 |     0 |           |       |
| CLB Registers              | 117364 |     0 |    234240 | 50.10 |
|   Register as Flip Flop    | 117364 |     0 |    234240 | 50.10 |
|   Register as Latch        |      0 |     0 |    234240 |  0.00 |
| CARRY8                     |   2744 |     0 |     14640 | 18.74 |
| F7 Muxes                   |   2002 |     0 |     58560 |  3.42 |
| F8 Muxes                   |    267 |     0 |     29280 |  0.91 |
| F9 Muxes                   |      0 |     0 |     14640 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1228   |          Yes |           - |          Set |
| 5847   |          Yes |           - |        Reset |
| 3377   |          Yes |         Set |            - |
| 106912 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  128 |     0 |       144 | 88.89 |
|   RAMB36/FIFO*    |  120 |     0 |       144 | 83.33 |
|     RAMB36E2 only |  120 |       |           |       |
|   RAMB18          |   16 |     0 |       288 |  5.56 |
|     RAMB18E2 only |   16 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   18 |     0 |      1248 |  1.44 |
|   DSP48E2 only |   18 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  116 |     0 |       252 | 46.03 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   36 |     0 |       352 | 10.23 |
|   BUFGCE             |   13 |     0 |       112 | 11.61 |
|   BUFGCE_DIV         |    1 |     0 |        16 |  6.25 |
|   BUFG_GT            |    8 |     0 |        96 |  8.33 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    6 |     0 |        32 | 18.75 |
| PLL                  |    1 |     0 |         8 | 12.50 |
| MMCM                 |    2 |     0 |         4 | 50.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    3 |     0 |         4 |  75.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+--------+---------------------+
|    Ref Name   |  Used  | Functional Category |
+---------------+--------+---------------------+
| FDRE          | 106912 |            Register |
| LUT6          |  31143 |                 CLB |
| LUT3          |  27572 |                 CLB |
| LUT5          |  17203 |                 CLB |
| LUT4          |  16346 |                 CLB |
| LUT1          |  13746 |                 CLB |
| LUT2          |  12042 |                 CLB |
| SRL16E        |   6843 |                 CLB |
| FDCE          |   5847 |            Register |
| FDSE          |   3377 |            Register |
| CARRY8        |   2744 |                 CLB |
| MUXF7         |   2002 |                 CLB |
| RAMD32        |   1410 |                 CLB |
| FDPE          |   1228 |            Register |
| RAMD64E       |   1224 |                 CLB |
| SRLC32E       |    952 |                 CLB |
| RAMS32        |    288 |                 CLB |
| MUXF8         |    267 |                 CLB |
| RAMB36E2      |    120 |            BLOCKRAM |
| INBUF         |     60 |                 I/O |
| IBUFCTRL      |     60 |              Others |
| OBUF          |     56 |                 I/O |
| OSERDESE3     |     26 |                 I/O |
| DSP48E2       |     18 |          Arithmetic |
| RAMB18E2      |     16 |            BLOCKRAM |
| IDELAYE3      |     15 |                 I/O |
| IDDRE1        |     15 |            Register |
| BUFGCE        |     13 |               Clock |
| OBUFT         |     10 |                 I/O |
| BUFG_GT       |      8 |               Clock |
| BUFG_GT_SYNC  |      6 |               Clock |
| BUFGCTRL      |      6 |               Clock |
| GTHE4_CHANNEL |      3 |            Advanced |
| MMCME4_ADV    |      2 |               Clock |
| BUFG_PS       |      2 |               Clock |
| PS8           |      1 |            Advanced |
| PLLE4_ADV     |      1 |               Clock |
| IDELAYCTRL    |      1 |                 I/O |
| IBUFDS_GTE4   |      1 |                 I/O |
| BUFGCE_DIV    |      1 |               Clock |
+---------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| DLIN     |   12 |
+----------+------+


