#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd34b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd34cf0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xd2ef40 .functor NOT 1, L_0xd669e0, C4<0>, C4<0>, C4<0>;
o0x7fa11af64978 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd667c0 .functor XOR 1, L_0xd66670, o0x7fa11af64978, C4<0>, C4<0>;
L_0xd668d0 .functor XOR 1, L_0xd667c0, L_0xd66830, C4<0>, C4<0>;
v0xd64510_0 .net *"_ivl_10", 0 0, L_0xd66830;  1 drivers
v0xd64610_0 .net *"_ivl_12", 0 0, L_0xd668d0;  1 drivers
v0xd646f0_0 .net *"_ivl_2", 0 0, L_0xd665d0;  1 drivers
v0xd647b0_0 .net *"_ivl_4", 0 0, L_0xd66670;  1 drivers
; Elide local net with no drivers, v0xd64890_0 name=_ivl_6
v0xd649c0_0 .net *"_ivl_8", 0 0, L_0xd667c0;  1 drivers
v0xd64aa0_0 .net "a", 0 0, v0xd63330_0;  1 drivers
v0xd64b90_0 .net "b", 0 0, v0xd633d0_0;  1 drivers
v0xd64c80_0 .net "c", 0 0, v0xd63470_0;  1 drivers
v0xd64d20_0 .var "clk", 0 0;
v0xd64dc0_0 .net "d", 0 0, v0xd635e0_0;  1 drivers
o0x7fa11af64708 .functor BUFZ 1, C4<z>; HiZ drive
v0xd64e60_0 .net "out_dut", 0 0, o0x7fa11af64708;  0 drivers
v0xd64f00_0 .net "out_ref", 0 0, L_0xd65ee0;  1 drivers
v0xd64fa0_0 .var/2u "stats1", 159 0;
v0xd65040_0 .var/2u "strobe", 0 0;
v0xd650e0_0 .net "tb_match", 0 0, L_0xd669e0;  1 drivers
v0xd651a0_0 .net "tb_mismatch", 0 0, L_0xd2ef40;  1 drivers
v0xd65370_0 .net "wavedrom_enable", 0 0, v0xd636d0_0;  1 drivers
v0xd65410_0 .net "wavedrom_title", 511 0, v0xd63770_0;  1 drivers
L_0xd665d0 .concat [ 1 0 0 0], L_0xd65ee0;
L_0xd66670 .concat [ 1 0 0 0], L_0xd65ee0;
L_0xd66830 .concat [ 1 0 0 0], L_0xd65ee0;
L_0xd669e0 .cmp/eeq 1, L_0xd665d0, L_0xd668d0;
S_0xd38e70 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xd34cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xd39910 .functor NOT 1, v0xd63470_0, C4<0>, C4<0>, C4<0>;
L_0xd2f780 .functor NOT 1, v0xd633d0_0, C4<0>, C4<0>, C4<0>;
L_0xd65590 .functor AND 1, L_0xd39910, L_0xd2f780, C4<1>, C4<1>;
L_0xd656d0 .functor NOT 1, v0xd635e0_0, C4<0>, C4<0>, C4<0>;
L_0xd65770 .functor NOT 1, v0xd63330_0, C4<0>, C4<0>, C4<0>;
L_0xd657e0 .functor AND 1, L_0xd656d0, L_0xd65770, C4<1>, C4<1>;
L_0xd65910 .functor OR 1, L_0xd65590, L_0xd657e0, C4<0>, C4<0>;
L_0xd65a20 .functor AND 1, v0xd63330_0, v0xd63470_0, C4<1>, C4<1>;
L_0xd65b70 .functor AND 1, L_0xd65a20, v0xd635e0_0, C4<1>, C4<1>;
L_0xd65be0 .functor OR 1, L_0xd65910, L_0xd65b70, C4<0>, C4<0>;
L_0xd65d00 .functor AND 1, v0xd633d0_0, v0xd63470_0, C4<1>, C4<1>;
L_0xd65e00 .functor AND 1, L_0xd65d00, v0xd635e0_0, C4<1>, C4<1>;
L_0xd65ee0 .functor OR 1, L_0xd65be0, L_0xd65e00, C4<0>, C4<0>;
v0xd2f130_0 .net *"_ivl_0", 0 0, L_0xd39910;  1 drivers
v0xd2f1d0_0 .net *"_ivl_10", 0 0, L_0xd657e0;  1 drivers
v0xd34ac0_0 .net *"_ivl_12", 0 0, L_0xd65910;  1 drivers
v0xd61be0_0 .net *"_ivl_14", 0 0, L_0xd65a20;  1 drivers
v0xd61cc0_0 .net *"_ivl_16", 0 0, L_0xd65b70;  1 drivers
v0xd61df0_0 .net *"_ivl_18", 0 0, L_0xd65be0;  1 drivers
v0xd61ed0_0 .net *"_ivl_2", 0 0, L_0xd2f780;  1 drivers
v0xd61fb0_0 .net *"_ivl_20", 0 0, L_0xd65d00;  1 drivers
v0xd62090_0 .net *"_ivl_22", 0 0, L_0xd65e00;  1 drivers
v0xd62170_0 .net *"_ivl_4", 0 0, L_0xd65590;  1 drivers
v0xd62250_0 .net *"_ivl_6", 0 0, L_0xd656d0;  1 drivers
v0xd62330_0 .net *"_ivl_8", 0 0, L_0xd65770;  1 drivers
v0xd62410_0 .net "a", 0 0, v0xd63330_0;  alias, 1 drivers
v0xd624d0_0 .net "b", 0 0, v0xd633d0_0;  alias, 1 drivers
v0xd62590_0 .net "c", 0 0, v0xd63470_0;  alias, 1 drivers
v0xd62650_0 .net "d", 0 0, v0xd635e0_0;  alias, 1 drivers
v0xd62710_0 .net "out", 0 0, L_0xd65ee0;  alias, 1 drivers
S_0xd62870 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xd34cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xd63330_0 .var "a", 0 0;
v0xd633d0_0 .var "b", 0 0;
v0xd63470_0 .var "c", 0 0;
v0xd63540_0 .net "clk", 0 0, v0xd64d20_0;  1 drivers
v0xd635e0_0 .var "d", 0 0;
v0xd636d0_0 .var "wavedrom_enable", 0 0;
v0xd63770_0 .var "wavedrom_title", 511 0;
S_0xd62b10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xd62870;
 .timescale -12 -12;
v0xd62d70_0 .var/2s "count", 31 0;
E_0xd33d90/0 .event negedge, v0xd63540_0;
E_0xd33d90/1 .event posedge, v0xd63540_0;
E_0xd33d90 .event/or E_0xd33d90/0, E_0xd33d90/1;
E_0xd33fc0 .event negedge, v0xd63540_0;
E_0xd1e9f0 .event posedge, v0xd63540_0;
S_0xd62e70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xd62870;
 .timescale -12 -12;
v0xd63070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd63150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xd62870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd638d0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xd34cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xd65ff0 .functor NOT 1, L_0xd66140, C4<0>, C4<0>, C4<0>;
o0x7fa11af64768 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd66060 .functor NOT 1, o0x7fa11af64768, C4<0>, C4<0>, C4<0>;
o0x7fa11af64798 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd660d0 .functor NOT 1, o0x7fa11af64798, C4<0>, C4<0>, C4<0>;
L_0xd66140 .functor OR 1, o0x7fa11af64768, o0x7fa11af64798, v0xd635e0_0, o0x7fa11af64708;
L_0xd66350 .functor BUFT 1, v0xd63330_0, C4<0>, C4<0>, C4<0>;
L_0xd66410 .functor BUFT 1, v0xd633d0_0, C4<0>, C4<0>, C4<0>;
L_0xd66510 .functor BUFT 1, v0xd63470_0, C4<0>, C4<0>, C4<0>;
RS_0x7fa11af64678 .resolv tri, L_0xd65ff0, L_0xd66350;
v0xd63bc0_0 .net8 "a", 0 0, RS_0x7fa11af64678;  2 drivers
RS_0x7fa11af646a8 .resolv tri, L_0xd66060, L_0xd66410;
v0xd63c80_0 .net8 "b", 0 0, RS_0x7fa11af646a8;  2 drivers
RS_0x7fa11af646d8 .resolv tri, L_0xd660d0, L_0xd66510;
v0xd63d40_0 .net8 "c", 0 0, RS_0x7fa11af646d8;  2 drivers
v0xd63e10_0 .net "d", 0 0, v0xd635e0_0;  alias, 1 drivers
v0xd63f00_0 .net "out", 0 0, o0x7fa11af64708;  alias, 0 drivers
v0xd64010_0 .net "w1", 0 0, L_0xd66140;  1 drivers
v0xd640d0_0 .net "w2", 0 0, o0x7fa11af64768;  0 drivers
v0xd64190_0 .net "w3", 0 0, o0x7fa11af64798;  0 drivers
S_0xd642f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xd34cf0;
 .timescale -12 -12;
E_0xd33b30 .event anyedge, v0xd65040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd65040_0;
    %nor/r;
    %assign/vec4 v0xd65040_0, 0;
    %wait E_0xd33b30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd62870;
T_3 ;
    %fork t_1, S_0xd62b10;
    %jmp t_0;
    .scope S_0xd62b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd62d70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd635e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd63470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd633d0_0, 0;
    %assign/vec4 v0xd63330_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd1e9f0;
    %load/vec4 v0xd62d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xd62d70_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd635e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd63470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd633d0_0, 0;
    %assign/vec4 v0xd63330_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xd33fc0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd63150;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd33d90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xd63330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd633d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd63470_0, 0;
    %assign/vec4 v0xd635e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xd62870;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xd34cf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd64d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd65040_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd34cf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd64d20_0;
    %inv;
    %store/vec4 v0xd64d20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd34cf0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd63540_0, v0xd651a0_0, v0xd64aa0_0, v0xd64b90_0, v0xd64c80_0, v0xd64dc0_0, v0xd64f00_0, v0xd64e60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd34cf0;
T_7 ;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd34cf0;
T_8 ;
    %wait E_0xd33d90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd64fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd64fa0_0, 4, 32;
    %load/vec4 v0xd650e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd64fa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd64fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd64fa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd64f00_0;
    %load/vec4 v0xd64f00_0;
    %load/vec4 v0xd64e60_0;
    %xor;
    %load/vec4 v0xd64f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd64fa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd64fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd64fa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response43/top_module.sv";
