// Seed: 1290493999
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  logic id_3;
  initial begin
    if (1) id_2 <= 1;
    else begin
      return 1'b0;
    end
  end
  logic id_4;
  logic id_5;
endmodule
