<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='136' type='bool llvm::MIBundleOperandIteratorBase::isValid() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='51' u='c' c='_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='135'>/// isValid - Returns true until all the operands have been visited.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='3288' u='c' c='_ZNK4llvm10AsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='900' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='904' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1397' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1477' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='83' u='c' c='_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='288' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='317' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='918' u='c' c='_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegENS_8RegisterEPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='285' u='c' c='_ZN4llvm22AnalyzeVirtRegInBundleERNS_12MachineInstrENS_8RegisterEPNS_15SmallVectorImplISt4pairIPS0_jEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='317' u='c' c='_ZN4llvm22AnalyzePhysRegInBundleERKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2685' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2825' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='481' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12collectInstrERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='490' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector17collectInstrLanesERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1126' u='c' c='_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE'/>
