Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:41:05 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.120ns  (arrival time - required time)
  Source:                 scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.080ns (38.278%)  route 0.129ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.086ns (routing 0.388ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.438ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y239        net (fo=9452, routed)        1.086     1.701    scaler_inst_left/scl_v_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_FDRE_C_Q)         0.080     1.781    scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[7]/Q
    SLICE_X45Y241        net (fo=5, unset)            0.129     1.910    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/I1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y241        net (fo=9452, routed)        1.283     2.063    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.226     1.837    
    SLICE_X45Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     2.030    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 inst_fir_v1_4/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_4/dout_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.081ns (46.286%)  route 0.094ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.018ns (routing 0.388ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.438ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y110        net (fo=9452, routed)        1.018     1.633    inst_fir_v1_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_FDRE_C_Q)         0.081     1.714    inst_fir_v1_4/dout_2_reg[7]/Q
    SLICE_X38Y110        net (fo=1, unset)            0.094     1.808    ints_fifo_1_gen_1_4/dout_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y110        net (fo=9452, routed)        1.206     1.986    ints_fifo_1_gen_1_4/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.726    
    SLICE_X38Y110        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.919    ints_fifo_1_gen_1_4/dout_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.081ns (43.784%)  route 0.104ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.087ns (routing 0.388ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.438ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y239        net (fo=9452, routed)        1.087     1.702    scaler_inst_left/scl_v_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_FDRE_C_Q)         0.081     1.783    scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[0]/Q
    SLICE_X45Y241        net (fo=7, unset)            0.104     1.887    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/I8
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y241        net (fo=9452, routed)        1.283     2.063    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.226     1.837    
    SLICE_X45Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.996    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.081ns (43.548%)  route 0.105ns (56.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.087ns (routing 0.388ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.438ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y239        net (fo=9452, routed)        1.087     1.702    scaler_inst_left/scl_v_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_FDRE_C_Q)         0.081     1.783    scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[1]/Q
    SLICE_X45Y241        net (fo=6, unset)            0.105     1.888    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/I7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y241        net (fo=9452, routed)        1.283     2.063    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.226     1.837    
    SLICE_X45Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.996    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.632%)  route 0.109ns (57.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.086ns (routing 0.388ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.438ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y239        net (fo=9452, routed)        1.086     1.701    scaler_inst_left/scl_v_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_FDRE_C_Q)         0.081     1.782    scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[5]/Q
    SLICE_X45Y241        net (fo=6, unset)            0.109     1.891    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/I3
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y241        net (fo=9452, routed)        1.283     2.063    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.226     1.837    
    SLICE_X45Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.996    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.080ns (39.801%)  route 0.121ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.086ns (routing 0.388ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.438ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y239        net (fo=9452, routed)        1.086     1.701    scaler_inst_left/scl_v_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_FDRE_C_Q)         0.080     1.781    scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[6]/Q
    SLICE_X45Y241        net (fo=6, unset)            0.121     1.902    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/I2
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y241        net (fo=9452, routed)        1.283     2.063    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.226     1.837    
    SLICE_X45Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.996    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram5_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.485%)  route 0.085ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.019ns (routing 0.388ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.438ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y104        net (fo=9452, routed)        1.019     1.634    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_FDRE_C_Q)         0.080     1.714    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr5_reg[6]/Q
    SLICE_X38Y104        net (fo=1, unset)            0.085     1.799    wrapper_qs_intr_inst_10/doutr5[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y104        net (fo=9452, routed)        1.203     1.983    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.723    
    SLICE_X38Y104        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.882    wrapper_qs_intr_inst_10/my_ram5_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.080ns (37.383%)  route 0.134ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.087ns (routing 0.388ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.438ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y239        net (fo=9452, routed)        1.087     1.702    scaler_inst_left/scl_v_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_FDRE_C_Q)         0.080     1.782    scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[2]/Q
    SLICE_X45Y241        net (fo=5, unset)            0.134     1.916    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/I6
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y241        net (fo=9452, routed)        1.283     2.063    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.226     1.837    
    SLICE_X45Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.996    scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_2/dout_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram13_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.485%)  route 0.085ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.997ns (routing 0.388ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.438ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X31Y96         net (fo=9452, routed)        0.997     1.612    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_FDRE_C_Q)         0.080     1.692    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr13_reg[6]/Q
    SLICE_X32Y96         net (fo=1, unset)            0.085     1.777    wrapper_qs_intr_inst_10/doutr13[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X32Y96         net (fo=9452, routed)        1.175     1.955    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.694    
    SLICE_X32Y96         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.853    wrapper_qs_intr_inst_10/my_ram13_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr18_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram18_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.977ns (routing 0.388ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.438ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y93         net (fo=9452, routed)        0.977     1.592    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_FDRE_C_Q)         0.080     1.672    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr18_reg[6]/Q
    SLICE_X30Y93         net (fo=2, unset)            0.100     1.772    wrapper_qs_intr_inst_10/doutr18[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X30Y93         net (fo=9452, routed)        1.166     1.946    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.685    
    SLICE_X30Y93         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.844    wrapper_qs_intr_inst_10/my_ram18_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 inst_fir_v1_1/din_1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_1/ints_fifo_1/dout_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.619%)  route 0.088ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.021ns (routing 0.388ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.438ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y103        net (fo=9452, routed)        1.021     1.636    inst_fir_v1_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_FDRE_C_Q)         0.080     1.716    inst_fir_v1_1/din_1_reg_reg[6]/Q
    SLICE_X48Y103        net (fo=4, unset)            0.088     1.804    inst_fir_v1_1/ints_fifo_1/dout_1[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y103        net (fo=9452, routed)        1.196     1.976    inst_fir_v1_1/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.716    
    SLICE_X48Y103        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.875    inst_fir_v1_1/ints_fifo_1/dout_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 inst_fir_v1_6/din_2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_6/ints_fifo_2/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.559%)  route 0.133ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.008ns (routing 0.388ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.438ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y91         net (fo=9452, routed)        1.008     1.623    inst_fir_v1_6/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_FDRE_C_Q)         0.080     1.703    inst_fir_v1_6/din_2_reg_reg[7]/Q
    SLICE_X43Y91         net (fo=4, unset)            0.133     1.836    inst_fir_v1_6/ints_fifo_2/I1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y91         net (fo=9452, routed)        1.193     1.973    inst_fir_v1_6/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.713    
    SLICE_X43Y91         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.906    inst_fir_v1_6/ints_fifo_2/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 combine_res_inst_20/dout_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            find_max_inst/res_1_11_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.998ns (routing 0.388ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.438ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X31Y101        net (fo=9452, routed)        0.998     1.613    combine_res_inst_20/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_FDRE_C_Q)         0.080     1.693    combine_res_inst_20/dout_reg_reg[7]/Q
    SLICE_X32Y102        net (fo=1, unset)            0.131     1.824    find_max_inst/I14
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X32Y102        net (fo=9452, routed)        1.181     1.961    find_max_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.700    
    SLICE_X32Y102        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.893    find_max_inst/res_1_11_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 inst_fir_v1_7/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_7/dout_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.022ns (routing 0.388ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.438ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y100        net (fo=9452, routed)        1.022     1.637    inst_fir_v1_7/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_FDRE_C_Q)         0.081     1.718    inst_fir_v1_7/dout_2_reg[7]/Q
    SLICE_X40Y101        net (fo=1, unset)            0.092     1.810    ints_fifo_1_gen_1_7/dout_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y101        net (fo=9452, routed)        1.202     1.982    ints_fifo_1_gen_1_7/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.296     1.686    
    SLICE_X40Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.879    ints_fifo_1_gen_1_7/dout_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 inst_fir_v1_10/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_10/dout_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.000ns (routing 0.388ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.438ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X30Y103        net (fo=9452, routed)        1.000     1.615    inst_fir_v1_10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_FDRE_C_Q)         0.080     1.695    inst_fir_v1_10/dout_2_reg[7]/Q
    SLICE_X30Y105        net (fo=1, unset)            0.096     1.791    ints_fifo_1_gen_1_10/dout_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X30Y105        net (fo=9452, routed)        1.179     1.959    ints_fifo_1_gen_1_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.294     1.665    
    SLICE_X30Y105        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.858    ints_fifo_1_gen_1_10/dout_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 inst_fir_v1_11/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_11/dout_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.000ns (routing 0.388ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.438ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X31Y99         net (fo=9452, routed)        1.000     1.615    inst_fir_v1_11/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_FDRE_C_Q)         0.080     1.695    inst_fir_v1_11/dout_2_reg[7]/Q
    SLICE_X32Y100        net (fo=1, unset)            0.131     1.826    ints_fifo_1_gen_1_11/dout_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X32Y100        net (fo=9452, routed)        1.180     1.960    ints_fifo_1_gen_1_11/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.699    
    SLICE_X32Y100        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.892    ints_fifo_1_gen_1_11/dout_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/din_2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_2/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.080ns (38.095%)  route 0.130ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.020ns (routing 0.388ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.438ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y96         net (fo=9452, routed)        1.020     1.635    inst_fir_v1_9/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_FDRE_C_Q)         0.080     1.715    inst_fir_v1_9/din_2_reg_reg[7]/Q
    SLICE_X40Y96         net (fo=4, unset)            0.130     1.845    inst_fir_v1_9/ints_fifo_2/I1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y96         net (fo=9452, routed)        1.197     1.977    inst_fir_v1_9/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.717    
    SLICE_X40Y96         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.910    inst_fir_v1_9/ints_fifo_2/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 inst_fir_v1_20/din_2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_20/ints_fifo_2/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.080ns (38.095%)  route 0.130ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.992ns (routing 0.388ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.438ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X30Y87         net (fo=9452, routed)        0.992     1.607    inst_fir_v1_20/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_FDRE_C_Q)         0.080     1.687    inst_fir_v1_20/din_2_reg_reg[7]/Q
    SLICE_X32Y87         net (fo=4, unset)            0.130     1.817    inst_fir_v1_20/ints_fifo_2/I1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X32Y87         net (fo=9452, routed)        1.168     1.948    inst_fir_v1_20/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.687    
    SLICE_X32Y87         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.880    inst_fir_v1_20/ints_fifo_2/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram5_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.081ns (43.784%)  route 0.104ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.020ns (routing 0.388ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.438ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y104        net (fo=9452, routed)        1.020     1.635    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_FDRE_C_Q)         0.081     1.716    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr5_reg[1]/Q
    SLICE_X38Y104        net (fo=1, unset)            0.104     1.820    wrapper_qs_intr_inst_10/doutr5[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y104        net (fo=9452, routed)        1.203     1.983    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.723    
    SLICE_X38Y104        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.882    wrapper_qs_intr_inst_10/my_ram5_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 inst_fir_v2_9/din_2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_9/ints_fifo_2/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.080ns (38.095%)  route 0.130ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.966ns (routing 0.388ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.438ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y90         net (fo=9452, routed)        0.966     1.581    inst_fir_v2_9/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_FDRE_C_Q)         0.080     1.661    inst_fir_v2_9/din_2_reg_reg[7]/Q
    SLICE_X26Y90         net (fo=4, unset)            0.130     1.791    inst_fir_v2_9/ints_fifo_2/I1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y90         net (fo=9452, routed)        1.141     1.921    inst_fir_v2_9/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.660    
    SLICE_X26Y90         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.853    inst_fir_v2_9/ints_fifo_2/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 inst_fir_v1_17/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_17/dout_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      0.977ns (routing 0.388ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.438ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y93         net (fo=9452, routed)        0.977     1.592    inst_fir_v1_17/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_FDRE_C_Q)         0.081     1.673    inst_fir_v1_17/dout_2_reg[7]/Q
    SLICE_X29Y94         net (fo=1, unset)            0.092     1.765    ints_fifo_1_gen_1_17/dout_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y94         net (fo=9452, routed)        1.146     1.926    ints_fifo_1_gen_1_17/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.294     1.632    
    SLICE_X29Y94         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.825    ints_fifo_1_gen_1_17/dout_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 inst_fir_v1_0/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_0/buff2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.027ns (routing 0.388ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.438ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y111        net (fo=9452, routed)        1.027     1.642    inst_fir_v1_0/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_FDRE_C_Q)         0.080     1.722    inst_fir_v1_0/dout_2_reg[7]/Q
    SLICE_X48Y112        net (fo=1, unset)            0.092     1.814    ints_fifo_1_gen_1_0/dout_2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y112        net (fo=9452, routed)        1.201     1.981    ints_fifo_1_gen_1_0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.300     1.680    
    SLICE_X48Y112        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.873    ints_fifo_1_gen_1_0/buff2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 inst_fir_v1_0/din_1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_0/ints_fifo_1/dout_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.080ns (44.693%)  route 0.099ns (55.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.025ns (routing 0.388ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.438ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y108        net (fo=9452, routed)        1.025     1.640    inst_fir_v1_0/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_FDRE_C_Q)         0.080     1.720    inst_fir_v1_0/din_1_reg_reg[0]/Q
    SLICE_X48Y108        net (fo=5, unset)            0.099     1.819    inst_fir_v1_0/ints_fifo_1/dout_1[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y108        net (fo=9452, routed)        1.199     1.979    inst_fir_v1_0/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.719    
    SLICE_X48Y108        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.878    inst_fir_v1_0/ints_fifo_1/dout_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 inst_fir_v1_16/din_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_16/ints_fifo_1/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.985ns (routing 0.388ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.438ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X28Y106        net (fo=9452, routed)        0.985     1.600    inst_fir_v1_16/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_FDRE_C_Q)         0.080     1.680    inst_fir_v1_16/din_1_reg_reg[7]/Q
    SLICE_X29Y105        net (fo=3, unset)            0.131     1.811    inst_fir_v1_16/ints_fifo_1/dout_1[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y105        net (fo=9452, routed)        1.157     1.937    inst_fir_v1_16/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.676    
    SLICE_X29Y105        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.869    inst_fir_v1_16/ints_fifo_1/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 inst_fir_v1_19/din_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_19/ints_fifo_1/dout_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.965ns (routing 0.388ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.438ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X25Y92         net (fo=9452, routed)        0.965     1.580    inst_fir_v1_19/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_FDRE_C_Q)         0.080     1.660    inst_fir_v1_19/din_1_reg_reg[4]/Q
    SLICE_X26Y92         net (fo=3, unset)            0.105     1.765    inst_fir_v1_19/ints_fifo_1/dout_1[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y92         net (fo=9452, routed)        1.145     1.925    inst_fir_v1_19/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.664    
    SLICE_X26Y92         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.823    inst_fir_v1_19/ints_fifo_1/dout_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 inst_fir_v2_5/din_2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_5/ints_fifo_2/dout_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.080ns (44.199%)  route 0.101ns (55.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.012ns (routing 0.388ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.438ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y89         net (fo=9452, routed)        1.012     1.627    inst_fir_v2_5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_FDRE_C_Q)         0.080     1.707    inst_fir_v2_5/din_2_reg_reg[6]/Q
    SLICE_X40Y90         net (fo=2, unset)            0.101     1.808    inst_fir_v2_5/ints_fifo_2/I2
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y90         net (fo=9452, routed)        1.187     1.967    inst_fir_v2_5/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.707    
    SLICE_X40Y90         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.866    inst_fir_v2_5/ints_fifo_2/dout_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 inst_fir_v2_4/din_1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_4/ints_fifo_1/dout_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.007ns (routing 0.388ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.438ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y89         net (fo=9452, routed)        1.007     1.622    inst_fir_v2_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_FDRE_C_Q)         0.080     1.702    inst_fir_v2_4/din_1_reg_reg[1]/Q
    SLICE_X38Y89         net (fo=4, unset)            0.105     1.807    inst_fir_v2_4/ints_fifo_1/dout_1[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y89         net (fo=9452, routed)        1.184     1.964    inst_fir_v2_4/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.703    
    SLICE_X38Y89         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.862    inst_fir_v2_4/ints_fifo_1/dout_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr13_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram13_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.081ns (43.784%)  route 0.104ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.998ns (routing 0.388ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.438ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X31Y96         net (fo=9452, routed)        0.998     1.613    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_FDRE_C_Q)         0.081     1.694    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr13_reg[1]/Q
    SLICE_X32Y96         net (fo=1, unset)            0.104     1.798    wrapper_qs_intr_inst_10/doutr13[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X32Y96         net (fo=9452, routed)        1.175     1.955    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.694    
    SLICE_X32Y96         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.853    wrapper_qs_intr_inst_10/my_ram13_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr18_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram18_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.080ns (40.404%)  route 0.118ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.976ns (routing 0.388ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.438ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y92         net (fo=9452, routed)        0.976     1.591    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_FDRE_C_Q)         0.080     1.671    wrapper_qs_intr_inst_10/my_inst_quadintr/doutr18_reg[3]/Q
    SLICE_X30Y93         net (fo=2, unset)            0.118     1.789    wrapper_qs_intr_inst_10/doutr18[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X30Y93         net (fo=9452, routed)        1.166     1.946    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.261     1.685    
    SLICE_X30Y93         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.844    wrapper_qs_intr_inst_10/my_ram18_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 inst_fir_v1_4/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_4/dout_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.081ns (41.327%)  route 0.115ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      1.019ns (routing 0.388ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.438ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.428    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.472    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.095     0.567    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.615    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y110        net (fo=9452, routed)        1.019     1.634    inst_fir_v1_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_FDRE_C_Q)         0.081     1.715    inst_fir_v1_4/dout_2_reg[3]/Q
    SLICE_X38Y110        net (fo=1, unset)            0.115     1.830    ints_fifo_1_gen_1_4/dout_2[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    M25                                               0.000     0.000    tm3_clk_v0
    M25                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    M25                  net (fo=1, routed)           0.000     0.553    tm3_clk_v0_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.612    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y24         net (fo=1, unset)            0.109     0.721    tm3_clk_v0_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.780    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y110        net (fo=9452, routed)        1.206     1.986    ints_fifo_1_gen_1_4/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.260     1.726    
    SLICE_X38Y110        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.885    ints_fifo_1_gen_1_4/dout_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                 -0.055    




