<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='535' type='unsigned int llvm::AMDGPU::encodeWaitcnt(const llvm::AMDGPU::IsaVersion &amp; Version, unsigned int Vmcnt, unsigned int Expcnt, unsigned int Lgkmcnt)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='522'>/// Encodes \p Vmcnt, \p Expcnt and \p Lgkmcnt into Waitcnt for given isa
/// \p Version.
///
/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are encoded as follows:
///     Waitcnt[3:0]   = \p Vmcnt       (pre-gfx9 only)
///     Waitcnt[3:0]   = \p Vmcnt[3:0]  (gfx9+ only)
///     Waitcnt[6:4]   = \p Expcnt
///     Waitcnt[11:8]  = \p Lgkmcnt     (pre-gfx10 only)
///     Waitcnt[13:8]  = \p Lgkmcnt     (gfx10+ only)
///     Waitcnt[15:14] = \p Vmcnt[5:4]  (gfx9+ only)
///
/// \returns Waitcnt with encoded \p Vmcnt, \p Expcnt and \p Lgkmcnt for given
/// isa \p Version.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='852' u='c' c='_ZNK12_GLOBAL__N_118SIGfx6CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrSp196805'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='1156' u='c' c='_ZNK12_GLOBAL__N_119SIGfx10CacheControl10insertWaitERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS_13SIAtomicScopeENS_17SIAtomicAddrS15224529'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='805' ll='812' type='unsigned int llvm::AMDGPU::encodeWaitcnt(const llvm::AMDGPU::IsaVersion &amp; Version, unsigned int Vmcnt, unsigned int Expcnt, unsigned int Lgkmcnt)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='815' u='c' c='_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE'/>
