Info: Starting: Create testbench Platform Designer system
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system.ipx
Info: qsys-generate D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system.qsys --testbench=SIMPLE --output-directory=D:\FETEL_WorkDir\Y4S2_DMA_InternReport --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Y4S2_DMA_InternReport/system.qsys
Progress: Reading input file
Progress: Adding DMA_Controller [DMA_Controller 1.0]
Progress: Parameterizing module DMA_Controller
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: system.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\bin\root_components.ipx
Info: D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system\testbench\system.ipx
Progress: Loading Y4S2_DMA_InternReport/DMA_Controller_hw.tcl
Progress: Loading Y4S2_DMA_InternReport/system.qsys
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/* matched 31 files in 0.04 seconds
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/ip/**/* matched 0 files in 0.00 seconds
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/*/* matched 415 files in 0.03 seconds
Info: D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system\testbench\system.ipx described 0 plugins, 3 paths, in 0.07 seconds
Progress: Loading testbench/system_tb.qsys
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/* matched 10 files in 0.07 seconds
Info: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/*/* matched 3 files in 0.00 seconds
Info: C:/Users/btdat/.altera.quartus/ip/23.1/**/* matched 0 files in 0.00 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index D:\fetel_worksoft\intelfpga_lite\23.1std\ip\altera\altera_components.ipx
Info: D:\fetel_worksoft\intelfpga_lite\23.1std\ip\altera\altera_components.ipx described 1982 plugins, 0 paths, in 0.15 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/ip/**/* matched 108 files in 0.15 seconds
Info: D:/fetel_worksoft/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\builtin.ipx
Info: D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\builtin.ipx described 87 plugins, 0 paths, in 0.02 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/**/* matched 8 files in 0.02 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: D:\fetel_worksoft\intelfpga_lite\23.1std\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.26 seconds
Info: D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.26 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: system
Info: TB_Gen: System design is: system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: create_system system_tb
Info: add_instance system_inst system 
Info: set_use_testbench_naming_pattern true system
Info: get_instance_interfaces system_inst
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: add_instance system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst clk clockRate
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: add_connection system_inst_clk_bfm.clk system_inst.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: add_instance system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports system_inst reset
Info: get_instance_interface_port_property system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst reset associatedClock
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Warning: TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Info: add_connection system_inst_clk_bfm.clk system_inst_reset_bfm.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: add_connection system_inst_reset_bfm.reset system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: system_tb.qsys
Info: TB_Gen: Saving testbench system: system_tb.qsys
Info: save_system system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb.qsys
Info: Done
Info: qsys-generate D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system\testbench\system_tb\simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading testbench/system_tb.qsys
Progress: Reading input file
Progress: Adding system_inst [system 1.0]
Progress: Parameterizing module system_inst
Progress: Adding system_inst_clk_bfm [altera_avalon_clock_source 23.1]
Progress: Parameterizing module system_inst_clk_bfm
Progress: Adding system_inst_reset_bfm [altera_avalon_reset_source 23.1]
Progress: Parameterizing module system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_tb.system_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: system_tb.system_inst.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: system_tb.system_inst_clk_bfm: Elaborate: altera_clock_source
Info: system_tb.system_inst_clk_bfm:            $Revision: #1 $
Info: system_tb.system_inst_clk_bfm:            $Date: 2022/10/30 $
Info: system_tb.system_inst_reset_bfm: Elaborate: altera_reset_source
Info: system_tb.system_inst_reset_bfm:            $Revision: #1 $
Info: system_tb.system_inst_reset_bfm:            $Date: 2022/10/30 $
Info: system_tb.system_inst_reset_bfm: Reset is negatively asserted.
Info: system_tb: Generating system_tb "system_tb" for SIM_VERILOG
Info: system_inst: "system_tb" instantiated system "system_inst"
Info: system_inst_clk_bfm: "system_tb" instantiated altera_avalon_clock_source "system_inst_clk_bfm"
Info: system_inst_reset_bfm: "system_tb" instantiated altera_avalon_reset_source "system_inst_reset_bfm"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv
Info: DMA_Controller: "system_inst" instantiated DMA_Controller "DMA_Controller"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0074_jtag_uart_0_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0074_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0074_jtag_uart_0_gen/}]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "system_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0075_onchip_memory2_0_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0075_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0075_onchip_memory2_0_gen/}]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'system_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_1 --dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0076_onchip_memory2_1_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0076_onchip_memory2_1_gen//system_onchip_memory2_1_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0076_onchip_memory2_1_gen/}]
Info: onchip_memory2_1: Done RTL generation for module 'system_onchip_memory2_1'
Info: onchip_memory2_1: "system_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_nios2_gen2_0_cpu --dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0079_cpu_gen/ --quartus_bindir=D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0079_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0079_cpu_gen/  ]
Info: cpu: # 2025.03.18 14:04:32 (*) Starting Nios II generation
Info: cpu: # 2025.03.18 14:04:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.03.18 14:04:32 (*)   Creating all objects for CPU
Info: cpu: # 2025.03.18 14:04:33 (*)   Creating 'C:/Users/btdat/AppData/Local/Temp/alt0165_1274846991443307121.dir/0079_cpu_gen//system_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2025.03.18 14:04:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.03.18 14:04:33 (*)   Creating plain-text RTL
Info: cpu: # 2025.03.18 14:04:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: DMA_Controller_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "DMA_Controller_avalon_master_translator"
Info: onchip_memory2_1_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_1_s1_translator"
Info: DMA_Controller_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "DMA_Controller_avalon_master_agent"
Info: onchip_memory2_1_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_1_s1_agent"
Info: onchip_memory2_1_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_1_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: DMA_Controller_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "DMA_Controller_avalon_master_limiter"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system_tb: Done "system_tb" with 41 modules, 70 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system_tb.spd --output-directory=D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\FETEL_WorkDir\Y4S2_DMA_InternReport\system_tb.spd --output-directory=D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
