/*
 * Copyright (c) 2022 Teslabs Engineering S.L.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AT32F403_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AT32F403_H_

#include "at32-common.h"

/**
 * @name Register offsets
 * @{
 */

#define AT32_APB2RST_OFFSET       0x0CU
#define AT32_APB1RST_OFFSET       0x10U
#define AT32_AHBRST_OFFSET        0x28U

/** @} */

/**
 * @name Clock enable/disable definitions for peripherals
 * @{
 */

/* APB2 peripherals */
#define AT32_RESET_IOMUX      AT32_RESET_CONFIG(APB2RST, 0U)
#define AT32_RESET_EXINT      AT32_RESET_CONFIG(APB2RST, 0U)
#define AT32_RESET_GPIOA      AT32_RESET_CONFIG(APB2RST, 2U)
#define AT32_RESET_GPIOB      AT32_RESET_CONFIG(APB2RST, 3U)
#define AT32_RESET_GPIOC      AT32_RESET_CONFIG(APB2RST, 4U)
#define AT32_RESET_GPIOD      AT32_RESET_CONFIG(APB2RST, 5U)
#define AT32_RESET_GPIOE      AT32_RESET_CONFIG(APB2RST, 6U)
#define AT32_RESET_ADC1       AT32_RESET_CONFIG(APB2RST, 9U)
#define AT32_RESET_ADC2       AT32_RESET_CONFIG(APB2RST, 10U)
#define AT32_RESET_TMR1       AT32_RESET_CONFIG(APB2RST, 11U)
#define AT32_RESET_SPI1       AT32_RESET_CONFIG(APB2RST, 12U)
#define AT32_RESET_TMR8       AT32_RESET_CONFIG(APB2RST, 13U)
#define AT32_RESET_USART1     AT32_RESET_CONFIG(APB2RST, 14U)
#define AT32_RESET_ADC3       AT32_RESET_CONFIG(APB2RST, 15U)
#define AT32_RESET_TMR9       AT32_RESET_CONFIG(APB2RST, 19U)
#define AT32_RESET_TMR10      AT32_RESET_CONFIG(APB2RST, 20U)
#define AT32_RESET_TMR11      AT32_RESET_CONFIG(APB2RST, 21U)
#define AT32_RESET_ACC        AT32_RESET_CONFIG(APB2RST, 22U)
#define AT32_RESET_I2C3       AT32_RESET_CONFIG(APB2RST, 23U)
#define AT32_RESET_UART6      AT32_RESET_CONFIG(APB2RST, 24U)
#define AT32_RESET_UART7      AT32_RESET_CONFIG(APB2RST, 25U)
#define AT32_RESET_UART8      AT32_RESET_CONFIG(APB2RST, 26U)

/* APB1 peripherals */
#define AT32_RESET_TMR2       AT32_RESET_CONFIG(APB1RST, 0U)
#define AT32_RESET_TMR3       AT32_RESET_CONFIG(APB1RST, 1U)
#define AT32_RESET_TMR4       AT32_RESET_CONFIG(APB1RST, 2U)
#define AT32_RESET_TMR5       AT32_RESET_CONFIG(APB1RST, 3U)
#define AT32_RESET_TMR6       AT32_RESET_CONFIG(APB1RST, 4U)
#define AT32_RESET_TMR7       AT32_RESET_CONFIG(APB1RST, 5U)
#define AT32_RESET_TMR12      AT32_RESET_CONFIG(APB1RST, 6U)
#define AT32_RESET_TMR13      AT32_RESET_CONFIG(APB1RST, 7U)
#define AT32_RESET_TMR14      AT32_RESET_CONFIG(APB1RST, 8U)
#define AT32_RESET_WWDT       AT32_RESET_CONFIG(APB1RST, 11U)
#define AT32_RESET_SPI2       AT32_RESET_CONFIG(APB1RST, 14U)
#define AT32_RESET_SPI3       AT32_RESET_CONFIG(APB1RST, 15U)
#define AT32_RESET_SPI4       AT32_RESET_CONFIG(APB1RST, 16U)
#define AT32_RESET_USART2     AT32_RESET_CONFIG(APB1RST, 17U)
#define AT32_RESET_USART3     AT32_RESET_CONFIG(APB1RST, 18U)
#define AT32_RESET_UART4      AT32_RESET_CONFIG(APB1RST, 19U)
#define AT32_RESET_UART5      AT32_RESET_CONFIG(APB1RST, 20U)
#define AT32_RESET_I2C1       AT32_RESET_CONFIG(APB1RST, 21U)
#define AT32_RESET_I2C2       AT32_RESET_CONFIG(APB1RST, 22U)
#define AT32_RESET_USB        AT32_RESET_CONFIG(APB1RST, 23U)
#define AT32_RESET_CAN1       AT32_RESET_CONFIG(APB1RST, 25U)
#define AT32_RESET_CAN2       AT32_RESET_CONFIG(APB1RST, 26U)
#define AT32_RESET_BPR        AT32_RESET_CONFIG(APB1RST, 27U)
#define AT32_RESET_PWC        AT32_RESET_CONFIG(APB1RST, 28U)
#define AT32_RESET_DAC        AT32_RESET_CONFIG(APB1RST, 29U)

/* AHB peripherals */
#define AT32_RESET_EMAC       AT32_RESET_CONFIG(AHBRST, 14U)

/** @} */

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AT32F403_H_ */
