Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Equalizer
Version: J-2014.09-SP5
Date   : Sat Dec  5 12:45:18 2015
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iSLD/POT_B1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCS/lft_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Equalizer          TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  Equalizer_DW02_mult_4
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW02_mult_5
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_189
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW02_mult_15
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_161
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_158
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_148
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_127
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW02_mult_31
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_179
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iSLD/POT_B1_reg[0]/CP (EDFCND4BWP)                      0.00       0.00 r
  iSLD/POT_B1_reg[0]/Q (EDFCND4BWP)                       0.14       0.14 r
  iDigCore/lft_B1_BS/mult_27/B[0] (Equalizer_DW02_mult_4)
                                                          0.00       0.14 r
  iDigCore/lft_B1_BS/mult_27/U4/ZN (CKND2D2BWP)           0.03       0.18 f
  iDigCore/lft_B1_BS/mult_27/U12/ZN (CKND2BWP)            0.02       0.20 r
  iDigCore/lft_B1_BS/mult_27/U58/ZN (CKND2D2BWP)          0.02       0.22 f
  iDigCore/lft_B1_BS/mult_27/U150/ZN (CKND2BWP)           0.01       0.23 r
  iDigCore/lft_B1_BS/mult_27/S2_2_4/S (FA1D1BWP)          0.13       0.36 f
  iDigCore/lft_B1_BS/mult_27/U31/ZN (CKND2D1BWP)          0.03       0.39 r
  iDigCore/lft_B1_BS/mult_27/U30/ZN (ND3D3BWP)            0.04       0.43 f
  iDigCore/lft_B1_BS/mult_27/S2_4_3/CO (FA1D1BWP)         0.12       0.55 f
  iDigCore/lft_B1_BS/mult_27/S2_5_3/CO (FA1D1BWP)         0.12       0.67 f
  iDigCore/lft_B1_BS/mult_27/S2_6_3/CO (FA1D1BWP)         0.12       0.79 f
  iDigCore/lft_B1_BS/mult_27/S2_7_3/CO (FA1D1BWP)         0.12       0.91 f
  iDigCore/lft_B1_BS/mult_27/S2_8_3/CO (FA1D1BWP)         0.13       1.03 f
  iDigCore/lft_B1_BS/mult_27/U149/Z (XOR3D2BWP)           0.12       1.15 f
  iDigCore/lft_B1_BS/mult_27/S2_10_2/CO (FA1D1BWP)        0.07       1.22 f
  iDigCore/lft_B1_BS/mult_27/S4_2/S (FA1D1BWP)            0.12       1.34 r
  iDigCore/lft_B1_BS/mult_27/U122/Z (CKXOR2D2BWP)         0.08       1.42 f
  iDigCore/lft_B1_BS/mult_27/FS_1/A[11] (Equalizer_DW01_add_189)
                                                          0.00       1.42 f
  iDigCore/lft_B1_BS/mult_27/FS_1/U29/Z (XOR2D2BWP)       0.10       1.52 r
  iDigCore/lft_B1_BS/mult_27/FS_1/SUM[11] (Equalizer_DW01_add_189)
                                                          0.00       1.52 r
  iDigCore/lft_B1_BS/mult_27/PRODUCT[13] (Equalizer_DW02_mult_4)
                                                          0.00       1.52 r
  iDigCore/lft_B1_BS/mult_33/A[1] (Equalizer_DW02_mult_15)
                                                          0.00       1.52 r
  iDigCore/lft_B1_BS/mult_33/U319/Z (CKAN2D1BWP)          0.06       1.58 r
  iDigCore/lft_B1_BS/mult_33/U64/Z (AN2D2BWP)             0.05       1.64 r
  iDigCore/lft_B1_BS/mult_33/U76/ZN (CKND2D1BWP)          0.03       1.67 f
  iDigCore/lft_B1_BS/mult_33/U324/ZN (ND3D3BWP)           0.03       1.70 r
  iDigCore/lft_B1_BS/mult_33/S2_3_9/S (FA1D1BWP)          0.14       1.83 f
  iDigCore/lft_B1_BS/mult_33/S2_4_8/CO (FA1D4BWP)         0.13       1.96 f
  iDigCore/lft_B1_BS/mult_33/S2_5_8/Z (XOR3D2BWP)         0.12       2.08 r
  iDigCore/lft_B1_BS/mult_33/S2_6_7/S (FA1D1BWP)          0.08       2.16 f
  iDigCore/lft_B1_BS/mult_33/U77/ZN (CKND2D2BWP)          0.03       2.19 r
  iDigCore/lft_B1_BS/mult_33/U268/ZN (ND3D3BWP)           0.04       2.23 f
  iDigCore/lft_B1_BS/mult_33/S2_8_6/CO (FA1D1BWP)         0.12       2.35 f
  iDigCore/lft_B1_BS/mult_33/S2_9_6/CO (FA1D1BWP)         0.12       2.47 f
  iDigCore/lft_B1_BS/mult_33/S2_10_6/CO (FA1D1BWP)        0.12       2.59 f
  iDigCore/lft_B1_BS/mult_33/S2_11_6/CO (FA1D1BWP)        0.12       2.71 f
  iDigCore/lft_B1_BS/mult_33/U466/Z (XOR2D2BWP)           0.09       2.80 r
  iDigCore/lft_B1_BS/mult_33/U130/ZN (CKND2D1BWP)         0.03       2.82 f
  iDigCore/lft_B1_BS/mult_33/U132/ZN (ND2D2BWP)           0.02       2.84 r
  iDigCore/lft_B1_BS/mult_33/FS_1/A[16] (Equalizer_DW01_add_161)
                                                          0.00       2.84 r
  iDigCore/lft_B1_BS/mult_33/FS_1/U11/ZN (INVD1BWP)       0.02       2.86 f
  iDigCore/lft_B1_BS/mult_33/FS_1/U37/ZN (IND2D1BWP)      0.03       2.89 r
  iDigCore/lft_B1_BS/mult_33/FS_1/U109/ZN (IND3D4BWP)     0.03       2.92 f
  iDigCore/lft_B1_BS/mult_33/FS_1/U40/ZN (IND2D1BWP)      0.05       2.98 f
  iDigCore/lft_B1_BS/mult_33/FS_1/U71/ZN (CKND2BWP)       0.02       2.99 r
  iDigCore/lft_B1_BS/mult_33/FS_1/U38/ZN (OAI21D1BWP)     0.03       3.02 f
  iDigCore/lft_B1_BS/mult_33/FS_1/U132/ZN (AOI21D1BWP)
                                                          0.04       3.05 r
  iDigCore/lft_B1_BS/mult_33/FS_1/U46/ZN (NR2D2BWP)       0.02       3.08 f
  iDigCore/lft_B1_BS/mult_33/FS_1/U68/ZN (INVD1BWP)       0.02       3.10 r
  iDigCore/lft_B1_BS/mult_33/FS_1/U67/ZN (ND2D2BWP)       0.02       3.12 f
  iDigCore/lft_B1_BS/mult_33/FS_1/U19/ZN (ND2D4BWP)       0.03       3.16 r
  iDigCore/lft_B1_BS/mult_33/FS_1/SUM[24] (Equalizer_DW01_add_161)
                                                          0.00       3.16 r
  iDigCore/lft_B1_BS/mult_33/PRODUCT[26] (Equalizer_DW02_mult_15)
                                                          0.00       3.16 r
  U1452/ZN (CKND6BWP)                                     0.03       3.18 f
  U1345/Z (OA31D1BWP)                                     0.09       3.27 f
  U1167/ZN (CKND4BWP)                                     0.03       3.30 r
  U1174/Z (OA21D4BWP)                                     0.06       3.35 r
  add_3_root_iDigCore/add_86_4/B[6] (Equalizer_DW01_add_158)
                                                          0.00       3.35 r
  add_3_root_iDigCore/add_86_4/U10/ZN (NR2XD3BWP)         0.02       3.37 f
  add_3_root_iDigCore/add_86_4/U25/ZN (NR2D4BWP)          0.03       3.40 r
  add_3_root_iDigCore/add_86_4/U24/ZN (CKND2D2BWP)        0.03       3.43 f
  add_3_root_iDigCore/add_86_4/U142/ZN (NR2D2BWP)         0.03       3.45 r
  add_3_root_iDigCore/add_86_4/U59/ZN (ND2D2BWP)          0.03       3.48 f
  add_3_root_iDigCore/add_86_4/U33/ZN (IIND4D2BWP)        0.03       3.51 r
  add_3_root_iDigCore/add_86_4/U97/ZN (AOI21D1BWP)        0.03       3.53 f
  add_3_root_iDigCore/add_86_4/U139/ZN (XNR2D2BWP)        0.08       3.62 r
  add_3_root_iDigCore/add_86_4/SUM[11] (Equalizer_DW01_add_158)
                                                          0.00       3.62 r
  add_1_root_iDigCore/add_86_4/B[11] (Equalizer_DW01_add_148)
                                                          0.00       3.62 r
  add_1_root_iDigCore/add_86_4/U143/ZN (INR2D2BWP)        0.02       3.64 f
  add_1_root_iDigCore/add_86_4/U223/ZN (IND3D4BWP)        0.06       3.69 f
  add_1_root_iDigCore/add_86_4/U108/ZN (INR2D2BWP)        0.03       3.72 r
  add_1_root_iDigCore/add_86_4/U119/ZN (ND2D2BWP)         0.03       3.75 f
  add_1_root_iDigCore/add_86_4/U198/ZN (IND3D2BWP)        0.02       3.77 r
  add_1_root_iDigCore/add_86_4/U127/ZN (AOI21D4BWP)       0.02       3.79 f
  add_1_root_iDigCore/add_86_4/U222/ZN (XNR2D2BWP)        0.09       3.88 r
  add_1_root_iDigCore/add_86_4/SUM[14] (Equalizer_DW01_add_148)
                                                          0.00       3.88 r
  add_0_root_iDigCore/add_86_4/B[14] (Equalizer_DW01_add_127)
                                                          0.00       3.88 r
  add_0_root_iDigCore/add_86_4/U181/ZN (NR2XD2BWP)        0.03       3.91 f
  add_0_root_iDigCore/add_86_4/U96/ZN (NR2D3BWP)          0.04       3.94 r
  add_0_root_iDigCore/add_86_4/U16/ZN (IND2D4BWP)         0.02       3.96 f
  add_0_root_iDigCore/add_86_4/U48/ZN (CKND2BWP)          0.01       3.98 r
  add_0_root_iDigCore/add_86_4/U113/ZN (NR2XD1BWP)        0.02       3.99 f
  add_0_root_iDigCore/add_86_4/U150/ZN (OAI21D1BWP)       0.03       4.02 r
  add_0_root_iDigCore/add_86_4/U82/Z (XOR3D2BWP)          0.11       4.12 f
  add_0_root_iDigCore/add_86_4/SUM[16] (Equalizer_DW01_add_127)
                                                          0.00       4.12 f
  iDigCore/mult_86/B[16] (Equalizer_DW02_mult_31)         0.00       4.12 f
  iDigCore/mult_86/U369/Z (AN2D4BWP)                      0.04       4.17 f
  iDigCore/mult_86/U48/ZN (ND2D3BWP)                      0.01       4.18 r
  iDigCore/mult_86/U175/ZN (CKND2BWP)                     0.01       4.19 f
  iDigCore/mult_86/S2_2_15/CO (FA1D1BWP)                  0.11       4.31 f
  iDigCore/mult_86/S2_3_15/CO (FA1D1BWP)                  0.12       4.43 f
  iDigCore/mult_86/U192/Z (XOR3D2BWP)                     0.12       4.55 f
  iDigCore/mult_86/S2_5_14/CO (FA1D1BWP)                  0.07       4.61 f
  iDigCore/mult_86/S2_6_14/CO (FA1D1BWP)                  0.12       4.73 f
  iDigCore/mult_86/S2_7_14/CO (FA1D1BWP)                  0.12       4.85 f
  iDigCore/mult_86/S2_8_14/CO (FA1D1BWP)                  0.12       4.97 f
  iDigCore/mult_86/S2_9_14/CO (FA1D1BWP)                  0.12       5.09 f
  iDigCore/mult_86/S2_10_14/CO (FA1D1BWP)                 0.12       5.21 f
  iDigCore/mult_86/S2_11_14/S (FA1D2BWP)                  0.12       5.33 f
  iDigCore/mult_86/U240/Z (XOR2D1BWP)                     0.07       5.40 r
  iDigCore/mult_86/U269/Z (CKXOR2D2BWP)                   0.08       5.48 f
  iDigCore/mult_86/FS_1/A[23] (Equalizer_DW01_add_179)
                                                          0.00       5.48 f
  iDigCore/mult_86/FS_1/U41/ZN (CKND2BWP)                 0.02       5.50 r
  iDigCore/mult_86/FS_1/U95/ZN (IND2D4BWP)                0.02       5.52 f
  iDigCore/mult_86/FS_1/U94/ZN (CKND2BWP)                 0.01       5.54 r
  iDigCore/mult_86/FS_1/U99/Z (OR2XD1BWP)                 0.03       5.56 r
  iDigCore/mult_86/FS_1/U93/ZN (OAI21D1BWP)               0.03       5.59 f
  iDigCore/mult_86/FS_1/U42/ZN (AOI21D2BWP)               0.05       5.64 r
  iDigCore/mult_86/FS_1/U39/ZN (INVD1BWP)                 0.02       5.66 f
  iDigCore/mult_86/FS_1/U40/ZN (CKND2D2BWP)               0.02       5.68 r
  iDigCore/mult_86/FS_1/U91/ZN (ND2D2BWP)                 0.03       5.71 f
  iDigCore/mult_86/FS_1/SUM[24] (Equalizer_DW01_add_179)
                                                          0.00       5.71 f
  iDigCore/mult_86/PRODUCT[26] (Equalizer_DW02_mult_31)
                                                          0.00       5.71 f
  U1131/ZN (CKND2D3BWP)                                   0.02       5.73 r
  U1332/ZN (IND2D4BWP)                                    0.02       5.75 f
  iCS/lft_reg[14]/D (DFCNQD1BWP)                          0.00       5.75 f
  data arrival time                                                  5.75

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  iCS/lft_reg[14]/CP (DFCNQD1BWP)                         0.00       4.90 r
  library setup time                                     -0.01       4.89
  data required time                                                 4.89
  --------------------------------------------------------------------------
  data required time                                                 4.89
  data arrival time                                                 -5.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


1
