Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Apr 29 13:08:48 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[14]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[14]:D
  Delay (ns):              0.296
  Slack (ns):              0.027
  Arrival (ns):            8.972
  Required (ns):           8.945
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[43]:D
  Delay (ns):              0.308
  Slack (ns):              0.041
  Arrival (ns):            8.145
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[62]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[62]:D
  Delay (ns):              0.310
  Slack (ns):              0.044
  Arrival (ns):            8.148
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][116]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[96]:D
  Delay (ns):              0.310
  Slack (ns):              0.045
  Arrival (ns):            8.132
  Required (ns):           8.087
  Operating Conditions: slow_lv_lt

Path 5
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[18]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[18]:D
  Delay (ns):              0.204
  Slack (ns):              0.045
  Arrival (ns):            5.878
  Required (ns):           5.833
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[38]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[38]:D
  Delay (ns):              0.315
  Slack (ns):              0.048
  Arrival (ns):            8.152
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 7
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[21]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[21]:D
  Delay (ns):              0.207
  Slack (ns):              0.048
  Arrival (ns):            5.881
  Required (ns):           5.833
  Operating Conditions: fast_hv_lt

Path 8
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[0]:D
  Delay (ns):              0.312
  Slack (ns):              0.048
  Arrival (ns):            8.136
  Required (ns):           8.088
  Operating Conditions: slow_lv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[36]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[36]:D
  Delay (ns):              0.316
  Slack (ns):              0.049
  Arrival (ns):            8.153
  Required (ns):           8.104
  Operating Conditions: slow_lv_lt

Path 10
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[1]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[1]:D
  Delay (ns):              0.209
  Slack (ns):              0.049
  Arrival (ns):            5.877
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 11
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[9]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[9]:D
  Delay (ns):              0.210
  Slack (ns):              0.050
  Arrival (ns):            5.878
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 12
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_o[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[10]:D
  Delay (ns):              0.214
  Slack (ns):              0.052
  Arrival (ns):            5.872
  Required (ns):           5.820
  Operating Conditions: fast_hv_lt

Path 13
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[19]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[19]:D
  Delay (ns):              0.214
  Slack (ns):              0.055
  Arrival (ns):            5.888
  Required (ns):           5.833
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_244/total_write_length[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_244/back_burst_cnt[0]:D
  Delay (ns):              0.214
  Slack (ns):              0.057
  Arrival (ns):            5.899
  Required (ns):           5.842
  Operating Conditions: fast_hv_lt

Path 15
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[30]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[30]:D
  Delay (ns):              0.215
  Slack (ns):              0.057
  Arrival (ns):            5.883
  Required (ns):           5.826
  Operating Conditions: fast_hv_lt

Path 16
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntGray[2]:D
  Delay (ns):              0.220
  Slack (ns):              0.057
  Arrival (ns):            2.072
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 17
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntGray[2]:D
  Delay (ns):              0.219
  Slack (ns):              0.058
  Arrival (ns):            5.897
  Required (ns):           5.839
  Operating Conditions: fast_hv_lt

Path 18
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/lnk_m_cs[5]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/lnk_m_cs[6]:D
  Delay (ns):              0.225
  Slack (ns):              0.060
  Arrival (ns):            2.081
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_55/d2[60]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[13]:D
  Delay (ns):              0.230
  Slack (ns):              0.068
  Arrival (ns):            5.911
  Required (ns):           5.843
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_249/dfi_rddata_w2_r[7]:D
  Delay (ns):              0.291
  Slack (ns):              0.070
  Arrival (ns):            8.128
  Required (ns):           8.058
  Operating Conditions: slow_lv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.830
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[8]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[8]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.832
  Required (ns):           5.762
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][62]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.830
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[37].data_shifter[37][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.828
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[32].data_shifter[32][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][1]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.828
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 26
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[27]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[27]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.791
  Required (ns):           5.721
  Operating Conditions: fast_hv_lt

Path 27
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[25]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[25]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.791
  Required (ns):           5.721
  Operating Conditions: fast_hv_lt

Path 28
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[24]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.813
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 29
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[0]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.836
  Required (ns):           5.766
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_2:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_3:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.783
  Required (ns):           5.712
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.823
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_265/MSC_i_266/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_265/MSC_i_266/s1:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.827
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.826
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_66/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_66/MSC_i_68/MSC_i_69/s0:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.825
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 35
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[2]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            2.009
  Required (ns):           1.938
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_12:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_13:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.801
  Required (ns):           5.729
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.829
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.836
  Required (ns):           5.764
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.837
  Required (ns):           5.765
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_1_[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_2_[2]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.828
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[30]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            5.833
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[114]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            5.802
  Required (ns):           5.730
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_9:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_10:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.802
  Required (ns):           5.729
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.838
  Required (ns):           5.765
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[34].data_shifter[34][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[33].data_shifter[33][1]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.831
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            5.826
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.826
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[10]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.823
  Required (ns):           5.750
  Operating Conditions: fast_hv_lt

Path 49
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[11]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]:D
  Delay (ns):              0.151
  Slack (ns):              0.073
  Arrival (ns):            5.817
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.830
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.830
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][46]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.819
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[23].data_shifter[23][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[22].data_shifter[22][1]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.829
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[10]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.840
  Required (ns):           5.766
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.791
  Required (ns):           5.717
  Operating Conditions: fast_hv_lt

Path 56
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[29]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[33]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.818
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 57
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[20]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[20]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.795
  Required (ns):           5.721
  Operating Conditions: fast_hv_lt

Path 58
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveAADDR[22]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[53]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.833
  Required (ns):           5.759
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P3_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.827
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.838
  Required (ns):           5.763
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.840
  Required (ns):           5.765
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_201/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][105]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.837
  Required (ns):           5.762
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.834
  Required (ns):           5.759
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.833
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[122]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[122]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.836
  Required (ns):           5.761
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[86]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[86]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.820
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.797
  Required (ns):           5.722
  Operating Conditions: fast_hv_lt

Path 68
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[27]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][3]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.818
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 69
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[4]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[3]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.841
  Required (ns):           5.766
  Operating Conditions: fast_hv_lt

Path 70
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAADDR[23]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[54]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.831
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 71
  From: system_top_0/counter_2[6]:CLK
  To:   system_top_0/counter_2[7]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            2.009
  Required (ns):           1.933
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[12]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.835
  Required (ns):           5.759
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[35].data_shifter[35][1]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.834
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_0_[122]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[122]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.836
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cke_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.829
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r1:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r2:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.837
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P3_OUT[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.834
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[8]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[8]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.839
  Required (ns):           5.762
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[4]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.842
  Required (ns):           5.765
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P1_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.837
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][78]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.822
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][86]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.819
  Required (ns):           5.742
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[39].data_shifter[39][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[38].data_shifter[38][1]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.835
  Required (ns):           5.758
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.833
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[20].data_shifter[20][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.833
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p1_r1[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.827
  Required (ns):           5.750
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[68]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[68]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.837
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[63]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[63]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.822
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_39/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_39/MSC_i_41/MSC_i_49/s0:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.828
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/din_gray_r[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_30/s0:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.832
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[9]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.820
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.804
  Required (ns):           5.727
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.798
  Required (ns):           5.721
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            5.793
  Required (ns):           5.716
  Operating Conditions: fast_hv_lt

Path 95
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[1]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[13]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.797
  Required (ns):           5.720
  Operating Conditions: fast_hv_lt

Path 96
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[31]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[31]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.800
  Required (ns):           5.723
  Operating Conditions: fast_hv_lt

Path 97
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/holdDat[64]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[64]:D
  Delay (ns):              0.238
  Slack (ns):              0.077
  Arrival (ns):            5.918
  Required (ns):           5.841
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.800
  Required (ns):           5.722
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[22]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][6]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.837
  Required (ns):           5.759
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[51]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[51]:D
  Delay (ns):              0.234
  Slack (ns):              0.078
  Arrival (ns):            5.918
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

