<profile>

<section name = "Vivado HLS Report for 'dct_Loop_Col_DCT_Loop_proc'" level="0">
<item name = "Date">Fri Mar 13 22:15:20 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">DCT_HLS_Project</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">261, 261, 261, 261, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Col_DCT_Loop_DCT_Outer_Loop">259, 259, 8, 4, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 5, 0, 133</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, -, -</column>
<column name="Memory">8, -, -, -</column>
<column name="Multiplexer">-, -, -, 58</column>
<column name="Register">-, -, 425, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_mul_16s_14ns_29_3_U18">dct_mul_16s_14ns_29_3, 0, 1, 0, 0</column>
<column name="dct_mul_16s_15s_29_3_U19">dct_mul_16s_15s_29_3, 0, 1, 0, 0</column>
<column name="dct_mul_16s_15s_29_3_U20">dct_mul_16s_15s_29_3, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0, 1, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7, 1, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_8_1_i_fu_435_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_2_i_fu_486_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_4_i_fu_541_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_6_i_fu_554_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_7_i_fu_577_p2">*, 1, 0, 0, 16, 15</column>
<column name="i_fu_324_p2">+, 0, 0, 4, 4, 1</column>
<column name="indvar_flatten_next_fu_304_p2">+, 0, 0, 7, 7, 1</column>
<column name="k_fu_384_p2">+, 0, 0, 4, 4, 1</column>
<column name="p_addr2_fu_378_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_598_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_2_i_fu_603_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_fu_565_p2">+, 0, 0, 29, 29, 29</column>
<column name="i_2_i_mid2_fu_330_p3">Select, 0, 0, 4, 1, 4</column>
<column name="k_i_mid2_fu_316_p3">Select, 0, 0, 4, 1, 1</column>
<column name="exitcond1_i_fu_310_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond_flatten_fu_298_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="ap_sig_bdd_219">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="col_inbuf_address0">6, 5, 6, 30</column>
<column name="col_inbuf_address1">6, 5, 6, 30</column>
<column name="i_2_i_phi_fu_274_p4">4, 2, 4, 8</column>
<column name="i_2_i_reg_270">4, 2, 4, 8</column>
<column name="indvar_flatten_phi_fu_263_p4">7, 2, 7, 14</column>
<column name="indvar_flatten_reg_259">7, 2, 7, 14</column>
<column name="k_i_phi_fu_285_p4">4, 2, 4, 8</column>
<column name="k_i_reg_281">4, 2, 4, 8</column>
<column name="reg_293">16, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_p_addr2_reg_672_pp0_it1">8, 8, 0</column>
<column name="dct_coeff_table_1_load_reg_692">15, 15, 0</column>
<column name="dct_coeff_table_2_load_reg_742">15, 15, 0</column>
<column name="dct_coeff_table_4_load_reg_757">15, 15, 0</column>
<column name="dct_coeff_table_5_load_reg_767">15, 15, 0</column>
<column name="dct_coeff_table_6_load_reg_777">15, 15, 0</column>
<column name="dct_coeff_table_7_load_reg_782">15, 15, 0</column>
<column name="exitcond_flatten_reg_622">1, 1, 0</column>
<column name="i_2_i_mid2_reg_631">4, 4, 0</column>
<column name="i_2_i_reg_270">4, 4, 0</column>
<column name="indvar_flatten_next_reg_626">7, 7, 0</column>
<column name="indvar_flatten_reg_259">7, 7, 0</column>
<column name="k_i_reg_281">4, 4, 0</column>
<column name="k_reg_677">4, 4, 0</column>
<column name="p_addr2_reg_672">8, 8, 0</column>
<column name="reg_293">16, 16, 0</column>
<column name="tmp1_reg_812">29, 29, 0</column>
<column name="tmp3_reg_842">29, 29, 0</column>
<column name="tmp4_reg_832">29, 29, 0</column>
<column name="tmp6_reg_837">29, 29, 0</column>
<column name="tmp_8_1_i_reg_737">29, 29, 0</column>
<column name="tmp_8_2_i_reg_787">29, 29, 0</column>
<column name="tmp_8_4_i_reg_817">29, 29, 0</column>
<column name="tmp_8_6_i_reg_822">29, 29, 0</column>
<column name="tmp_i_20_reg_642">4, 64, 60</column>
<column name="tmp_reg_827">29, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_Loop_Col_DCT_Loop_proc, return value</column>
<column name="col_inbuf_address0">out, 6, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_ce0">out, 1, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_q0">in, 16, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_address1">out, 6, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_ce1">out, 1, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_q1">in, 16, ap_memory, col_inbuf, array</column>
<column name="col_outbuf_address0">out, 6, ap_memory, col_outbuf, array</column>
<column name="col_outbuf_ce0">out, 1, ap_memory, col_outbuf, array</column>
<column name="col_outbuf_we0">out, 1, ap_memory, col_outbuf, array</column>
<column name="col_outbuf_d0">out, 16, ap_memory, col_outbuf, array</column>
</table>
</item>
</section>
</profile>
