#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000160ffdece20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000160ffded700 .scope module, "check_extrema_tb" "check_extrema_tb" 3 10;
 .timescale -9 -12;
P_00000160ffe6acf0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001001>;
P_00000160ffe6ad28 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000000000101>;
v00000160ffe18ee0_0 .var "clk_in", 0 0;
v00000160ffe19840_0 .net "done_checking", 0 0, v00000160ffe17970_0;  1 drivers
v00000160ffe18a80_0 .net "first_address", 4 0, v00000160ffde87a0_0;  1 drivers
v00000160ffe188a0_0 .net/s "first_data", 8 0, L_00000160ffd8ac00;  1 drivers
v00000160ffe19520_0 .net "first_is_extremum", 0 0, v00000160ffe17790_0;  1 drivers
v00000160ffe19a20_0 .net "first_is_max", 0 0, v00000160ffe170b0_0;  1 drivers
v00000160ffe18bc0_0 .net "first_is_min", 0 0, v00000160ffe17d30_0;  1 drivers
v00000160ffe18300_0 .net "module_state", 2 0, v00000160ffe164d0_0;  1 drivers
v00000160ffe192a0_0 .net "read", 0 0, v00000160ffe17830_0;  1 drivers
v00000160ffe18d00_0 .net "read_x", 2 0, v00000160ffe17510_0;  1 drivers
v00000160ffe195c0_0 .net "read_y", 2 0, v00000160ffe17150_0;  1 drivers
v00000160ffe18da0_0 .var "rst_in", 0 0;
v00000160ffe183a0_0 .net "second_address", 4 0, v00000160ffde82a0_0;  1 drivers
v00000160ffe18440_0 .net/s "second_data", 8 0, L_00000160ffd8b6f0;  1 drivers
v00000160ffe19b60_0 .net "second_is_extremum", 0 0, v00000160ffe171f0_0;  1 drivers
v00000160ffe198e0_0 .net "second_is_max", 0 0, v00000160ffe16bb0_0;  1 drivers
v00000160ffe18e40_0 .net "second_is_min", 0 0, v00000160ffe17c90_0;  1 drivers
v00000160ffe184e0_0 .var "start_checking", 0 0;
v00000160ffe186c0_0 .net "x", 2 0, v00000160ffe17290_0;  1 drivers
v00000160ffe18760_0 .net "y", 2 0, v00000160ffe175b0_0;  1 drivers
S_00000160ffd78070 .scope module, "finder" "check_extrema" 3 30, 4 20 0, S_00000160ffded700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 5 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 5 "second_address";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /OUTPUT 3 "x";
    .port_info 8 /OUTPUT 3 "y";
    .port_info 9 /OUTPUT 1 "first_is_extremum";
    .port_info 10 /OUTPUT 1 "second_is_extremum";
    .port_info 11 /OUTPUT 1 "done_checking";
    .port_info 12 /OUTPUT 3 "state_number";
    .port_info 13 /OUTPUT 1 "first_is_min";
    .port_info 14 /OUTPUT 1 "first_is_max";
    .port_info 15 /OUTPUT 1 "second_is_min";
    .port_info 16 /OUTPUT 1 "second_is_max";
    .port_info 17 /OUTPUT 3 "read_x";
    .port_info 18 /OUTPUT 3 "read_y";
    .port_info 19 /OUTPUT 1 "read";
P_00000160ffd861d0 .param/l "ABS_CONTRAST_THRESHOLD" 0 4 22, +C4<00000000000000000000000000000100>;
P_00000160ffd86208 .param/l "BIT_DEPTH" 0 4 21, +C4<00000000000000000000000000001001>;
P_00000160ffd86240 .param/l "DIMENSION" 0 4 23, +C4<00000000000000000000000000000101>;
enum00000160ffdba500 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
enum00000160ffdba9b0 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4
 ;
v00000160ffe17330_0 .net "clk", 0 0, v00000160ffe18ee0_0;  1 drivers
v00000160ffe17970_0 .var "done_checking", 0 0;
v00000160ffe16e30_0 .net "enable", 0 0, v00000160ffe184e0_0;  1 drivers
v00000160ffe16610_0 .net "first_address", 4 0, v00000160ffde87a0_0;  alias, 1 drivers
v00000160ffe17ab0_0 .var/s "first_bottom", 8 0;
v00000160ffe166b0_0 .var/s "first_bottom_left", 8 0;
v00000160ffe17b50_0 .var/s "first_bottom_right", 8 0;
v00000160ffe17010_0 .net/s "first_data", 8 0, L_00000160ffd8ac00;  alias, 1 drivers
v00000160ffe17790_0 .var "first_is_extremum", 0 0;
v00000160ffe170b0_0 .var "first_is_max", 0 0;
v00000160ffe17d30_0 .var "first_is_min", 0 0;
v00000160ffe162f0_0 .var/s "first_left", 8 0;
v00000160ffe16070_0 .var/s "first_middle", 8 0;
v00000160ffe16f70_0 .var/s "first_right", 8 0;
v00000160ffe16a70_0 .var/s "first_top", 8 0;
v00000160ffe16d90_0 .var/s "first_top_left", 8 0;
v00000160ffe16b10_0 .var/s "first_top_right", 8 0;
v00000160ffe17f10_0 .var/2s "pixel_pos", 31 0;
v00000160ffe17830_0 .var "read", 0 0;
v00000160ffe17510_0 .var "read_x", 2 0;
v00000160ffe17150_0 .var "read_y", 2 0;
v00000160ffe17e70_0 .net "reader_busy", 0 0, v00000160ffde8160_0;  1 drivers
v00000160ffe17bf0_0 .net "reader_done", 0 0, v00000160ffde8660_0;  1 drivers
v00000160ffe16570_0 .net "rst_in", 0 0, v00000160ffe18da0_0;  1 drivers
v00000160ffe16890_0 .net "second_address", 4 0, v00000160ffde82a0_0;  alias, 1 drivers
v00000160ffe161b0_0 .var/s "second_bottom", 8 0;
v00000160ffe16750_0 .var/s "second_bottom_left", 8 0;
v00000160ffe169d0_0 .var/s "second_bottom_right", 8 0;
v00000160ffe16110_0 .net/s "second_data", 8 0, L_00000160ffd8b6f0;  alias, 1 drivers
v00000160ffe171f0_0 .var "second_is_extremum", 0 0;
v00000160ffe16bb0_0 .var "second_is_max", 0 0;
v00000160ffe17c90_0 .var "second_is_min", 0 0;
v00000160ffe173d0_0 .var/s "second_left", 8 0;
v00000160ffe17650_0 .var/s "second_middle", 8 0;
v00000160ffe167f0_0 .var/s "second_right", 8 0;
v00000160ffe16250_0 .var/s "second_top", 8 0;
v00000160ffe16390_0 .var/s "second_top_left", 8 0;
v00000160ffe16430_0 .var/s "second_top_right", 8 0;
v00000160ffe16c50_0 .var/2s "state", 31 0;
v00000160ffe164d0_0 .var "state_number", 2 0;
v00000160ffe17290_0 .var "x", 2 0;
v00000160ffe175b0_0 .var "y", 2 0;
E_00000160ffdcf030/0 .event anyedge, v00000160ffe17f10_0, v00000160ffe17290_0, v00000160ffe175b0_0, v00000160ffe16070_0;
E_00000160ffdcf030/1 .event anyedge, v00000160ffe162f0_0, v00000160ffe16f70_0, v00000160ffe16a70_0, v00000160ffe16b10_0;
E_00000160ffdcf030/2 .event anyedge, v00000160ffe16d90_0, v00000160ffe17ab0_0, v00000160ffe17b50_0, v00000160ffe166b0_0;
E_00000160ffdcf030/3 .event anyedge, v00000160ffe17650_0, v00000160ffe173d0_0, v00000160ffe167f0_0, v00000160ffe16250_0;
E_00000160ffdcf030/4 .event anyedge, v00000160ffe16430_0, v00000160ffe16390_0, v00000160ffe161b0_0, v00000160ffe169d0_0;
E_00000160ffdcf030/5 .event anyedge, v00000160ffe16750_0;
E_00000160ffdcf030 .event/or E_00000160ffdcf030/0, E_00000160ffdcf030/1, E_00000160ffdcf030/2, E_00000160ffdcf030/3, E_00000160ffdcf030/4, E_00000160ffdcf030/5;
E_00000160ffdce9b0 .event anyedge, v00000160ffe16c50_0;
S_00000160ffd78200 .scope module, "reader" "read_pixel" 4 177, 5 5 0, S_00000160ffd78070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 5 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 5 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 3 "x";
    .port_info 8 /INPUT 3 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_00000160ffe69ff0 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001001>;
P_00000160ffe6a028 .param/l "DIMENSION" 0 5 7, +C4<00000000000000000000000000000101>;
enum00000160ffdbae80 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v00000160ffde8840_0 .net *"_ivl_0", 31 0, L_00000160ffe18f80;  1 drivers
L_0000016080031f08 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000160ffde85c0_0 .net *"_ivl_11", 28 0, L_0000016080031f08;  1 drivers
v00000160ffde8ac0_0 .net *"_ivl_12", 31 0, L_00000160ffe18800;  1 drivers
L_0000016080031e78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000160ffde8a20_0 .net *"_ivl_3", 28 0, L_0000016080031e78;  1 drivers
L_0000016080031ec0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000160ffde8d40_0 .net/2u *"_ivl_4", 31 0, L_0000016080031ec0;  1 drivers
v00000160ffde8b60_0 .net *"_ivl_7", 31 0, L_00000160ffe18940;  1 drivers
v00000160ffde8340_0 .net *"_ivl_8", 31 0, L_00000160ffe19700;  1 drivers
v00000160ffde8020_0 .net "address", 4 0, L_00000160ffe19980;  1 drivers
v00000160ffde8160_0 .var "busy", 0 0;
v00000160ffde8520_0 .net "clk", 0 0, v00000160ffe18ee0_0;  alias, 1 drivers
v00000160ffde88e0_0 .var "counter", 1 0;
v00000160ffde8660_0 .var "done", 0 0;
v00000160ffde87a0_0 .var "first_address", 4 0;
v00000160ffde8980_0 .net/s "first_data", 8 0, L_00000160ffd8ac00;  alias, 1 drivers
v00000160ffde8200_0 .net "input_ready", 0 0, v00000160ffe17830_0;  alias, 1 drivers
v00000160ffde7e40_0 .net "rst_in", 0 0, v00000160ffe18da0_0;  alias, 1 drivers
v00000160ffde82a0_0 .var "second_address", 4 0;
v00000160ffe17a10_0 .net/s "second_data", 8 0, L_00000160ffd8b6f0;  alias, 1 drivers
v00000160ffe17470_0 .var/2s "state", 31 0;
v00000160ffe17dd0_0 .net "x", 2 0, v00000160ffe17510_0;  alias, 1 drivers
v00000160ffe178d0_0 .net "y", 2 0, v00000160ffe17150_0;  alias, 1 drivers
E_00000160ffdcecb0 .event posedge, v00000160ffde8520_0;
L_00000160ffe18f80 .concat [ 3 29 0 0], v00000160ffe17150_0, L_0000016080031e78;
L_00000160ffe18940 .arith/mult 32, L_00000160ffe18f80, L_0000016080031ec0;
L_00000160ffe19700 .concat [ 3 29 0 0], v00000160ffe17510_0, L_0000016080031f08;
L_00000160ffe18800 .arith/sum 32, L_00000160ffe18940, L_00000160ffe19700;
L_00000160ffe19980 .part L_00000160ffe18800, 0, 5;
S_00000160ffd7e7d0 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 3 58, 6 12 0, S_00000160ffded700;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_00000160ffd6eda0 .param/str "INIT_FILE" 0 6 16, "first_test_bram.mem";
P_00000160ffd6edd8 .param/l "RAM_DEPTH" 0 6 14, +C4<00000000000000000000000000011001>;
P_00000160ffd6ee10 .param/str "RAM_PERFORMANCE" 0 6 15, "HIGH_PERFORMANCE";
P_00000160ffd6ee48 .param/l "RAM_WIDTH" 0 6 13, +C4<00000000000000000000000000001001>;
v00000160ffe176f0 .array "BRAM", 0 24, 8 0;
v00000160ffe19e80_0 .net "addra", 4 0, v00000160ffde87a0_0;  alias, 1 drivers
v00000160ffe18620_0 .net "clka", 0 0, v00000160ffe18ee0_0;  alias, 1 drivers
L_0000016080032100 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000160ffe18b20_0 .net "dina", 8 0, L_0000016080032100;  1 drivers
v00000160ffe18c60_0 .net "douta", 8 0, L_00000160ffd8ac00;  alias, 1 drivers
L_0000016080031f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000160ffe19200_0 .net "ena", 0 0, L_0000016080031f98;  1 drivers
v00000160ffe18120_0 .var "ram_data", 8 0;
L_0000016080031fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000160ffe18580_0 .net "regcea", 0 0, L_0000016080031fe0;  1 drivers
v00000160ffe19f20_0 .net "rsta", 0 0, v00000160ffe18da0_0;  alias, 1 drivers
L_0000016080031f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000160ffe19ca0_0 .net "wea", 0 0, L_0000016080031f50;  1 drivers
S_00000160ffd7e960 .scope function.vec4.u32, "clogb2" "clogb2" 6 76, 6 76 0, S_00000160ffd7e7d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000160ffd7e960
v00000160ffe16cf0_0 .var/i "depth", 31 0;
TD_check_extrema_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000160ffe16cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000160ffe16cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000160ffe16cf0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000160ffd32830 .scope generate, "output_register" "output_register" 6 53, 6 53 0, S_00000160ffd7e7d0;
 .timescale -9 -12;
L_00000160ffd8ac00 .functor BUFZ 9, v00000160ffe16ed0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v00000160ffe16ed0_0 .var "douta_reg", 8 0;
S_00000160ffd329c0 .scope generate, "use_init_file" "use_init_file" 6 33, 6 33 0, S_00000160ffd7e7d0;
 .timescale -9 -12;
S_00000160ffd32b50 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 3 74, 6 12 0, S_00000160ffded700;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_00000160ffd7eaf0 .param/str "INIT_FILE" 0 6 16, "second_test_bram.mem";
P_00000160ffd7eb28 .param/l "RAM_DEPTH" 0 6 14, +C4<00000000000000000000000000011001>;
P_00000160ffd7eb60 .param/str "RAM_PERFORMANCE" 0 6 15, "HIGH_PERFORMANCE";
P_00000160ffd7eb98 .param/l "RAM_WIDTH" 0 6 13, +C4<00000000000000000000000000001001>;
v00000160ffe19020 .array "BRAM", 0 24, 8 0;
v00000160ffe190c0_0 .net "addra", 4 0, v00000160ffde82a0_0;  alias, 1 drivers
v00000160ffe181c0_0 .net "clka", 0 0, v00000160ffe18ee0_0;  alias, 1 drivers
L_0000016080032148 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000160ffe19480_0 .net "dina", 8 0, L_0000016080032148;  1 drivers
v00000160ffe18080_0 .net "douta", 8 0, L_00000160ffd8b6f0;  alias, 1 drivers
L_0000016080032070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000160ffe193e0_0 .net "ena", 0 0, L_0000016080032070;  1 drivers
v00000160ffe19ac0_0 .var "ram_data", 8 0;
L_00000160800320b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000160ffe18260_0 .net "regcea", 0 0, L_00000160800320b8;  1 drivers
v00000160ffe19340_0 .net "rsta", 0 0, v00000160ffe18da0_0;  alias, 1 drivers
L_0000016080032028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000160ffe19160_0 .net "wea", 0 0, L_0000016080032028;  1 drivers
S_00000160800318b0 .scope function.vec4.u32, "clogb2" "clogb2" 6 76, 6 76 0, S_00000160ffd32b50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000160800318b0
v00000160ffe19660_0 .var/i "depth", 31 0;
TD_check_extrema_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v00000160ffe19660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v00000160ffe19660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000160ffe19660_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000016080031a40 .scope generate, "output_register" "output_register" 6 53, 6 53 0, S_00000160ffd32b50;
 .timescale -9 -12;
L_00000160ffd8b6f0 .functor BUFZ 9, v00000160ffe197a0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v00000160ffe197a0_0 .var "douta_reg", 8 0;
S_0000016080031bd0 .scope generate, "use_init_file" "use_init_file" 6 33, 6 33 0, S_00000160ffd32b50;
 .timescale -9 -12;
    .scope S_00000160ffd78200;
T_2 ;
    %wait E_00000160ffdcecb0;
    %load/vec4 v00000160ffde7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000160ffde88e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000160ffe17470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000160ffde8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000160ffe17470_0, 0;
    %load/vec4 v00000160ffde8020_0;
    %assign/vec4 v00000160ffde87a0_0, 0;
    %load/vec4 v00000160ffde8020_0;
    %assign/vec4 v00000160ffde82a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000160ffde88e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffde8160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffde8660_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000160ffe17470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffde8660_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v00000160ffde88e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000160ffe17470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffde8660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffde8160_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000160ffde88e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000160ffde88e0_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000160ffd78070;
T_3 ;
Ewait_0 .event/or E_00000160ffdce9b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000160ffe16c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000160ffe164d0_0, 0, 3;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000160ffe164d0_0, 0, 3;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000160ffe164d0_0, 0, 3;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000160ffe164d0_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000160ffe164d0_0, 0, 3;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000160ffd78070;
T_4 ;
Ewait_1 .event/or E_00000160ffdcf030, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000160ffe17f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000160ffe17290_0;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000160ffe17290_0;
    %addi 1, 0, 3;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000160ffe17290_0;
    %subi 1, 0, 3;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000160ffe17290_0;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000160ffe17290_0;
    %addi 1, 0, 3;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000160ffe17290_0;
    %subi 1, 0, 3;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000160ffe17290_0;
    %addi 1, 0, 3;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000160ffe17290_0;
    %subi 1, 0, 3;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000160ffe17290_0;
    %store/vec4 v00000160ffe17510_0, 0, 3;
    %load/vec4 v00000160ffe175b0_0;
    %store/vec4 v00000160ffe17150_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe162f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.25, 5;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16f70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.24, 22;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16a70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.23, 21;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16b10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.22, 20;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16d90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.21, 19;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe17ab0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.20, 18;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe17b50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.19, 17;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe166b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.18, 16;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.17, 15;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe173d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.16, 14;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe167f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.15, 13;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16250_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.14, 12;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.13, 11;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16390_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.12, 10;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe161b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe169d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe16750_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %store/vec4 v00000160ffe17d30_0, 0, 1;
    %load/vec4 v00000160ffe162f0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.41, 5;
    %load/vec4 v00000160ffe16f70_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.40, 22;
    %load/vec4 v00000160ffe16a70_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.39, 21;
    %load/vec4 v00000160ffe16b10_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.38, 20;
    %load/vec4 v00000160ffe16d90_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.37, 19;
    %load/vec4 v00000160ffe17ab0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.36, 18;
    %load/vec4 v00000160ffe17b50_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.35, 17;
    %load/vec4 v00000160ffe166b0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.34, 16;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.33, 15;
    %load/vec4 v00000160ffe173d0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.32, 14;
    %load/vec4 v00000160ffe167f0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.31, 13;
    %load/vec4 v00000160ffe16250_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.30, 12;
    %load/vec4 v00000160ffe16430_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.29, 11;
    %load/vec4 v00000160ffe16390_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.28, 10;
    %load/vec4 v00000160ffe161b0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.27, 9;
    %load/vec4 v00000160ffe169d0_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.26, 8;
    %load/vec4 v00000160ffe16750_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.26;
    %store/vec4 v00000160ffe170b0_0, 0, 1;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe173d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.57, 5;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe167f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.56, 22;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16250_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.55, 21;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.54, 20;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16390_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.53, 19;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe161b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.52, 18;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe169d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.51, 17;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16750_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.50, 16;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.49, 15;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe162f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.48, 14;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16f70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.47, 13;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16a70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.46, 12;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16b10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.45, 11;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe16d90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.44, 10;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe17ab0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.43, 9;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe17b50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.42, 8;
    %load/vec4 v00000160ffe17650_0;
    %load/vec4 v00000160ffe166b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.42;
    %store/vec4 v00000160ffe17c90_0, 0, 1;
    %load/vec4 v00000160ffe173d0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.73, 5;
    %load/vec4 v00000160ffe167f0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_4.72, 22;
    %load/vec4 v00000160ffe16250_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_4.71, 21;
    %load/vec4 v00000160ffe16430_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_4.70, 20;
    %load/vec4 v00000160ffe16390_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_4.69, 19;
    %load/vec4 v00000160ffe161b0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_4.68, 18;
    %load/vec4 v00000160ffe169d0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_4.67, 17;
    %load/vec4 v00000160ffe16750_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_4.66, 16;
    %load/vec4 v00000160ffe16070_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_4.65, 15;
    %load/vec4 v00000160ffe162f0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_4.64, 14;
    %load/vec4 v00000160ffe16f70_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.63, 13;
    %load/vec4 v00000160ffe16a70_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.62, 12;
    %load/vec4 v00000160ffe16b10_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.61, 11;
    %load/vec4 v00000160ffe16d90_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.60, 10;
    %load/vec4 v00000160ffe17ab0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.59, 9;
    %load/vec4 v00000160ffe17b50_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.58, 8;
    %load/vec4 v00000160ffe166b0_0;
    %load/vec4 v00000160ffe17650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.58;
    %store/vec4 v00000160ffe16bb0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000160ffd78070;
T_5 ;
    %wait E_00000160ffdcecb0;
    %load/vec4 v00000160ffe16570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe171f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000160ffe17290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000160ffe175b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17970_0, 0;
T_5.0 ;
    %load/vec4 v00000160ffe16c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v00000160ffe16e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000160ffe17290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000160ffe175b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17970_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17970_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v00000160ffe17f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16a70_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe16250_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.22 ;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16b10_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe16430_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.24 ;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16f70_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe167f0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.26 ;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe17b50_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe169d0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.28 ;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe17ab0_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe161b0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.30 ;
    %jmp T_5.20;
T_5.15 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe166b0_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe16750_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.32 ;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe162f0_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe173d0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.34 ;
    %jmp T_5.20;
T_5.17 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16d90_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe16390_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.36 ;
    %jmp T_5.20;
T_5.18 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.37, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16070_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe17650_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.38 ;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v00000160ffe17d30_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.41, 8;
    %load/vec4 v00000160ffe170b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.41;
    %jmp/0xz  T_5.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17790_0, 0;
T_5.39 ;
    %load/vec4 v00000160ffe17c90_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.44, 8;
    %load/vec4 v00000160ffe16bb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.44;
    %jmp/0xz  T_5.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe171f0_0, 0;
T_5.42 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe171f0_0, 0;
    %load/vec4 v00000160ffe17290_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_5.45, 5;
    %load/vec4 v00000160ffe17290_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000160ffe17290_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %jmp T_5.46;
T_5.45 ;
    %load/vec4 v00000160ffe175b0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_5.47, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000160ffe17290_0, 0;
    %load/vec4 v00000160ffe175b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000160ffe175b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %jmp T_5.48;
T_5.47 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17970_0, 0;
T_5.48 ;
T_5.46 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000160ffe17f10_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %jmp T_5.54;
T_5.49 ;
    %load/vec4 v00000160ffe16a70_0;
    %assign/vec4 v00000160ffe16d90_0, 0;
    %load/vec4 v00000160ffe17ab0_0;
    %assign/vec4 v00000160ffe166b0_0, 0;
    %load/vec4 v00000160ffe16070_0;
    %assign/vec4 v00000160ffe162f0_0, 0;
    %load/vec4 v00000160ffe16b10_0;
    %assign/vec4 v00000160ffe16a70_0, 0;
    %load/vec4 v00000160ffe17b50_0;
    %assign/vec4 v00000160ffe17ab0_0, 0;
    %load/vec4 v00000160ffe16f70_0;
    %assign/vec4 v00000160ffe16070_0, 0;
    %load/vec4 v00000160ffe16250_0;
    %assign/vec4 v00000160ffe16390_0, 0;
    %load/vec4 v00000160ffe161b0_0;
    %assign/vec4 v00000160ffe16750_0, 0;
    %load/vec4 v00000160ffe17650_0;
    %assign/vec4 v00000160ffe173d0_0, 0;
    %load/vec4 v00000160ffe16430_0;
    %assign/vec4 v00000160ffe16250_0, 0;
    %load/vec4 v00000160ffe169d0_0;
    %assign/vec4 v00000160ffe161b0_0, 0;
    %load/vec4 v00000160ffe167f0_0;
    %assign/vec4 v00000160ffe17650_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.54;
T_5.50 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16b10_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe16430_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.56;
T_5.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.56 ;
    %jmp T_5.54;
T_5.51 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.57, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe16f70_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe167f0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
    %jmp T_5.58;
T_5.57 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.58 ;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v00000160ffe17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v00000160ffe17010_0;
    %assign/vec4 v00000160ffe17b50_0, 0;
    %load/vec4 v00000160ffe16110_0;
    %assign/vec4 v00000160ffe169d0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v00000160ffe17f10_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000160ffe16c50_0, 0;
    %jmp T_5.60;
T_5.59 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000160ffe17830_0, 0;
T_5.60 ;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000160ffd329c0;
T_6 ;
    %vpi_call/w 6 35 "$readmemb", P_00000160ffd6eda0, v00000160ffe176f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011000 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000160ffd32830;
T_7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000160ffe16ed0_0, 0, 9;
    %end;
    .thread T_7, $init;
    .scope S_00000160ffd32830;
T_8 ;
    %wait E_00000160ffdcecb0;
    %load/vec4 v00000160ffe19f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000160ffe16ed0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000160ffe18580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000160ffe18120_0;
    %assign/vec4 v00000160ffe16ed0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000160ffd7e7d0;
T_9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000160ffe18120_0, 0, 9;
    %end;
    .thread T_9, $init;
    .scope S_00000160ffd7e7d0;
T_10 ;
    %wait E_00000160ffdcecb0;
    %load/vec4 v00000160ffe19200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000160ffe19ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000160ffe18b20_0;
    %load/vec4 v00000160ffe19e80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160ffe176f0, 0, 4;
T_10.2 ;
    %load/vec4 v00000160ffe19e80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000160ffe176f0, 4;
    %assign/vec4 v00000160ffe18120_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016080031bd0;
T_11 ;
    %vpi_call/w 6 35 "$readmemb", P_00000160ffd7eaf0, v00000160ffe19020, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011000 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000016080031a40;
T_12 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000160ffe197a0_0, 0, 9;
    %end;
    .thread T_12, $init;
    .scope S_0000016080031a40;
T_13 ;
    %wait E_00000160ffdcecb0;
    %load/vec4 v00000160ffe19340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000160ffe197a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000160ffe18260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000160ffe19ac0_0;
    %assign/vec4 v00000160ffe197a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000160ffd32b50;
T_14 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000160ffe19ac0_0, 0, 9;
    %end;
    .thread T_14, $init;
    .scope S_00000160ffd32b50;
T_15 ;
    %wait E_00000160ffdcecb0;
    %load/vec4 v00000160ffe193e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000160ffe19160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000160ffe19480_0;
    %load/vec4 v00000160ffe190c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000160ffe19020, 0, 4;
T_15.2 ;
    %load/vec4 v00000160ffe190c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000160ffe19020, 4;
    %assign/vec4 v00000160ffe19ac0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000160ffded700;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v00000160ffe18ee0_0;
    %nor/r;
    %store/vec4 v00000160ffe18ee0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_00000160ffded700;
T_17 ;
    %vpi_call/w 3 92 "$dumpfile", "check_extrema.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000160ffded700 {0 0 0};
    %vpi_call/w 3 94 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000160ffe18ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000160ffe18da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000160ffe18da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000160ffe18da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000160ffe184e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000160ffe184e0_0, 0, 1;
T_17.0 ;
    %load/vec4 v00000160ffe19840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_17.1, 8;
    %load/vec4 v00000160ffe19520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 3 108 "$display", "Extremum in BRAM 1  (", v00000160ffe186c0_0, ", ", v00000160ffe18760_0, ")" {0 0 0};
T_17.2 ;
    %load/vec4 v00000160ffe19b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 3 111 "$display", "Extremum in BRAM 2  (", v00000160ffe186c0_0, ", ", v00000160ffe18760_0, ")" {0 0 0};
T_17.4 ;
    %delay 10000, 0;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim\check_extrema_tb.sv";
    "hdl\check_extrema.sv";
    "hdl\extrema_debugger.sv";
    "hdl\xilinx_single_port_ram_read_first_bram_tester.v";
