[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_SEB|RegEnable",
    "duplicate":"~D_SEB|D_SEB/main:RegEnable",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_SEB|RegEnable_1",
    "duplicate":"~D_SEB|D_SEB/aux:RegEnable",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_SEB|RegEnable_2",
    "duplicate":"~D_SEB|D_SEB/reg_1:RegEnable_2",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_SEB|RegEnable_3",
    "duplicate":"~D_SEB|D_SEB/reg_2:RegEnable_2",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]