\hypertarget{union__hw__pdb__dacintcn}{}\section{\+\_\+hw\+\_\+pdb\+\_\+dacintcn Union Reference}
\label{union__hw__pdb__dacintcn}\index{\+\_\+hw\+\_\+pdb\+\_\+dacintcn@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn}}


H\+W\+\_\+\+P\+D\+B\+\_\+\+D\+A\+C\+I\+N\+T\+Cn -\/ D\+AC Interval Trigger n Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pdb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pdb__dacintcn_a4ce201d4460de9b4cc94e04f9905b2d1}{}\label{union__hw__pdb__dacintcn_a4ce201d4460de9b4cc94e04f9905b2d1}

\item 
struct \hyperlink{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pdb__dacintcn_a4775c65e01aad147a073f7a4fec0550a}{}\label{union__hw__pdb__dacintcn_a4775c65e01aad147a073f7a4fec0550a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+D\+B\+\_\+\+D\+A\+C\+I\+N\+T\+Cn -\/ D\+AC Interval Trigger n Control register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
