{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607816732265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607816732265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 20:45:31 2020 " "Processing started: Sat Dec 12 20:45:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607816732265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607816732265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607816732265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607816732466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607816732921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607816732921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816732968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816732968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.sdc " "Synopsys Design Constraints File file not found: 'DE2_115.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607816733344 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name \{controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name \{controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607816733344 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " "create_clock -period 1.000 -name controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607816733344 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607816733344 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607816733344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607816733506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607816733537 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607816733537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.762 " "Worst-case setup slack is -1.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.762              -9.773 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "   -1.762              -9.773 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -0.786 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.786              -0.786 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -0.271 CLOCK_50  " "   -0.271              -0.271 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.102 " "Worst-case hold slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.102              -0.102 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "    0.408               0.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.038 " "Worst-case recovery slack is -4.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.038             -56.532 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.038             -56.532 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.701 " "Worst-case removal slack is 3.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.701               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.701               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "   -1.285             -11.565 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 CLOCK_50  " "    9.557               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.228               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.228               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816733575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816733575 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607816733660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607816733691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607816733945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607816734007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607816734007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607816734007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.494 " "Worst-case setup slack is -1.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.494              -7.880 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "   -1.494              -7.880 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -0.599 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.599              -0.599 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.193 CLOCK_50  " "   -0.193              -0.193 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.216 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.216              -0.216 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "    0.366               0.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.484 " "Worst-case recovery slack is -3.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.484             -48.776 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.484             -48.776 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.246 " "Worst-case removal slack is 3.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.246               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.246               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "   -1.285             -11.565 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.562               0.000 CLOCK_50  " "    9.562               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.228               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.228               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734045 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607816734145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607816734208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607816734208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607816734208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.549 " "Worst-case setup slack is -0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.549 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.549              -0.549 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -0.718 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "   -0.346              -0.718 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 CLOCK_50  " "    0.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.001               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "    0.188               0.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.834 " "Worst-case recovery slack is -1.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834             -25.676 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.834             -25.676 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.934 " "Worst-case removal slack is 1.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.934               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.934               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg  " "   -1.000              -9.000 controlador_PWM:controlador_PWM\|gerador:senoid_60hz\|clock_divisor:divisor\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 CLOCK_50  " "    9.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.298               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.298               0.000 controlador_PWM\|senoid_60hz\|PLL27MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607816734245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607816734245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607816734678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607816734678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607816734794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 20:45:34 2020 " "Processing ended: Sat Dec 12 20:45:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607816734794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607816734794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607816734794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607816734794 ""}
