// Seed: 4109142595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14 = id_2;
  assign id_7 = 1;
  wire id_15, id_16;
endmodule
module module_1 #(
    parameter id_6 = 32'd88,
    parameter id_7 = 32'd84
) (
    output uwire id_0,
    output tri   id_1,
    output tri0  id_2,
    output wor   id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  ); defparam id_6.id_7 = 1;
endmodule
