
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003738                       # Number of seconds simulated
sim_ticks                                  3737729043                       # Number of ticks simulated
final_tick                               533302108980                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310207                       # Simulator instruction rate (inst/s)
host_op_rate                                   392720                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 286180                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923900                       # Number of bytes of host memory used
host_seconds                                 13060.75                       # Real time elapsed on the host
sim_insts                                  4051535680                       # Number of instructions simulated
sim_ops                                    5129209819                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       300160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       321792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       118272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       158720                       # Number of bytes read from this memory
system.physmem.bytes_read::total               905472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       303872                       # Number of bytes written to this memory
system.physmem.bytes_written::total            303872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2514                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          924                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1240                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7074                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2374                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2374                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       376699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80305447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       445190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86092918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       479436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     31642743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     42464287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               242251910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       376699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       445190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       479436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1746515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81298563                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81298563                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81298563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       376699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80305447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       445190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86092918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       479436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     31642743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     42464287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              323550473                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113323                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555853                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203270                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258452                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202823                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314168                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8844                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17084594                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113323                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1516991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1087190                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        882390                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565533                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79747                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8631828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4966863     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366870      4.25%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318892      3.69%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342892      3.97%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297820      3.45%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154600      1.79%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101549      1.18%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270434      3.13%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811908     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8631828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.347338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.906044                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372675                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       839172                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484119                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55879                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879974                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507833                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1005                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20253783                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879974                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541953                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         461849                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99439                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366651                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281954                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19558967                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          677                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177038                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77025                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27168267                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91176451                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91176451                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10361283                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3341                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747342                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25962                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315894                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18433965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14778366                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29243                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6154763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18819937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8631828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.712078                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3207323     37.16%     37.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789467     20.73%     57.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195852     13.85%     71.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765082      8.86%     80.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752904      8.72%     89.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442090      5.12%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339245      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74507      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65358      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8631828                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108067     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21740     13.91%     83.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26525     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12147116     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200858      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578786     10.68%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850009      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14778366                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.648749                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156337                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010579                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38374138                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24592190                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14363564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934703                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26207                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709653                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228481                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879974                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         383332                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16781                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18437299                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1736                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          743                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238314                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14519739                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485386                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258625                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310996                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058370                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825610                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.619896                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14377874                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14363564                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9365247                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26145288                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.602472                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358200                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6198385                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205438                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7751854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159173                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3225742     41.61%     41.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042093     26.34%     67.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837108     10.80%     78.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428567      5.53%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367296      4.74%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179000      2.31%     91.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201126      2.59%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100999      1.30%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369923      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7751854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369923                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25819643                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37756369                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 331552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.896338                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.896338                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.115651                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.115651                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65564636                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19692071                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19009729                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3053115                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2481437                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209893                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1269303                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1186679                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320939                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9035                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3060245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16920494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3053115                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1507618                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3719043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1123815                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        814723                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1498476                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8503330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.458694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4784287     56.26%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327187      3.85%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264328      3.11%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          638432      7.51%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172998      2.03%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223896      2.63%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161585      1.90%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           89972      1.06%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1840645     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8503330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.340621                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.887736                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3202131                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       797163                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3574230                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25078                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521124                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4626                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20222804                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11026                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3438290                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         164588                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       284815                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3357459                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353451                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19503979                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3436                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146101                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          524                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27300365                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91041306                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91041306                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16681334                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10618971                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4080                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           972742                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1820911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       926616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14805                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       224769                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18435479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14620125                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30373                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6405076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19572491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          704                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8503330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.719341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3087921     36.31%     36.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1809093     21.28%     57.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1133374     13.33%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       867043     10.20%     81.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       755481      8.88%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384489      4.52%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333333      3.92%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61980      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70616      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8503330                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85614     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17235     14.31%     85.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17612     14.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12176357     83.28%     83.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207323      1.42%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1616      0.01%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1451703      9.93%     94.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       783126      5.36%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14620125                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.631095                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120462                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37894414                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24844562                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14244611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14740587                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54490                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723051                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239968                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          77686                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8377                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18439417                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40042                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1820911                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       926616                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2320                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242810                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14385014                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1361784                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2122419                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2028760                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            760635                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.604865                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14254140                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14244611                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9274606                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26186485                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.589201                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354175                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9772304                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12001515                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6438028                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209895                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7598611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127938                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3077263     40.50%     40.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2053331     27.02%     67.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       835365     10.99%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       469579      6.18%     84.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380000      5.00%     89.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       153242      2.02%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181950      2.39%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92241      1.21%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355640      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7598611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9772304                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12001515                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1784504                       # Number of memory references committed
system.switch_cpus1.commit.loads              1097856                       # Number of loads committed
system.switch_cpus1.commit.membars               1616                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1724305                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10813917                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244356                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355640                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25682514                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37784451                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 460050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9772304                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12001515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9772304                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.917223                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.917223                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.090248                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.090248                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64711533                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19683142                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18665333                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3232                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3223642                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2629679                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216840                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1364157                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1257734                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346945                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9771                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3225456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17717988                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3223642                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1604679                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3933934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1149693                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        605569                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1592365                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       104978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8695182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.526612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4761248     54.76%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          259506      2.98%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          485882      5.59%     63.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          482005      5.54%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          300076      3.45%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          239117      2.75%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          151242      1.74%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140123      1.61%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1875983     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8695182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.359646                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.976708                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3365907                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       598843                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3777171                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23272                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        929982                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       543357                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21254977                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        929982                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3611951                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104684                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       159055                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3549705                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       339799                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20483955                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140738                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       104737                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28755241                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95560730                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95560730                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17749686                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11005554                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3616                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1750                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           951945                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1901213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       965569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12232                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       418603                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19309166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15356278                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29412                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6553774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20081793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8695182                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766067                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.890681                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3017176     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1853053     21.31%     56.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1284569     14.77%     70.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       810246      9.32%     80.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       843563      9.70%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       414779      4.77%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       322594      3.71%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        73978      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75224      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8695182                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95579     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18685     14.17%     86.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17600     13.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12849371     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       206335      1.34%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1748      0.01%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1485561      9.67%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       813263      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15356278                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.713224                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             131864                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39569013                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25866476                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15007737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15488142                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48621                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       743645                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       232190                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        929982                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          54127                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9227                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19312669                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38696                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1901213                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       965569                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1750                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       256178                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15154178                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1418083                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       202099                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2213534                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2147690                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            795451                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.690677                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15012574                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15007737                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9568351                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27457788                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.674339                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348475                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10338377                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12730089                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6582634                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219244                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7765200                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.639377                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.142058                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2986841     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2155153     27.75%     66.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       895175     11.53%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       445909      5.74%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       448400      5.77%     89.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182245      2.35%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185992      2.40%     94.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        97798      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       367687      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7765200                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10338377                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12730089                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1890947                       # Number of memory references committed
system.switch_cpus2.commit.loads              1157568                       # Number of loads committed
system.switch_cpus2.commit.membars               1749                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1837495                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11468894                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262589                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       367687                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26710236                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39556034                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 268198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10338377                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12730089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10338377                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.867001                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.867001                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.153402                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.153402                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68078739                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20849413                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19522882                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3500                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3172067                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2583500                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213221                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1351032                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1246993                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325914                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9546                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3504390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17330204                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3172067                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1572907                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3639549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1091945                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        622650                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1712998                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8641766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.470185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5002217     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          196181      2.27%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255840      2.96%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384761      4.45%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373007      4.32%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          284691      3.29%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          168935      1.95%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          253545      2.93%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1722589     19.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8641766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353892                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.933445                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3620334                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       611310                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3507523                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27628                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        874970                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535049                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20729384                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        874970                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3813697                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114507                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       217359                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3337239                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       283988                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20120361                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        122028                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28043646                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93696459                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93696459                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17389040                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10654538                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4172                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2320                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           807652                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1864791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       985159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19155                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       298441                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18691695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15041234                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28861                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6100336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18550631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          567                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8641766                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740528                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897221                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3061121     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1879343     21.75%     57.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1206831     13.97%     71.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       831240      9.62%     80.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       777501      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413576      4.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304637      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91333      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76184      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8641766                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73604     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15045     14.14%     83.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17771     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12515173     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212419      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1698      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485155      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       826789      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15041234                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.678076                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106421                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007075                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38859513                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24796079                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14616594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15147655                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50871                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       717088                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249560                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        874970                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          70269                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10146                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18695663                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1864791                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       985159                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2265                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250783                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14751710                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1398224                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289521                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2206186                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065016                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            807962                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.645775                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14620602                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14616594                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9388375                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26365123                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.630701                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10183828                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12517182                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6178477                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216476                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7766796                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611627                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149117                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3047795     39.24%     39.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2206249     28.41%     67.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       813558     10.47%     78.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466296      6.00%     84.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386998      4.98%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       188074      2.42%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192168      2.47%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81705      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       383953      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7766796                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10183828                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12517182                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1883302                       # Number of memory references committed
system.switch_cpus3.commit.loads              1147703                       # Number of loads committed
system.switch_cpus3.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1795459                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11282471                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255457                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       383953                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26078502                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38266803                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 321614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10183828                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12517182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10183828                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880158                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880158                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136159                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136159                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66385597                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20189425                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19145840                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3396                       # number of misc regfile writes
system.l20.replacements                          2356                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471735                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6452                       # Sample count of references to valid blocks.
system.l20.avg_refs                         73.114538                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.712149                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.884931                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1186.937893                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2892.465028                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001395                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002657                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.289780                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.706168                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7528                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7528                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1578                       # number of Writeback hits
system.l20.Writeback_hits::total                 1578                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7528                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7528                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7528                       # number of overall hits
system.l20.overall_hits::total                   7528                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2345                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2356                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2345                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2356                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2345                       # number of overall misses
system.l20.overall_misses::total                 2356                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1523207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    388057219                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      389580426                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1523207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    388057219                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       389580426                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1523207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    388057219                       # number of overall miss cycles
system.l20.overall_miss_latency::total      389580426                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9873                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9884                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1578                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1578                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9873                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9884                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9873                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9884                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.237516                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.238365                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.237516                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.238365                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.237516                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.238365                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 165482.822601                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165356.717317                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 165482.822601                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165356.717317                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 165482.822601                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165356.717317                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 552                       # number of writebacks
system.l20.writebacks::total                      552                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2345                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2356                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2345                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2356                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2345                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2356                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    361384432                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    362783009                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    361384432                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    362783009                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    361384432                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    362783009                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.238365                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.238365                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.238365                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154108.499787                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153982.601443                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154108.499787                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153982.601443                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154108.499787                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153982.601443                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2527                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          312204                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6623                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.139363                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.414497                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.332014                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   965.105693                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3082.147797                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009134                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002767                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.235622                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.752477                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4693                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4693                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1512                       # number of Writeback hits
system.l21.Writeback_hits::total                 1512                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4693                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4693                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4693                       # number of overall hits
system.l21.overall_hits::total                   4693                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2514                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2527                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2514                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2527                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2514                       # number of overall misses
system.l21.overall_misses::total                 2527                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1709497                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    412333258                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      414042755                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1709497                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    412333258                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       414042755                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1709497                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    412333258                       # number of overall miss cycles
system.l21.overall_miss_latency::total      414042755                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7207                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7220                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1512                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1512                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7207                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7220                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7207                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7220                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.348828                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.350000                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.348828                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.350000                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.348828                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.350000                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 164014.820207                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 163847.548476                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 164014.820207                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 163847.548476                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 164014.820207                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 163847.548476                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 492                       # number of writebacks
system.l21.writebacks::total                      492                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2514                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2527                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2514                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2527                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2514                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2527                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    382682923                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    384238380                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    382682923                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    384238380                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    382682923                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    384238380                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.348828                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.348828                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.350000                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.348828                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.350000                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 152220.733095                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152053.177681                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 152220.733095                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152053.177681                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 152220.733095                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152053.177681                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           938                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          255809                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5034                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.816250                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           86.560203                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.978053                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   467.026312                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3528.435432                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021133                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003413                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.114020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.861434                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3177                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3177                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1018                       # number of Writeback hits
system.l22.Writeback_hits::total                 1018                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3177                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3177                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3177                       # number of overall hits
system.l22.overall_hits::total                   3177                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          924                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  938                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          924                       # number of demand (read+write) misses
system.l22.demand_misses::total                   938                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          924                       # number of overall misses
system.l22.overall_misses::total                  938                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    147951169                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      149898705                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    147951169                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       149898705                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    147951169                       # number of overall miss cycles
system.l22.overall_miss_latency::total      149898705                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4101                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4115                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1018                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1018                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4101                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4115                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4101                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4115                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.225311                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.227947                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.225311                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.227947                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.225311                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.227947                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 160120.312771                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 159806.721748                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 160120.312771                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 159806.721748                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 160120.312771                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 159806.721748                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 517                       # number of writebacks
system.l22.writebacks::total                      517                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          924                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             938                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          924                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              938                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          924                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             938                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    137437152                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    139226068                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    137437152                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    139226068                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    137437152                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    139226068                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.225311                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.227947                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.225311                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.227947                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.225311                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.227947                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148741.506494                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148428.643923                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 148741.506494                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148428.643923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 148741.506494                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148428.643923                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1254                       # number of replacements
system.l23.tagsinuse                      4095.962430                       # Cycle average of tags in use
system.l23.total_refs                          335032                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5350                       # Sample count of references to valid blocks.
system.l23.avg_refs                         62.622804                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          155.738724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968917                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   654.354733                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3272.900056                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.038022                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003166                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.159755                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.799048                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3953                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3953                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2336                       # number of Writeback hits
system.l23.Writeback_hits::total                 2336                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3953                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3953                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3953                       # number of overall hits
system.l23.overall_hits::total                   3953                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1240                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1253                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1240                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1253                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1240                       # number of overall misses
system.l23.overall_misses::total                 1253                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    183410248                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      186653497                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    183410248                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       186653497                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    183410248                       # number of overall miss cycles
system.l23.overall_miss_latency::total      186653497                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5193                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5206                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2336                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2336                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5193                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5206                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5193                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5206                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.238783                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240684                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.238783                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.240684                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.238783                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.240684                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147911.490323                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 148965.280926                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147911.490323                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 148965.280926                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147911.490323                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 148965.280926                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 813                       # number of writebacks
system.l23.writebacks::total                      813                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1240                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1253                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1240                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1253                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1240                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1253                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    169252973                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    172347689                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    169252973                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    172347689                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    169252973                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    172347689                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238783                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240684                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.238783                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.240684                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.238783                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.240684                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136494.333065                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 137548.035914                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136494.333065                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 137548.035914                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136494.333065                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 137548.035914                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964519                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573183                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.174229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565522                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565522                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565522                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1574577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1574577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565533                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565533                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565533                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565533                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9873                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468853                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10129                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17224.686840                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.845388                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.154612                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897834                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102166                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167104                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943781                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943781                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943781                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943781                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38411                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38426                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38426                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38426                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38426                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2090292983                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2090292983                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2389303                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2389303                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2092682286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2092682286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2092682286                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2092682286                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205515                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205515                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982207                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019385                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019385                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019385                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019385                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54419.124287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54419.124287                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 159286.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 159286.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54460.060532                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54460.060532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54460.060532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54460.060532                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1578                       # number of writebacks
system.cpu0.dcache.writebacks::total             1578                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28538                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28553                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28553                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28553                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28553                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9873                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9873                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    449035686                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449035686                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    449035686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    449035686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    449035686                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    449035686                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45481.179581                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45481.179581                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45481.179581                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45481.179581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45481.179581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45481.179581                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966200                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006579214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029393.576613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966200                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020779                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1498459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1498459                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1498459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1498459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1498459                       # number of overall hits
system.cpu1.icache.overall_hits::total        1498459                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2368988                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2368988                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2368988                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2368988                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2368988                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2368988                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1498476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1498476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1498476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1498476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1498476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1498476                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139352.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139352.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139352.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1722497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1722497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1722497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132499.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7207                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165455192                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7463                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22170.064585                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.943318                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.056682                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878685                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121315                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1034381                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1034381                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       683416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683416                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2219                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2219                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1616                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1616                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1717797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1717797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1717797                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1717797                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15940                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15940                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15940                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15940                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15940                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1242013919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1242013919                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1242013919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1242013919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1242013919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1242013919                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1050321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1050321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       683416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       683416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1733737                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1733737                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1733737                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1733737                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015176                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 77918.062673                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77918.062673                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 77918.062673                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77918.062673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 77918.062673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77918.062673                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1512                       # number of writebacks
system.cpu1.dcache.writebacks::total             1512                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8733                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8733                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8733                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8733                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7207                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7207                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7207                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7207                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    449729128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    449729128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    449729128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    449729128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    449729128                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    449729128                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 62401.710559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62401.710559                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 62401.710559                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62401.710559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 62401.710559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62401.710559                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.978009                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004552222                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169659.226782                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.978009                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022401                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741952                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1592348                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1592348                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1592348                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1592348                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1592348                       # number of overall hits
system.cpu2.icache.overall_hits::total        1592348                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1592365                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1592365                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1592365                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1592365                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1592365                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1592365                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4101                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153914600                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4357                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35325.820519                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.280264                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.719736                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864376                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135624                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1081391                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1081391                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       729945                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        729945                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1750                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1750                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1750                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1811336                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1811336                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1811336                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1811336                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10593                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10593                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10593                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10593                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10593                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10593                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    720037226                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    720037226                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    720037226                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    720037226                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    720037226                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    720037226                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1091984                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1091984                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       729945                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       729945                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1821929                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1821929                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1821929                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1821929                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009701                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009701                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005814                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005814                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005814                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005814                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67972.927971                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67972.927971                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67972.927971                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67972.927971                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67972.927971                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67972.927971                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1018                       # number of writebacks
system.cpu2.dcache.writebacks::total             1018                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6492                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6492                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6492                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6492                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4101                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4101                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4101                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4101                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    169026576                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    169026576                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    169026576                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    169026576                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    169026576                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    169026576                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41215.941478                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41215.941478                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 41215.941478                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41215.941478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 41215.941478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41215.941478                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968876                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004936402                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026081.455645                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1712981                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1712981                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1712981                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1712981                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1712981                       # number of overall hits
system.cpu3.icache.overall_hits::total        1712981                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1712998                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1712998                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1712998                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1712998                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1712998                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1712998                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5193                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158268901                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5449                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29045.494770                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.343331                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.656669                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884154                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115846                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1064504                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1064504                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731762                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731762                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1776                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1776                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1796266                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1796266                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1796266                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1796266                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13094                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13094                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          337                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          337                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13431                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13431                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13431                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13431                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    866209281                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    866209281                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     46528757                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     46528757                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    912738038                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    912738038                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    912738038                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    912738038                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1077598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1077598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732099                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732099                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1809697                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1809697                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1809697                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1809697                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012151                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012151                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000460                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000460                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007422                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007422                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66153.145028                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66153.145028                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 138067.528190                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 138067.528190                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67957.563696                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67957.563696                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67957.563696                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67957.563696                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       402261                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       134087                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2336                       # number of writebacks
system.cpu3.dcache.writebacks::total             2336                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7901                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7901                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          337                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8238                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8238                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8238                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8238                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5193                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5193                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5193                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5193                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    216494326                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    216494326                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    216494326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    216494326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    216494326                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    216494326                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41689.644907                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41689.644907                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 41689.644907                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41689.644907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 41689.644907                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41689.644907                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
