INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/project.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module nextstatelogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench2
INFO: [VRFC 10-2458] undeclared symbol direction, assumed default net type wire [C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench2.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nextstate, assumed default net type wire [C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench2.sv:32]
INFO: [VRFC 10-2458] undeclared symbol path, assumed default net type wire [C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench2.sv:32]
